 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : top
Version: L-2016.03-SP1
Date   : Sun Nov 13 17:29:34 2022
****************************************

Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
Wire Load Model Mode: top

  Startpoint: u_sram/dout_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_9_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_9_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[9] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: u_sram/dout_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_8_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_8_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[8] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: u_sram/dout_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_7_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_7_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[7] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: u_sram/dout_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_6_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_6_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[6] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: u_sram/dout_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_5_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_5_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[5] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: u_sram/dout_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_4_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_4_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[4] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: u_sram/dout_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_3_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_3_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[3] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: u_sram/dout_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_2_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_2_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[2] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: u_sram/dout_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_1_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_1_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[1] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: u_sram/dout_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  u_sram/dout_reg_0_/CK (DFFRQX1M)                        0.00       1.90 r
  u_sram/dout_reg_0_/Q (DFFRQX1M)                         1.75       3.65 r
  u_sram/dout[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       3.65 r
  dout[0] (out)                                           0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: vld_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: vld_out (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  vld_out_reg/CK (DFFRQX1M)                0.00       1.90 r
  vld_out_reg/Q (DFFRQX1M)                 1.75       3.65 r
  vld_out (out)                            0.00       3.65 r
  data arrival time                                   3.65

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U813/Y (AOI22XLM)                                0.46       6.39 f
  u_sram/U814/Y (NAND4XLM)                                0.26       6.65 r
  u_sram/U638/Y (OAI21XLM)                                0.15       6.80 f
  u_sram/U742/Y (NAND4XLM)                                0.17       6.97 r
  u_sram/U2/Y (MX2XLM)                                    0.20       7.17 r
  u_sram/dout_reg_0_/D (DFFRQX1M)                         0.00       7.17 r
  data arrival time                                                  7.17

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_0_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.50


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U901/Y (AOI22XLM)                                0.46       6.39 f
  u_sram/U902/Y (NAND4XLM)                                0.27       6.66 r
  u_sram/U903/Y (OAI21X1M)                                0.14       6.80 f
  u_sram/U743/Y (NAND4XLM)                                0.17       6.97 r
  u_sram/U4/Y (MX2XLM)                                    0.20       7.17 r
  u_sram/dout_reg_2_/D (DFFRQX1M)                         0.00       7.17 r
  data arrival time                                                  7.17

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_2_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.50


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U1124/Y (AOI22XLM)                               0.46       6.39 f
  u_sram/U1125/Y (NAND4XLM)                               0.26       6.65 r
  u_sram/U725/Y (OAI21XLM)                                0.17       6.81 f
  u_sram/U1126/Y (NAND4X1M)                               0.15       6.96 r
  u_sram/U9/Y (MX2XLM)                                    0.20       7.16 r
  u_sram/dout_reg_7_/D (DFFRQX1M)                         0.00       7.16 r
  data arrival time                                                  7.16

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_7_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.51


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U934/Y (AOI22XLM)                                0.46       6.39 f
  u_sram/U935/Y (NAND4XLM)                                0.26       6.65 r
  u_sram/U712/Y (OAI21XLM)                                0.17       6.82 f
  u_sram/U947/Y (NAND4X1M)                                0.15       6.96 r
  u_sram/U5/Y (MX2XLM)                                    0.20       7.16 r
  u_sram/dout_reg_3_/D (DFFRQX1M)                         0.00       7.16 r
  data arrival time                                                  7.16

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_3_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.51


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U1213/Y (AOI22XLM)                               0.46       6.39 f
  u_sram/U1214/Y (NAND4XLM)                               0.27       6.66 r
  u_sram/U1215/Y (OAI21X1M)                               0.15       6.81 f
  u_sram/U1216/Y (NAND4X1M)                               0.14       6.96 r
  u_sram/U11/Y (MX2XLM)                                   0.20       7.15 r
  u_sram/dout_reg_9_/D (DFFRQX1M)                         0.00       7.15 r
  data arrival time                                                  7.15

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_9_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.52


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U1168/Y (AOI22XLM)                               0.46       6.39 f
  u_sram/U1169/Y (NAND4XLM)                               0.27       6.66 r
  u_sram/U1170/Y (OAI21X1M)                               0.15       6.81 f
  u_sram/U1171/Y (NAND4X1M)                               0.14       6.96 r
  u_sram/U10/Y (MX2XLM)                                   0.20       7.15 r
  u_sram/dout_reg_8_/D (DFFRQX1M)                         0.00       7.15 r
  data arrival time                                                  7.15

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_8_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.52


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U1079/Y (AOI22XLM)                               0.46       6.39 f
  u_sram/U1080/Y (NAND4XLM)                               0.27       6.66 r
  u_sram/U1081/Y (OAI21X1M)                               0.15       6.81 f
  u_sram/U1082/Y (NAND4X1M)                               0.14       6.96 r
  u_sram/U8/Y (MX2XLM)                                    0.20       7.15 r
  u_sram/dout_reg_6_/D (DFFRQX1M)                         0.00       7.15 r
  data arrival time                                                  7.15

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_6_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.52


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U1034/Y (AOI22XLM)                               0.46       6.39 f
  u_sram/U1035/Y (NAND4XLM)                               0.27       6.66 r
  u_sram/U1036/Y (OAI21X1M)                               0.15       6.81 f
  u_sram/U1037/Y (NAND4X1M)                               0.14       6.96 r
  u_sram/U7/Y (MX2XLM)                                    0.20       7.15 r
  u_sram/dout_reg_5_/D (DFFRQX1M)                         0.00       7.15 r
  data arrival time                                                  7.15

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_5_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.52


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U989/Y (AOI22XLM)                                0.46       6.39 f
  u_sram/U990/Y (NAND4XLM)                                0.27       6.66 r
  u_sram/U991/Y (OAI21X1M)                                0.15       6.81 f
  u_sram/U992/Y (NAND4X1M)                                0.14       6.96 r
  u_sram/U6/Y (MX2XLM)                                    0.20       7.15 r
  u_sram/dout_reg_4_/D (DFFRQX1M)                         0.00       7.15 r
  data arrival time                                                  7.15

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_4_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.52


  Startpoint: addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/dout_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_2_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_2_/Q (DFFSQX1M)                                1.06       2.96 f
  u_sram/addr[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.96 f
  u_sram/U762/Y (NAND2BXLM)                               0.54       3.50 f
  u_sram/U101/Y (NOR2XLM)                                 2.44       5.93 r
  u_sram/U856/Y (AOI22XLM)                                0.46       6.39 f
  u_sram/U857/Y (NAND4XLM)                                0.27       6.66 r
  u_sram/U858/Y (OAI21X1M)                                0.15       6.81 f
  u_sram/U859/Y (NAND4X1M)                                0.14       6.96 r
  u_sram/U3/Y (MX2XLM)                                    0.20       7.15 r
  u_sram/dout_reg_1_/D (DFFRQX1M)                         0.00       7.15 r
  data arrival time                                                  7.15

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/dout_reg_1_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -7.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.52


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: addr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vld_in (in)                              0.00       5.70 f
  U45/Y (CLKINVX1M)                        0.20       5.90 r
  U44/Y (OAI32X1M)                         0.22       6.12 f
  U43/Y (CLKINVX1M)                        0.09       6.21 r
  addr_reg_0_/D (DFFSQX1M)                 0.00       6.21 r
  data arrival time                                   6.21

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  addr_reg_0_/CK (DFFSQX1M)                0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -6.21
  -----------------------------------------------------------
  slack (MET)                                         4.57


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: addr_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vld_in (in)                              0.00       5.70 f
  U45/Y (CLKINVX1M)                        0.20       5.90 r
  U8/Y (OAI32X1M)                          0.22       6.12 f
  U7/Y (CLKINVX1M)                         0.09       6.20 r
  addr_reg_5_/D (DFFSQX1M)                 0.00       6.20 r
  data arrival time                                   6.20

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  addr_reg_5_/CK (DFFSQX1M)                0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                         4.57


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: addr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vld_in (in)                              0.00       5.70 f
  U45/Y (CLKINVX1M)                        0.20       5.90 r
  U12/Y (OAI32X1M)                         0.22       6.12 f
  U11/Y (CLKINVX1M)                        0.09       6.20 r
  addr_reg_4_/D (DFFSQX1M)                 0.00       6.20 r
  data arrival time                                   6.20

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  addr_reg_4_/CK (DFFSQX1M)                0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                         4.57


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: addr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vld_in (in)                              0.00       5.70 f
  U45/Y (CLKINVX1M)                        0.20       5.90 r
  U17/Y (OAI32X1M)                         0.22       6.12 f
  U16/Y (CLKINVX1M)                        0.09       6.20 r
  addr_reg_3_/D (DFFSQX1M)                 0.00       6.20 r
  data arrival time                                   6.20

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  addr_reg_3_/CK (DFFSQX1M)                0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                         4.57


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: addr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vld_in (in)                              0.00       5.70 f
  U45/Y (CLKINVX1M)                        0.20       5.90 r
  U24/Y (OAI32X1M)                         0.22       6.12 f
  U23/Y (CLKINVX1M)                        0.09       6.20 r
  addr_reg_2_/D (DFFSQX1M)                 0.00       6.20 r
  data arrival time                                   6.20

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  addr_reg_2_/CK (DFFSQX1M)                0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                         4.57


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: addr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vld_in (in)                              0.00       5.70 f
  U45/Y (CLKINVX1M)                        0.20       5.90 r
  U32/Y (OAI32X1M)                         0.22       6.12 f
  U31/Y (CLKINVX1M)                        0.09       6.20 r
  addr_reg_1_/D (DFFSQX1M)                 0.00       6.20 r
  data arrival time                                   6.20

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  addr_reg_1_/CK (DFFSQX1M)                0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                         4.57


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U88/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__9_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U87/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__8_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U86/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__7_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U85/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__6_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U84/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__5_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U83/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__4_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U82/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__3_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U81/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__2_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U80/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__1_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sram/mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  addr_reg_3_/CK (DFFSQX1M)                               0.00       1.90 r
  addr_reg_3_/Q (DFFSQX1M)                                1.00       2.90 f
  u_sram/addr[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       2.90 f
  u_sram/U636/Y (NOR3BXLM)                                0.70       3.60 r
  u_sram/U741/Y (NAND3XLM)                                0.75       4.35 f
  u_sram/U745/Y (NOR2XLM)                                 1.36       5.71 r
  u_sram/U79/Y (MX2XLM)                                   0.22       5.93 r
  u_sram/mem_reg_6__0_/D (DFFRQX1M)                       0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_6__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U624/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U623/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U622/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U621/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U620/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U619/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U618/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U617/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U616/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_54__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U615/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_54__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_54__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U479/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U478/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U477/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U476/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U475/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U474/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U473/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U472/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U471/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_41__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U470/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_41__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_41__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U289/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U288/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U287/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U286/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U285/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U284/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U283/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U282/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U281/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_24__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U280/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_24__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_24__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U635/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U634/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U633/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U632/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U631/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U630/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U629/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U628/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U627/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_55__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U626/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_55__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_55__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U77/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__9_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U76/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__8_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U75/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__7_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U74/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__6_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U73/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__5_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U72/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__4_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U71/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__3_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U70/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__2_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U69/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__1_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U68/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_5__0_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_5__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U66/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__9_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U65/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__8_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U64/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__7_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U63/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__6_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U62/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__5_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U61/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__4_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U60/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__3_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U59/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__2_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U58/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__1_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U57/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_4__0_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_4__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U55/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__9_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U54/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__8_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U53/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__7_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U52/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__6_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U51/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__5_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U50/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__4_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U49/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__3_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U48/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__2_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U47/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__1_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U46/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_3__0_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_3__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U44/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__9_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U43/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__8_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U42/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__7_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U41/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__6_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U40/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__5_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U39/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__4_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U38/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__3_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U37/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__2_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U36/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__1_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U35/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_2__0_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_2__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U33/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__9_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U32/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__8_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U31/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__7_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U30/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__6_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U29/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__5_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U28/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__4_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U27/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__3_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U26/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__2_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U25/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__1_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U24/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_1__0_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_1__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U22/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__9_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U21/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__8_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U20/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__7_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U19/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__6_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U18/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__5_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U17/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__4_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U16/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__3_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U15/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__2_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U14/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__1_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U13/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_0__0_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_0__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U99/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__9_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U98/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__8_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U97/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__7_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U96/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__6_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U95/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__5_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U94/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__4_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U93/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__3_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U92/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__2_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U91/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__1_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U90/Y (MX2XLM)                                   0.16       5.86 r
  u_sram/mem_reg_7__0_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_7__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U602/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U601/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U600/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U599/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U598/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U597/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U596/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U595/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U594/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_52__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U593/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_52__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_52__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U512/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U511/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U510/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U509/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U508/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U507/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U506/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U505/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U504/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_44__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U503/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_44__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_44__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U423/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U422/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U421/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U420/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U419/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U418/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U417/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U416/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U415/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_36__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U414/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_36__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_36__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U333/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U332/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U331/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U330/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U329/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U328/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U327/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U326/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U325/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_28__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U324/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_28__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_28__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U244/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U243/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U242/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U241/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U240/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U239/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U238/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U237/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U236/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_20__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U235/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_20__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_20__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U155/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U154/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U153/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U152/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U151/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U150/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U149/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U148/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U147/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U146/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_12__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_12__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U697/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U696/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U695/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U694/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U693/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U692/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U691/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U690/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U689/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_60__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U688/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_60__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_60__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U613/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U612/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U611/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U610/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U609/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U608/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U607/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U606/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U605/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_53__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U604/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_53__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_53__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U523/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U522/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U521/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U520/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U519/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U518/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U517/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U516/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U515/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_45__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U514/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_45__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_45__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U434/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U433/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U432/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U431/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U430/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U429/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U428/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U427/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U426/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_37__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U425/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_37__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_37__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U344/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U343/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U342/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U341/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U340/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U339/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U338/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U337/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U336/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_29__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U335/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_29__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_29__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U255/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U254/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U253/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U252/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U251/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U250/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U249/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U248/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U247/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_21__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U246/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_21__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_21__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U166/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U165/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U164/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U163/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U162/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U161/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U160/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U159/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U158/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_13__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U157/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_13__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_13__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U735/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U734/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U733/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U732/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U731/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U730/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U729/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U728/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U727/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_63__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U726/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_63__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_63__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U722/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U721/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U720/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U719/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U718/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U717/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U716/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U715/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U714/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_62__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U713/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_62__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_62__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U709/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U708/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U707/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U706/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U705/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U704/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U703/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U702/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U701/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_61__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U700/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_61__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_61__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U684/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U683/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U682/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U681/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U680/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U679/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U678/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U677/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U676/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_59__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U675/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_59__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_59__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U672/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U671/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U670/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U669/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U668/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U667/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U666/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U665/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U664/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_58__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U663/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_58__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_58__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U660/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U659/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U658/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U657/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U656/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U655/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U654/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U653/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U652/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_57__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U651/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_57__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_57__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U648/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U647/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U646/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U645/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U644/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U643/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U642/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U641/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U640/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_56__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U639/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_56__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_56__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U591/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U590/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U589/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U588/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U587/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U586/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U585/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U584/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U583/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_51__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U582/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_51__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_51__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U501/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U500/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U499/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U498/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U497/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U496/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U495/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U494/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U493/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_43__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U492/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_43__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_43__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U445/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U444/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U443/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U442/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U441/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U440/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U439/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U438/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U437/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_38__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U436/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_38__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_38__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U412/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U411/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U410/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U409/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U408/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U407/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U406/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U405/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U404/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_35__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U403/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_35__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_35__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U401/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U400/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U399/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U398/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U397/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U396/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U395/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U394/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U393/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_34__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U392/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_34__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_34__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U390/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U389/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U388/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U387/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U386/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U385/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U384/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U383/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U382/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_33__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U381/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_33__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_33__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U379/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U378/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U377/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U376/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U375/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U374/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U373/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U372/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U371/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_32__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U370/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_32__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_32__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U322/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U321/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U320/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U319/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U318/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U317/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U316/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U315/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U314/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_27__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U313/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_27__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_27__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U266/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U265/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U264/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U263/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U262/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U261/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U260/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U259/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U258/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_22__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U257/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_22__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_22__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U233/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U232/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U231/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U230/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U229/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U228/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U227/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U226/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U225/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_19__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U224/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_19__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_19__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U222/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U221/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U220/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U219/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U218/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U217/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U216/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U215/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U214/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_18__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U213/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_18__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_18__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U211/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U210/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U209/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U208/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U207/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U206/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U205/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U204/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U203/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_17__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U202/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_17__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_17__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U200/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U199/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U198/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U197/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U196/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U195/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U194/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U193/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U192/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_16__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U191/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_16__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_16__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U144/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U143/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U142/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U141/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U140/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U139/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U138/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U137/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U136/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U135/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_11__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_11__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U456/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U455/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U454/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U453/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U452/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U451/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U450/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U449/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U448/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_39__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U447/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_39__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_39__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U277/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U276/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U275/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U274/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U273/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U272/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U271/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U270/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U269/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_23__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U268/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_23__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_23__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U580/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U579/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U578/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U577/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U576/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U575/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U574/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U573/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U572/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_50__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U571/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_50__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_50__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U490/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U489/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U488/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U487/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U486/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U485/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U484/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U483/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U482/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_42__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U481/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_42__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_42__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U311/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U310/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U309/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U308/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U307/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U306/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U305/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U304/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U303/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_26__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U302/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_26__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_26__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U133/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U132/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U131/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U130/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U129/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U128/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U127/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U126/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U125/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U124/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_10__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_10__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U545/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U544/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U543/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U542/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U541/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U540/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U539/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U538/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U537/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_47__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U536/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_47__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_47__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U366/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U365/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U364/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U363/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U362/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U361/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U360/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U359/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U358/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_31__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U357/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_31__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_31__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U188/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U187/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U186/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U185/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U184/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U183/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U182/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U181/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U180/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_15__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U179/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_15__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_15__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U569/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U568/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U567/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U566/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U565/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U564/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U563/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U562/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U561/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_49__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U560/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_49__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_49__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U534/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U533/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U532/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U531/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U530/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U529/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U528/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U527/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U526/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_46__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U525/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_46__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_46__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U468/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U467/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U466/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U465/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U464/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U463/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U462/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U461/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U460/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_40__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U459/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_40__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_40__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U300/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U299/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U298/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U297/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U296/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U295/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U294/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U293/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U292/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_25__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U291/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_25__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_25__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U122/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__9_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U121/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__8_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U120/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__7_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U119/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__6_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U118/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__5_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U117/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__4_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U116/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__3_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U115/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__2_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U114/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__1_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U113/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_9__0_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_9__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U355/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U354/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U353/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U352/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U351/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U350/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U349/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U348/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U347/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_30__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U346/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_30__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_30__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U177/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U176/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U175/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U174/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U173/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U172/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U171/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U170/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U169/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U168/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_14__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_14__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U558/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__9_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__9_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U557/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__8_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__8_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U556/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__7_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__7_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U555/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__6_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__6_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U554/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__5_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__5_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U553/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__4_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__4_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U552/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__3_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__3_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U551/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__2_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__2_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U550/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__1_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__1_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_48__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U549/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_48__0_/D (DFFRQX1M)                      0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_48__0_/CK (DFFRQX1M)                     0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[9] (in)                                             0.00       5.70 r
  u_sram/din[9] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U111/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__9_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__9_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[8] (in)                                             0.00       5.70 r
  u_sram/din[8] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U110/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__8_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__8_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[7] (in)                                             0.00       5.70 r
  u_sram/din[7] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U109/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__7_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__7_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[6] (in)                                             0.00       5.70 r
  u_sram/din[6] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U108/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__6_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__6_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[5] (in)                                             0.00       5.70 r
  u_sram/din[5] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U107/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__5_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__5_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[4] (in)                                             0.00       5.70 r
  u_sram/din[4] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U106/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__4_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__4_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[3] (in)                                             0.00       5.70 r
  u_sram/din[3] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U105/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__3_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__3_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[2] (in)                                             0.00       5.70 r
  u_sram/din[2] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U104/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__2_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__2_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[1] (in)                                             0.00       5.70 r
  u_sram/din[1] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U103/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__1_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__1_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_sram/mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 r
  din[0] (in)                                             0.00       5.70 r
  u_sram/din[0] (sram_ADDR_DEPTH6_DATA_WIDTH10_DATA_DEPTH64)
                                                          0.00       5.70 r
  u_sram/U102/Y (MX2XLM)                                  0.16       5.86 r
  u_sram/mem_reg_8__0_/D (DFFRQX1M)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  u_sram/mem_reg_8__0_/CK (DFFRQX1M)                      0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.81


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: w_en_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  vld_in (in)                              0.00       5.70 r
  U4/Y (OR2X1M)                            0.11       5.81 r
  w_en_reg/D (DFFRQX1M)                    0.00       5.81 r
  data arrival time                                   5.81

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  w_en_reg/CK (DFFRQX1M)                   0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.81
  -----------------------------------------------------------
  slack (MET)                                         4.87


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: vld_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vld_in (in)                              0.00       5.70 f
  U3/Y (NAND2BXLM)                         0.06       5.76 r
  vld_out_reg/D (DFFRQX1M)                 0.00       5.76 r
  data arrival time                                   5.76

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  vld_out_reg/CK (DFFRQX1M)                0.00      10.92 r
  library setup time                      -0.26      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.76
  -----------------------------------------------------------
  slack (MET)                                         4.91


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: r_en_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vld_in (in)                              0.00       5.70 f
  U58/Y (NAND2BXLM)                        0.06       5.76 r
  r_en_reg/D (DFFRQX1M)                    0.00       5.76 r
  data arrival time                                   5.76

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  r_en_reg/CK (DFFRQX1M)                   0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.76
  -----------------------------------------------------------
  slack (MET)                                         4.91


  Startpoint: vld_in (input port clocked by clk)
  Endpoint: cs_n_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vld_in (in)                              0.00       5.70 f
  U6/Y (NOR2BX1M)                          0.10       5.80 r
  cs_n_reg/D (DFFSQX1M)                    0.00       5.80 r
  data arrival time                                   5.80

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  cs_n_reg/CK (DFFSQX1M)                   0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (MET)                                         4.98


1
