Analysis & Synthesis report for DevBD
Sun Apr 05 05:18:45 2015
Quartus II 64-Bit Version 14.1.1 Build 190 01/19/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DevBD|SignalDistributor:inst7|State
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for SignalDistributor:inst7
 18. Source assignments for fifo1:inst30|dcfifo:dcfifo_component
 19. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated
 20. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p
 21. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p
 22. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram
 23. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp
 24. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6
 25. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|dffpipe_pu8:wrfull_reg
 26. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|dffpipe_0v8:ws_brp
 27. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|dffpipe_0v8:ws_bwp
 28. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp
 29. Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9
 30. Source assignments for sld_signaltap:auto_signaltap_0
 31. Parameter Settings for User Entity Instance: SignalDistributor:inst7
 32. Parameter Settings for User Entity Instance: PLL:inst13|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: async_receiver:inst1
 34. Parameter Settings for User Entity Instance: async_receiver:inst1|BaudTickGen:tickgen
 35. Parameter Settings for User Entity Instance: async_transmitter:inst2
 36. Parameter Settings for User Entity Instance: async_transmitter:inst2|BaudTickGen:tickgen
 37. Parameter Settings for User Entity Instance: fifo1:inst30|dcfifo:dcfifo_component
 38. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 39. altpll Parameter Settings by Entity Instance
 40. dcfifo Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "async_receiver:inst1|BaudTickGen:tickgen"
 42. SignalTap II Logic Analyzer Settings
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 45. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 46. Elapsed Time Per Partition
 47. Connections to In-System Debugging Instance "auto_signaltap_0"
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 05 05:18:45 2015      ;
; Quartus II 64-Bit Version          ; 14.1.1 Build 190 01/19/2015 SJ Web Edition ;
; Revision Name                      ; DevBD                                      ;
; Top-level Entity Name              ; DevBD                                      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,428                                      ;
;     Total combinational functions  ; 1,781                                      ;
;     Dedicated logic registers      ; 3,395                                      ;
; Total registers                    ; 3395                                       ;
; Total pins                         ; 150                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 351,232                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; DevBD              ; DevBD              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 7           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-7         ; < 0.1%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                    ; Library     ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------+-------------+
; async.v                                                ; yes             ; User Verilog HDL File                        ; C:/altera/Projects/DevBD/async.v                                                ;             ;
; DevBD.bdf                                              ; yes             ; User Block Diagram/Schematic File            ; C:/altera/Projects/DevBD/DevBD.bdf                                              ;             ;
; PLL.vhd                                                ; yes             ; User Wizard-Generated File                   ; C:/altera/Projects/DevBD/PLL.vhd                                                ;             ;
; fifo1.vhd                                              ; yes             ; User Wizard-Generated File                   ; C:/altera/Projects/DevBD/fifo1.vhd                                              ;             ;
; SignalDistributor.v                                    ; yes             ; User Verilog HDL File                        ; C:/altera/Projects/DevBD/SignalDistributor.v                                    ;             ;
; altpll.tdf                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf                       ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                   ;             ;
; stratix_pll.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc                  ;             ;
; stratixii_pll.inc                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc                ;             ;
; cycloneii_pll.inc                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc                ;             ;
; db/pll_altpll.v                                        ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/pll_altpll.v                                        ;             ;
; dcfifo.tdf                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf                       ;             ;
; lpm_counter.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc                  ;             ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                     ;             ;
; a_graycounter.inc                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_graycounter.inc                ;             ;
; a_fefifo.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_fefifo.inc                     ;             ;
; a_gray2bin.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_gray2bin.inc                   ;             ;
; dffpipe.inc                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc                      ;             ;
; alt_sync_fifo.inc                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                ;             ;
; lpm_compare.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc                  ;             ;
; altsyncram_fifo.inc                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram_fifo.inc              ;             ;
; db/dcfifo_mmh1.tdf                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/dcfifo_mmh1.tdf                                     ;             ;
; db/a_gray2bin_tgb.tdf                                  ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/a_gray2bin_tgb.tdf                                  ;             ;
; db/a_graycounter_qn6.tdf                               ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/a_graycounter_qn6.tdf                               ;             ;
; db/a_graycounter_m5c.tdf                               ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/a_graycounter_m5c.tdf                               ;             ;
; db/altsyncram_vlu.tdf                                  ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/altsyncram_vlu.tdf                                  ;             ;
; db/alt_synch_pipe_66d.tdf                              ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/alt_synch_pipe_66d.tdf                              ;             ;
; db/dffpipe_5v8.tdf                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/dffpipe_5v8.tdf                                     ;             ;
; db/dffpipe_pu8.tdf                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/dffpipe_pu8.tdf                                     ;             ;
; db/dffpipe_0v8.tdf                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/dffpipe_0v8.tdf                                     ;             ;
; db/alt_synch_pipe_76d.tdf                              ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/alt_synch_pipe_76d.tdf                              ;             ;
; db/dffpipe_6v8.tdf                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/dffpipe_6v8.tdf                                     ;             ;
; db/cmpr_a66.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/cmpr_a66.tdf                                        ;             ;
; db/mux_j28.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/mux_j28.tdf                                         ;             ;
; sld_signaltap.vhd                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd                ;             ;
; sld_signaltap_impl.vhd                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd           ;             ;
; sld_ela_control.vhd                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_control.vhd              ;             ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                 ;             ;
; lpm_constant.inc                                       ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_constant.inc                 ;             ;
; dffeea.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/dffeea.inc                       ;             ;
; sld_ela_trigger.tdf                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf              ;             ;
; db/sld_ela_trigger_rjo.tdf                             ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/sld_ela_trigger_rjo.tdf                             ;             ;
; db/sld_reserved_devbd_auto_signaltap_0_1_6aec.v        ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/altera/Projects/DevBD/db/sld_reserved_devbd_auto_signaltap_0_1_6aec.v        ;             ;
; sld_alt_reduction.vhd                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd            ;             ;
; sld_mbpmg.vhd                                          ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                           ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd     ;             ;
; sld_buffer_manager.vhd                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd           ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;             ;
; altrom.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                       ;             ;
; altram.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                       ;             ;
; db/altsyncram_8424.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/altsyncram_8424.tdf                                 ;             ;
; altdpram.tdf                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf                     ;             ;
; memmodes.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/others/maxplus2/memmodes.inc                   ;             ;
; a_hdffe.inc                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_hdffe.inc                      ;             ;
; alt_le_rden_reg.inc                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc              ;             ;
; altsyncram.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.inc                   ;             ;
; lpm_mux.tdf                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf                      ;             ;
; muxlut.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc                       ;             ;
; bypassff.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                     ;             ;
; altshift.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc                     ;             ;
; db/mux_rsc.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/mux_rsc.tdf                                         ;             ;
; lpm_decode.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.tdf                   ;             ;
; declut.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/declut.inc                       ;             ;
; db/decode_dvf.tdf                                      ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/decode_dvf.tdf                                      ;             ;
; lpm_counter.tdf                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.tdf                  ;             ;
; cmpconst.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/cmpconst.inc                     ;             ;
; alt_counter_stratix.inc                                ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_counter_stratix.inc          ;             ;
; db/cntr_5ii.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/cntr_5ii.tdf                                        ;             ;
; db/cmpr_ugc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/cmpr_ugc.tdf                                        ;             ;
; db/cntr_g9j.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/cntr_g9j.tdf                                        ;             ;
; db/cntr_fgi.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/cntr_fgi.tdf                                        ;             ;
; db/cmpr_rgc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/cmpr_rgc.tdf                                        ;             ;
; db/cntr_23j.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/cntr_23j.tdf                                        ;             ;
; db/cmpr_ngc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/altera/Projects/DevBD/db/cmpr_ngc.tdf                                        ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                   ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                      ; work        ;
; db/ip/sldb7398ba3/alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/altera/Projects/DevBD/db/ip/sldb7398ba3/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sldb7398ba3/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/altera/Projects/DevBD/db/ip/sldb7398ba3/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb7398ba3/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/altera/Projects/DevBD/db/ip/sldb7398ba3/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb7398ba3/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/altera/Projects/DevBD/db/ip/sldb7398ba3/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb7398ba3/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/altera/Projects/DevBD/db/ip/sldb7398ba3/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                 ;             ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,428                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 1781                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 997                                                                           ;
;     -- 3 input functions                    ; 508                                                                           ;
;     -- <=2 input functions                  ; 276                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 1637                                                                          ;
;     -- arithmetic mode                      ; 144                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 3395                                                                          ;
;     -- Dedicated logic registers            ; 3395                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 150                                                                           ;
; Total memory bits                           ; 351232                                                                        ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2379                                                                          ;
; Total fan-out                               ; 21191                                                                         ;
; Average fan-out                             ; 3.65                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DevBD                                                                                              ; 1781 (1)          ; 3395 (0)     ; 351232      ; 0            ; 0       ; 0         ; 150  ; 0            ; |DevBD                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |PLL:inst13|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|PLL:inst13                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |altpll:altpll_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|PLL:inst13|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |PLL_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |SignalDistributor:inst7|                                                                        ; 252 (252)         ; 711 (711)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|SignalDistributor:inst7                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |async_receiver:inst1|                                                                           ; 37 (22)           ; 35 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|async_receiver:inst1                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |BaudTickGen:tickgen|                                                                         ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|async_receiver:inst1|BaudTickGen:tickgen                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |async_transmitter:inst2|                                                                        ; 41 (24)           ; 29 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|async_transmitter:inst2                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |BaudTickGen:tickgen|                                                                         ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|async_transmitter:inst2|BaudTickGen:tickgen                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |fifo1:inst30|                                                                                   ; 60 (0)            ; 82 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dcfifo:dcfifo_component|                                                                     ; 60 (0)            ; 82 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |dcfifo_mmh1:auto_generated|                                                               ; 60 (4)            ; 82 (28)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |a_graycounter_m5c:wrptr_g1p|                                                           ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p                                                                                                                                                                                                                                                                                         ; work         ;
;             |a_graycounter_qn6:rdptr_g1p|                                                           ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p                                                                                                                                                                                                                                                                                         ; work         ;
;             |alt_synch_pipe_66d:rs_dgwp|                                                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp                                                                                                                                                                                                                                                                                          ; work         ;
;                |dffpipe_5v8:dffpipe6|                                                               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6                                                                                                                                                                                                                                                                     ; work         ;
;             |alt_synch_pipe_76d:ws_dgrp|                                                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp                                                                                                                                                                                                                                                                                          ; work         ;
;                |dffpipe_6v8:dffpipe9|                                                               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_vlu:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram                                                                                                                                                                                                                                                                                             ; work         ;
;             |cmpr_a66:rdempty_eq_comp1_msb|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb                                                                                                                                                                                                                                                                                       ; work         ;
;             |mux_j28:rdemp_eq_comp_lsb_mux|                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                       ; work         ;
;             |mux_j28:rdemp_eq_comp_msb_mux|                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                       ; work         ;
;             |mux_j28:wrfull_eq_comp_lsb_mux|                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                      ; work         ;
;             |mux_j28:wrfull_eq_comp_msb_mux|                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 146 (1)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 145 (1)           ; 100 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 144 (0)           ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                        ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 144 (105)         ; 95 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                           ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                   ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                 ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                 ; 1244 (2)          ; 2438 (342)   ; 350208      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                       ; 1242 (0)          ; 2096 (0)     ; 350208      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                   ; 1242 (86)         ; 2096 (766)   ; 350208      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                        ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                        ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                              ; work         ;
;                   |mux_rsc:auto_generated|                                                          ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                       ; 0 (0)             ; 0 (0)        ; 350208      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_8424:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 350208      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                        ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                          ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                               ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                            ; 85 (85)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                           ; 726 (1)           ; 905 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                     ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|         ; 724 (0)           ; 889 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                  ; work         ;
;                   |sld_ela_trigger_rjo:auto_generated|                                              ; 724 (0)           ; 889 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated                                                                                                                               ; work         ;
;                      |sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|                         ; 724 (513)         ; 889 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1                                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_191|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_194|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_235|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_238|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_241|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_244|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_244                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_247|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_250|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_250                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_253|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_253                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_256|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_256                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_259|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_259                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_262|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_262                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_265|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_265                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_268|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_268                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_271|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_271                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_274|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_277|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_277                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_280|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_283|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_283                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_286|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_289|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_292|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_295|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_298|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_301|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_304|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_307|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_310|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_313|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_316|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_319|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_322|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_325|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_328|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_331|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_333|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_333                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_336|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_337|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_339|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_339                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_340|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_342|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_342                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_343|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_345|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_345                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_346|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_348|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_348                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_349|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_351|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_351                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_352|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_354|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_354                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_355|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_355                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_357|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_357                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_358|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_360|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_360                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_361|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_363|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_363                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_364|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_366|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_367|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_369|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_369                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_370|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_372|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_372                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_373|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_375|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_375                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_376|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_378|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_378                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_379|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_381|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_381                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_382|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_384|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_384                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_385|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_387|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_388|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_390|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_390                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_391|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_393|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_393                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_394|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_394                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_396|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_397|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_397                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_399|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_400|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_402|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_403|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_403                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_405|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_405                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_406|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_406                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_408|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_409|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_409                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_411|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_411                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_412|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_414|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_414                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_415|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_415                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_417|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_417                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_418|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_418                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_420|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_420                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_421|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_421                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_423|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_423                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_424|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_426|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_426                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_427|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_427                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_429|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_429                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_430|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_430                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_431|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_431                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_434|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_434                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_435|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_435                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_437|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_438|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_438                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_440|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_440                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_441|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_441                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_443|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_443                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_444|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_444                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_446|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_446                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_447|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_447                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_449|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_449                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_450|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_450                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_452|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_452                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_453|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_453                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_455|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_456|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_456                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_458|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_458                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_459|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_459                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_461|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_462|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_462                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_464|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_464                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_465|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_465                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_467|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_467                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_468|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_468                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_470|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_470                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_471|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_471                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_473|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_473                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_474|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_474                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_476|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_476                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_477|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_477                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_479|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_479                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_480|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_480                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_481|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_481                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_484|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_485|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_485                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_487|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_487                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_488|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_488                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_490|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_490                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_491|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_491                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_493|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_493                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_494|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_494                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_496|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_496                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_497|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_497                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_499|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_499                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_500|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_500                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_502|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_502                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_503|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_503                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_505|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_505                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_506|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_506                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_508|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_508                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_509|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_509                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_511|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_511                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_512|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_512                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_514|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_514                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_515|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_515                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_517|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_517                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_518|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_518                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_520|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_520                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_521|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_521                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_523|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_523                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_524|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_524                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_526|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_526                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_527|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_527                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_529|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_529                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_530|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_530                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_531|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_531                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_533|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_533                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_534|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_534                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_535|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_535                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; work         ;
;                         |sld_alt_reduction:unary_104|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_104                                              ; work         ;
;                         |sld_alt_reduction:unary_112|                                               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_112                                              ; work         ;
;                         |sld_alt_reduction:unary_138|                                               ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_138                                              ; work         ;
;                         |sld_alt_reduction:unary_1|                                                 ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_1                                                ; work         ;
;                         |sld_alt_reduction:unary_236|                                               ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_236                                              ; work         ;
;                         |sld_alt_reduction:unary_2|                                                 ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_2                                                ; work         ;
;                         |sld_alt_reduction:unary_334|                                               ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_334                                              ; work         ;
;                         |sld_alt_reduction:unary_432|                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_432                                              ; work         ;
;                         |sld_alt_reduction:unary_482|                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_482                                              ; work         ;
;                         |sld_alt_reduction:unary_52|                                                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_52                                               ; work         ;
;                         |sld_alt_reduction:unary_78|                                                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_alt_reduction:unary_78                                               ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_100                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_105|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_105                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_105|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_108|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_108                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_108|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_113                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_116                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_119                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_122                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_125                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_128                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_131                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_134                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_139                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_142                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_145|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_151|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_151                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_154|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_154                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_157|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_157                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_160|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_160                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_163|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_163                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_166|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_166                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_169|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_169                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_172|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_172                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_175|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_175                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_178|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_178                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_181|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_181                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_184|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_184                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_184|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_187|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_187                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_190|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_190                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_193|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_193                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_196|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_196                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_199|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_199                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_202                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_205                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_208                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_211                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_214                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_217                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_220|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_220                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_223|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_223                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_226|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_226                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_229|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_229                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_232|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_232                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_237|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_237                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_237|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_240|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_240                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_240|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_243|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_243                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_243|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_246|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_246                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_246|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_249|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_249                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_249|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_252|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_252                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_252|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_255|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_255                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_255|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_258|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_258                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_258|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_261|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_261                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_261|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_264|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_264                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_264|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_267|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_267                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_267|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_270|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_270                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_270|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_273|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_273                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_273|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_276|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_276                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_276|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_279|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_279                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_279|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_282|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_282                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_282|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_285|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_285                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_285|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_288|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_288                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_288|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_291|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_291                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_291|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_294|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_294                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_294|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_297|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_297                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_300|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_300                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_300|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_303|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_303                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_306|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_306                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_306|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_309|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_309                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_312|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_312                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_315|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_315                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_318|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_318                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_321|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_321                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_324|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_324                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_327|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_327                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_330|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_330                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_330|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_335|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_335                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_335|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_338|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_338                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_338|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_341|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_341                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_341|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_344|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_344                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_344|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_347|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_347                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_347|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_350|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_350                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_350|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_353|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_353                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_353|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_356|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_356                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_356|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_359|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_359                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_359|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_362|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_362                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_362|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_365|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_365                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_365|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_368|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_368                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_368|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_371|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_371                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_371|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_374|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_374                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_374|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_377|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_377                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_377|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_380|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_380                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_380|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_383|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_383                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_383|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_386|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_386                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_386|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_389|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_389                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_389|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_392|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_392                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_392|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_395|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_395                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_395|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_398|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_398                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_398|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_401|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_401                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_401|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_404|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_404                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_404|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_407|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_407                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_407|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_410|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_410                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_410|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_413|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_413                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_413|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_416|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_416                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_416|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_419|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_419                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_419|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_422|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_422                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_422|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_425|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_425                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_425|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_428|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_428                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_428|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_433|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_433                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_433|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_436|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_436                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_436|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_439|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_439                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_439|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_442|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_442                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_442|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_445|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_445                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_445|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_448|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_448                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_448|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_451|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_451                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_451|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_454|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_454                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_454|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_457|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_457                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_457|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_45                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_460|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_460                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_460|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_463|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_463                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_463|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_466|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_466                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_466|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_469|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_469                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_469|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_472|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_472                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_472|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_475|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_475                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_475|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_478|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_478                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_478|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_483|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_483                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_483|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_486|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_486                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_486|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_489|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_489                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_489|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_48                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_492|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_492                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_492|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_495|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_495                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_495|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_498|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_498                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_498|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_501|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_501                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_501|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_504|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_504                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_504|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_507|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_507                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_507|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_510|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_510                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_510|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_513|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_513                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_513|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_516|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_516                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_516|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_519|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_519                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_519|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_522|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_522                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_522|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_525|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_525                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_525|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_528|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_528                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_528|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_532|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_532                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_532|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_53|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_53                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_56|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_56                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_59|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_59                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_62|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_62                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_65|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_65                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_68                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_71|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_71                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_71|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_74|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_74                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_82|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_82                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_91|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_94|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_94                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_97                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                      ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|      ; 259 (11)          ; 242 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                          ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                              ; work         ;
;                   |cntr_5ii:auto_generated|                                                         ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ii:auto_generated                                                                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                   ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                         ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                         ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                             ; work         ;
;                   |cntr_fgi:auto_generated|                                                         ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                            ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                   ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                    ; 171 (171)         ; 171 (171)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                 ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                 ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                   ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 171          ; 2048         ; 171          ; 350208 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                               ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit                                                                                                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                               ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter                                                                                                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1 ;                 ;
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |DevBD|PLL:inst13                                                                                                                                                                                                                                                                                                 ; PLL.vhd         ;
; Altera ; FIFO         ; 14.1    ; N/A          ; N/A          ; |DevBD|fifo1:inst30                                                                                                                                                                                                                                                                                               ; fifo1.vhd       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------+
; State Machine - |DevBD|SignalDistributor:inst7|State                                        ;
+----------------+----------+----------+----------+----------+----------+----------+----------+
; Name           ; State~24 ; State~23 ; State~22 ; State~21 ; State~20 ; State~19 ; State~18 ;
+----------------+----------+----------+----------+----------+----------+----------+----------+
; State.00000000 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.00000001 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.00000010 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ;
; State.00000011 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; State.00100000 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.00100001 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.01000000 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.01000001 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.01000010 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ;
; State.01000011 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; State.01000100 ; 1        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ;
; State.01000101 ; 1        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; State.01010000 ; 1        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ;
; State.01100000 ; 1        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.11111110 ; 1        ; 1        ; 1        ; 1        ; 1        ; 1        ; 0        ;
; State.11111111 ; 1        ; 1        ; 1        ; 1        ; 1        ; 1        ; 1        ;
+----------------+----------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                    ;
+-------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SignalDistributor:inst7|DebugCNT[7] ; yes                                                              ; yes                                        ;
; SignalDistributor:inst7|DebugCNT[6] ; yes                                                              ; yes                                        ;
; SignalDistributor:inst7|DebugCNT[5] ; yes                                                              ; yes                                        ;
; SignalDistributor:inst7|DebugCNT[4] ; yes                                                              ; yes                                        ;
; SignalDistributor:inst7|DebugCNT[3] ; yes                                                              ; yes                                        ;
; SignalDistributor:inst7|DebugCNT[2] ; yes                                                              ; yes                                        ;
; SignalDistributor:inst7|DebugCNT[1] ; yes                                                              ; yes                                        ;
; SignalDistributor:inst7|DebugCNT[0] ; yes                                                              ; yes                                        ;
+-------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalDistributor:inst7|DataToContactsCol[135]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; SignalDistributor:inst7|DataToContactsR[135]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; SignalDistributor:inst7|State~25                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 3                                                                                                                                                   ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalDistributor:inst7|DataToContactsCol[135]                                                                                                               ; Stuck at GND              ; SignalDistributor:inst7|DataToContactsR[135]                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3395  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 88    ;
; Number of registers using Asynchronous Clear ; 1074  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1775  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; async_receiver:inst1|RxD_bit                 ; 4       ;
; async_receiver:inst1|Filter_cnt[0]           ; 3       ;
; async_receiver:inst1|Filter_cnt[1]           ; 3       ;
; SignalDistributor:inst7|DataToContactsZ[119] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[118] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[117] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[116] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[115] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[114] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[113] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[112] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[111] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[110] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[109] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[108] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[107] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[106] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[105] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[104] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[135] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[134] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[133] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[132] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[131] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[130] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[129] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[128] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[127] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[126] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[125] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[124] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[123] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[122] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[121] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[120] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[39]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[38]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[37]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[36]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[35]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[34]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[33]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[32]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[71]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[70]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[69]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[68]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[67]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[66]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[65]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[64]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[63]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[62]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[61]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[60]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[59]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[58]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[57]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[56]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[55]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[54]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[53]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[52]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[51]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[50]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[49]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[48]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[47]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[46]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[45]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[44]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[43]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[42]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[41]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[40]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[103] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[102] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[101] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[100] ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[99]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[98]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[97]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[96]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[95]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[94]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[93]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[92]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[91]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[90]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[89]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[88]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[87]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[86]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[85]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[84]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[83]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[82]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[81]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[80]  ; 1       ;
; SignalDistributor:inst7|DataToContactsZ[79]  ; 1       ;
; Total number of inverted registers = 298*    ;         ;
+----------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DevBD|async_transmitter:inst2|TxD_shift[6]                                                                                                                                                                                              ;
; 3:1                ; 120 bits  ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |DevBD|SignalDistributor:inst7|DataToContactsR2[96]                                                                                                                                                                                      ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |DevBD|SignalDistributor:inst7|DataOut[7]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |DevBD|async_receiver:inst1|Filter_cnt[0]                                                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DevBD|SignalDistributor:inst7|State                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                 ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DevBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DevBD|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for SignalDistributor:inst7                ;
+---------------------------+--------------+------+-------------+
; Assignment                ; Value        ; From ; To          ;
+---------------------------+--------------+------+-------------+
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[7] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[6] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[5] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[4] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[3] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[2] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[1] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[0] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[7] ;
; PRESERVE_FANOUT_FREE_NODE ; on           ; -    ; DebugCNT[7] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[6] ;
; PRESERVE_FANOUT_FREE_NODE ; on           ; -    ; DebugCNT[6] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[5] ;
; PRESERVE_FANOUT_FREE_NODE ; on           ; -    ; DebugCNT[5] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[4] ;
; PRESERVE_FANOUT_FREE_NODE ; on           ; -    ; DebugCNT[4] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[3] ;
; PRESERVE_FANOUT_FREE_NODE ; on           ; -    ; DebugCNT[3] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[2] ;
; PRESERVE_FANOUT_FREE_NODE ; on           ; -    ; DebugCNT[2] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[1] ;
; PRESERVE_FANOUT_FREE_NODE ; on           ; -    ; DebugCNT[1] ;
; PRESERVE_REGISTER         ; on           ; -    ; DebugCNT[0] ;
; PRESERVE_FANOUT_FREE_NODE ; on           ; -    ; DebugCNT[0] ;
; STATE_MACHINE_PROCESSING  ; USER_ENCODED ; -    ; State       ;
+---------------------------+--------------+------+-------------+


+-------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------+
; Assignment                      ; Value ; From ; To         ;
+---------------------------------+-------+------+------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -          ;
+---------------------------------+-------+------+------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated             ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|dffpipe_pu8:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignalDistributor:inst7 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; NContacts      ; 136   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst13|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:inst1 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                        ;
; Baud           ; 115200   ; Signed Integer                        ;
; Oversampling   ; 8        ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:inst1|BaudTickGen:tickgen ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                            ;
; Baud           ; 115200   ; Signed Integer                                            ;
; Oversampling   ; 8        ; Signed Integer                                            ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:inst2 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                           ;
; Baud           ; 115200   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:inst2|BaudTickGen:tickgen ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                               ;
; Baud           ; 115200   ; Signed Integer                                               ;
; Oversampling   ; 1        ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo1:inst30|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTH               ; 8            ; Signed Integer                           ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                           ;
; LPM_WIDTHU              ; 8            ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                  ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                           ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                  ;
; CBXI_PARAMETER          ; dcfifo_mmh1  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                ;
+-------------------------------------------------+---------------------------------------------+----------------+
; Parameter Name                                  ; Value                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                               ; String         ;
; sld_node_info                                   ; 805334528                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                           ; Signed Integer ;
; sld_data_bits                                   ; 171                                         ; Untyped        ;
; sld_trigger_bits                                ; 171                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                           ; Untyped        ;
; sld_sample_depth                                ; 2048                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_DevBD_auto_signaltap_0_1_6aec, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                        ; String         ;
; sld_inversion_mask_length                       ; 25                                          ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                   ; Untyped        ;
; sld_power_up_trigger                            ; 0                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 171                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL:inst13|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                      ;
+----------------------------+--------------------------------------+
; Name                       ; Value                                ;
+----------------------------+--------------------------------------+
; Number of entity instances ; 1                                    ;
; Entity Instance            ; fifo1:inst30|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                           ;
;     -- LPM_WIDTH           ; 8                                    ;
;     -- LPM_NUMWORDS        ; 128                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                   ;
;     -- USE_EAB             ; ON                                   ;
+----------------------------+--------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "async_receiver:inst1|BaudTickGen:tickgen" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                             ;
+--------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 171                 ; 171              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 184                         ;
; cycloneiii_ff         ; 857                         ;
;     ENA               ; 729                         ;
;     SLD               ; 17                          ;
;     plain             ; 111                         ;
; cycloneiii_io_obuf    ; 144                         ;
; cycloneiii_lcell_comb ; 392                         ;
;     arith             ; 50                          ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 342                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 166                         ;
;         4 data inputs ; 138                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 1.18                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 938                                                    ;
; cycloneiii_ff         ; 2438                                                   ;
;     CLR               ; 221                                                    ;
;     ENA               ; 120                                                    ;
;     ENA CLR           ; 805                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 12                                                     ;
;     SLD               ; 13                                                     ;
;     plain             ; 1231                                                   ;
; cycloneiii_lcell_comb ; 1244                                                   ;
;     arith             ; 86                                                     ;
;         2 data inputs ; 85                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 1158                                                   ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 57                                                     ;
;         3 data inputs ; 284                                                    ;
;         4 data inputs ; 806                                                    ;
; cycloneiii_ram_block  ; 171                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 11.00                                                  ;
; Average LUT depth     ; 4.91                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 106                                      ;
; cycloneiii_ff         ; 100                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 42                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 146                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 138                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 56                                       ;
;         4 data inputs ; 53                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.75                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:12     ;
; Top                            ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                    ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                             ; Details ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------+---------+
; IO16_1[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[0]                                                                     ; N/A     ;
; IO16_1[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[0]                                                                     ; N/A     ;
; IO16_1[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[10]                                                                    ; N/A     ;
; IO16_1[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[10]                                                                    ; N/A     ;
; IO16_1[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[11]                                                                    ; N/A     ;
; IO16_1[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[11]                                                                    ; N/A     ;
; IO16_1[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[12]                                                                    ; N/A     ;
; IO16_1[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[12]                                                                    ; N/A     ;
; IO16_1[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[13]                                                                    ; N/A     ;
; IO16_1[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[13]                                                                    ; N/A     ;
; IO16_1[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[14]                                                                    ; N/A     ;
; IO16_1[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[14]                                                                    ; N/A     ;
; IO16_1[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[15]                                                                    ; N/A     ;
; IO16_1[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[15]                                                                    ; N/A     ;
; IO16_1[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[1]                                                                     ; N/A     ;
; IO16_1[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[1]                                                                     ; N/A     ;
; IO16_1[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[2]                                                                     ; N/A     ;
; IO16_1[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[2]                                                                     ; N/A     ;
; IO16_1[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[3]                                                                     ; N/A     ;
; IO16_1[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[3]                                                                     ; N/A     ;
; IO16_1[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[4]                                                                     ; N/A     ;
; IO16_1[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[4]                                                                     ; N/A     ;
; IO16_1[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[5]                                                                     ; N/A     ;
; IO16_1[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[5]                                                                     ; N/A     ;
; IO16_1[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[6]                                                                     ; N/A     ;
; IO16_1[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[6]                                                                     ; N/A     ;
; IO16_1[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[7]                                                                     ; N/A     ;
; IO16_1[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[7]                                                                     ; N/A     ;
; IO16_1[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[8]                                                                     ; N/A     ;
; IO16_1[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[8]                                                                     ; N/A     ;
; IO16_1[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[9]                                                                     ; N/A     ;
; IO16_1[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_1[9]                                                                     ; N/A     ;
; IO16_2[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[0]                                                                     ; N/A     ;
; IO16_2[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[0]                                                                     ; N/A     ;
; IO16_2[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[10]                                                                    ; N/A     ;
; IO16_2[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[10]                                                                    ; N/A     ;
; IO16_2[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[11]                                                                    ; N/A     ;
; IO16_2[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[11]                                                                    ; N/A     ;
; IO16_2[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[12]                                                                    ; N/A     ;
; IO16_2[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[12]                                                                    ; N/A     ;
; IO16_2[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[13]                                                                    ; N/A     ;
; IO16_2[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[13]                                                                    ; N/A     ;
; IO16_2[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[14]                                                                    ; N/A     ;
; IO16_2[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[14]                                                                    ; N/A     ;
; IO16_2[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[15]                                                                    ; N/A     ;
; IO16_2[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[15]                                                                    ; N/A     ;
; IO16_2[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[1]                                                                     ; N/A     ;
; IO16_2[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[1]                                                                     ; N/A     ;
; IO16_2[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[2]                                                                     ; N/A     ;
; IO16_2[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[2]                                                                     ; N/A     ;
; IO16_2[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[3]                                                                     ; N/A     ;
; IO16_2[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[3]                                                                     ; N/A     ;
; IO16_2[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[4]                                                                     ; N/A     ;
; IO16_2[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[4]                                                                     ; N/A     ;
; IO16_2[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[5]                                                                     ; N/A     ;
; IO16_2[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[5]                                                                     ; N/A     ;
; IO16_2[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[6]                                                                     ; N/A     ;
; IO16_2[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[6]                                                                     ; N/A     ;
; IO16_2[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[7]                                                                     ; N/A     ;
; IO16_2[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[7]                                                                     ; N/A     ;
; IO16_2[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[8]                                                                     ; N/A     ;
; IO16_2[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[8]                                                                     ; N/A     ;
; IO16_2[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[9]                                                                     ; N/A     ;
; IO16_2[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO16_2[9]                                                                     ; N/A     ;
; IO32_1[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[0]                                                                     ; N/A     ;
; IO32_1[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[0]                                                                     ; N/A     ;
; IO32_1[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[10]                                                                    ; N/A     ;
; IO32_1[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[10]                                                                    ; N/A     ;
; IO32_1[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[11]                                                                    ; N/A     ;
; IO32_1[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[11]                                                                    ; N/A     ;
; IO32_1[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[12]                                                                    ; N/A     ;
; IO32_1[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[12]                                                                    ; N/A     ;
; IO32_1[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[13]                                                                    ; N/A     ;
; IO32_1[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[13]                                                                    ; N/A     ;
; IO32_1[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[14]                                                                    ; N/A     ;
; IO32_1[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[14]                                                                    ; N/A     ;
; IO32_1[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[15]                                                                    ; N/A     ;
; IO32_1[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[15]                                                                    ; N/A     ;
; IO32_1[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[16]                                                                    ; N/A     ;
; IO32_1[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[16]                                                                    ; N/A     ;
; IO32_1[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[17]                                                                    ; N/A     ;
; IO32_1[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[17]                                                                    ; N/A     ;
; IO32_1[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[18]                                                                    ; N/A     ;
; IO32_1[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[18]                                                                    ; N/A     ;
; IO32_1[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[19]                                                                    ; N/A     ;
; IO32_1[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[19]                                                                    ; N/A     ;
; IO32_1[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[1]                                                                     ; N/A     ;
; IO32_1[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[1]                                                                     ; N/A     ;
; IO32_1[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[20]                                                                    ; N/A     ;
; IO32_1[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[20]                                                                    ; N/A     ;
; IO32_1[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[21]                                                                    ; N/A     ;
; IO32_1[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[21]                                                                    ; N/A     ;
; IO32_1[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[22]                                                                    ; N/A     ;
; IO32_1[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[22]                                                                    ; N/A     ;
; IO32_1[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[23]                                                                    ; N/A     ;
; IO32_1[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[23]                                                                    ; N/A     ;
; IO32_1[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[24]                                                                    ; N/A     ;
; IO32_1[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[24]                                                                    ; N/A     ;
; IO32_1[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[25]                                                                    ; N/A     ;
; IO32_1[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[25]                                                                    ; N/A     ;
; IO32_1[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[26]                                                                    ; N/A     ;
; IO32_1[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[26]                                                                    ; N/A     ;
; IO32_1[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[27]                                                                    ; N/A     ;
; IO32_1[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[27]                                                                    ; N/A     ;
; IO32_1[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[28]                                                                    ; N/A     ;
; IO32_1[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[28]                                                                    ; N/A     ;
; IO32_1[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[29]                                                                    ; N/A     ;
; IO32_1[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[29]                                                                    ; N/A     ;
; IO32_1[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[2]                                                                     ; N/A     ;
; IO32_1[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[2]                                                                     ; N/A     ;
; IO32_1[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[30]                                                                    ; N/A     ;
; IO32_1[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[30]                                                                    ; N/A     ;
; IO32_1[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[31]                                                                    ; N/A     ;
; IO32_1[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[31]                                                                    ; N/A     ;
; IO32_1[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[3]                                                                     ; N/A     ;
; IO32_1[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[3]                                                                     ; N/A     ;
; IO32_1[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[4]                                                                     ; N/A     ;
; IO32_1[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[4]                                                                     ; N/A     ;
; IO32_1[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[5]                                                                     ; N/A     ;
; IO32_1[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[5]                                                                     ; N/A     ;
; IO32_1[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[6]                                                                     ; N/A     ;
; IO32_1[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[6]                                                                     ; N/A     ;
; IO32_1[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[7]                                                                     ; N/A     ;
; IO32_1[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[7]                                                                     ; N/A     ;
; IO32_1[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[8]                                                                     ; N/A     ;
; IO32_1[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[8]                                                                     ; N/A     ;
; IO32_1[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[9]                                                                     ; N/A     ;
; IO32_1[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_1[9]                                                                     ; N/A     ;
; IO32_2[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[0]                                                                     ; N/A     ;
; IO32_2[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[0]                                                                     ; N/A     ;
; IO32_2[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[10]                                                                    ; N/A     ;
; IO32_2[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[10]                                                                    ; N/A     ;
; IO32_2[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[11]                                                                    ; N/A     ;
; IO32_2[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[11]                                                                    ; N/A     ;
; IO32_2[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[12]                                                                    ; N/A     ;
; IO32_2[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[12]                                                                    ; N/A     ;
; IO32_2[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[13]                                                                    ; N/A     ;
; IO32_2[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[13]                                                                    ; N/A     ;
; IO32_2[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[14]                                                                    ; N/A     ;
; IO32_2[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[14]                                                                    ; N/A     ;
; IO32_2[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[15]                                                                    ; N/A     ;
; IO32_2[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[15]                                                                    ; N/A     ;
; IO32_2[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[16]                                                                    ; N/A     ;
; IO32_2[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[16]                                                                    ; N/A     ;
; IO32_2[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[17]                                                                    ; N/A     ;
; IO32_2[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[17]                                                                    ; N/A     ;
; IO32_2[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[18]                                                                    ; N/A     ;
; IO32_2[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[18]                                                                    ; N/A     ;
; IO32_2[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[19]                                                                    ; N/A     ;
; IO32_2[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[19]                                                                    ; N/A     ;
; IO32_2[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[1]                                                                     ; N/A     ;
; IO32_2[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[1]                                                                     ; N/A     ;
; IO32_2[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[20]                                                                    ; N/A     ;
; IO32_2[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[20]                                                                    ; N/A     ;
; IO32_2[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[21]                                                                    ; N/A     ;
; IO32_2[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[21]                                                                    ; N/A     ;
; IO32_2[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[22]                                                                    ; N/A     ;
; IO32_2[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[22]                                                                    ; N/A     ;
; IO32_2[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[23]                                                                    ; N/A     ;
; IO32_2[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[23]                                                                    ; N/A     ;
; IO32_2[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[24]                                                                    ; N/A     ;
; IO32_2[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[24]                                                                    ; N/A     ;
; IO32_2[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[25]                                                                    ; N/A     ;
; IO32_2[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[25]                                                                    ; N/A     ;
; IO32_2[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[26]                                                                    ; N/A     ;
; IO32_2[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[26]                                                                    ; N/A     ;
; IO32_2[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[27]                                                                    ; N/A     ;
; IO32_2[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[27]                                                                    ; N/A     ;
; IO32_2[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[28]                                                                    ; N/A     ;
; IO32_2[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[28]                                                                    ; N/A     ;
; IO32_2[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[29]                                                                    ; N/A     ;
; IO32_2[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[29]                                                                    ; N/A     ;
; IO32_2[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[2]                                                                     ; N/A     ;
; IO32_2[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[2]                                                                     ; N/A     ;
; IO32_2[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[30]                                                                    ; N/A     ;
; IO32_2[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[30]                                                                    ; N/A     ;
; IO32_2[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[31]                                                                    ; N/A     ;
; IO32_2[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[31]                                                                    ; N/A     ;
; IO32_2[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[3]                                                                     ; N/A     ;
; IO32_2[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[3]                                                                     ; N/A     ;
; IO32_2[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[4]                                                                     ; N/A     ;
; IO32_2[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[4]                                                                     ; N/A     ;
; IO32_2[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[5]                                                                     ; N/A     ;
; IO32_2[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[5]                                                                     ; N/A     ;
; IO32_2[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[6]                                                                     ; N/A     ;
; IO32_2[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[6]                                                                     ; N/A     ;
; IO32_2[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[7]                                                                     ; N/A     ;
; IO32_2[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[7]                                                                     ; N/A     ;
; IO32_2[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[8]                                                                     ; N/A     ;
; IO32_2[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[8]                                                                     ; N/A     ;
; IO32_2[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[9]                                                                     ; N/A     ;
; IO32_2[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_2[9]                                                                     ; N/A     ;
; IO32_3[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[0]                                                                     ; N/A     ;
; IO32_3[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[0]                                                                     ; N/A     ;
; IO32_3[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[10]                                                                    ; N/A     ;
; IO32_3[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[10]                                                                    ; N/A     ;
; IO32_3[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[11]                                                                    ; N/A     ;
; IO32_3[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[11]                                                                    ; N/A     ;
; IO32_3[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[12]                                                                    ; N/A     ;
; IO32_3[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[12]                                                                    ; N/A     ;
; IO32_3[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[13]                                                                    ; N/A     ;
; IO32_3[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[13]                                                                    ; N/A     ;
; IO32_3[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[14]                                                                    ; N/A     ;
; IO32_3[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[14]                                                                    ; N/A     ;
; IO32_3[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[15]                                                                    ; N/A     ;
; IO32_3[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[15]                                                                    ; N/A     ;
; IO32_3[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[16]                                                                    ; N/A     ;
; IO32_3[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[16]                                                                    ; N/A     ;
; IO32_3[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[17]                                                                    ; N/A     ;
; IO32_3[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[17]                                                                    ; N/A     ;
; IO32_3[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[18]                                                                    ; N/A     ;
; IO32_3[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[18]                                                                    ; N/A     ;
; IO32_3[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[19]                                                                    ; N/A     ;
; IO32_3[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[19]                                                                    ; N/A     ;
; IO32_3[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[1]                                                                     ; N/A     ;
; IO32_3[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[1]                                                                     ; N/A     ;
; IO32_3[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[20]                                                                    ; N/A     ;
; IO32_3[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[20]                                                                    ; N/A     ;
; IO32_3[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[21]                                                                    ; N/A     ;
; IO32_3[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[21]                                                                    ; N/A     ;
; IO32_3[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[22]                                                                    ; N/A     ;
; IO32_3[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[22]                                                                    ; N/A     ;
; IO32_3[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[23]                                                                    ; N/A     ;
; IO32_3[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[23]                                                                    ; N/A     ;
; IO32_3[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[24]                                                                    ; N/A     ;
; IO32_3[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[24]                                                                    ; N/A     ;
; IO32_3[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[25]                                                                    ; N/A     ;
; IO32_3[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[25]                                                                    ; N/A     ;
; IO32_3[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[26]                                                                    ; N/A     ;
; IO32_3[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[26]                                                                    ; N/A     ;
; IO32_3[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[27]                                                                    ; N/A     ;
; IO32_3[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[27]                                                                    ; N/A     ;
; IO32_3[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[28]                                                                    ; N/A     ;
; IO32_3[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[28]                                                                    ; N/A     ;
; IO32_3[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[29]                                                                    ; N/A     ;
; IO32_3[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[29]                                                                    ; N/A     ;
; IO32_3[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[2]                                                                     ; N/A     ;
; IO32_3[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[2]                                                                     ; N/A     ;
; IO32_3[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[30]                                                                    ; N/A     ;
; IO32_3[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[30]                                                                    ; N/A     ;
; IO32_3[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[31]                                                                    ; N/A     ;
; IO32_3[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[31]                                                                    ; N/A     ;
; IO32_3[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[3]                                                                     ; N/A     ;
; IO32_3[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[3]                                                                     ; N/A     ;
; IO32_3[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[4]                                                                     ; N/A     ;
; IO32_3[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[4]                                                                     ; N/A     ;
; IO32_3[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[5]                                                                     ; N/A     ;
; IO32_3[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[5]                                                                     ; N/A     ;
; IO32_3[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[6]                                                                     ; N/A     ;
; IO32_3[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[6]                                                                     ; N/A     ;
; IO32_3[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[7]                                                                     ; N/A     ;
; IO32_3[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[7]                                                                     ; N/A     ;
; IO32_3[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[8]                                                                     ; N/A     ;
; IO32_3[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[8]                                                                     ; N/A     ;
; IO32_3[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[9]                                                                     ; N/A     ;
; IO32_3[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO32_3[9]                                                                     ; N/A     ;
; IO8_1[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[0]                                                                      ; N/A     ;
; IO8_1[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[0]                                                                      ; N/A     ;
; IO8_1[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[1]                                                                      ; N/A     ;
; IO8_1[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[1]                                                                      ; N/A     ;
; IO8_1[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[2]                                                                      ; N/A     ;
; IO8_1[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[2]                                                                      ; N/A     ;
; IO8_1[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[3]                                                                      ; N/A     ;
; IO8_1[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[3]                                                                      ; N/A     ;
; IO8_1[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[4]                                                                      ; N/A     ;
; IO8_1[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[4]                                                                      ; N/A     ;
; IO8_1[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[5]                                                                      ; N/A     ;
; IO8_1[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[5]                                                                      ; N/A     ;
; IO8_1[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[6]                                                                      ; N/A     ;
; IO8_1[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[6]                                                                      ; N/A     ;
; IO8_1[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[7]                                                                      ; N/A     ;
; IO8_1[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_1[7]                                                                      ; N/A     ;
; IO8_2[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_2[6]                                                                      ; N/A     ;
; IO8_2[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_2[6]                                                                      ; N/A     ;
; IO8_2[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_2[7]                                                                      ; N/A     ;
; IO8_2[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IO8_2[7]                                                                      ; N/A     ;
; PLL:inst13|c0                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; SignalDistributor:inst7|DataValid      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data_ready                                           ; N/A     ;
; SignalDistributor:inst7|DataValid      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data_ready                                           ; N/A     ;
; SignalDistributor:inst7|Data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[0]                                              ; N/A     ;
; SignalDistributor:inst7|Data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[0]                                              ; N/A     ;
; SignalDistributor:inst7|Data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[1]                                              ; N/A     ;
; SignalDistributor:inst7|Data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[1]                                              ; N/A     ;
; SignalDistributor:inst7|Data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[2]                                              ; N/A     ;
; SignalDistributor:inst7|Data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[2]                                              ; N/A     ;
; SignalDistributor:inst7|Data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[3]                                              ; N/A     ;
; SignalDistributor:inst7|Data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[3]                                              ; N/A     ;
; SignalDistributor:inst7|Data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[4]                                              ; N/A     ;
; SignalDistributor:inst7|Data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[4]                                              ; N/A     ;
; SignalDistributor:inst7|Data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[5]                                              ; N/A     ;
; SignalDistributor:inst7|Data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[5]                                              ; N/A     ;
; SignalDistributor:inst7|Data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[6]                                              ; N/A     ;
; SignalDistributor:inst7|Data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[6]                                              ; N/A     ;
; SignalDistributor:inst7|Data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[7]                                              ; N/A     ;
; SignalDistributor:inst7|Data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst1|RxD_data[7]                                              ; N/A     ;
; SignalDistributor:inst7|DebugCNT[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[0]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[0]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[1]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[1]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[2]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[2]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[3]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[3]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[4]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[4]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[5]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[5]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[6]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[6]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[7]                                           ; N/A     ;
; SignalDistributor:inst7|DebugCNT[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|DebugCNT[7]                                           ; N/A     ;
; SignalDistributor:inst7|State.00000000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00000000~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00000000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00000000~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00000001 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00000001~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00000001 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00000001~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00000010 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00000010~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00000010 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00000010~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00000011 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00000011~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00000011 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00000011~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00100000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00100000~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00100000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00100000~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00100001 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00100001~0                                      ; N/A     ;
; SignalDistributor:inst7|State.00100001 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.00100001~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000000~1                                      ; N/A     ;
; SignalDistributor:inst7|State.01000000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000000~1                                      ; N/A     ;
; SignalDistributor:inst7|State.01000001 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000001~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000001 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000001~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000010 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000010~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000010 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000010~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000011 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000011~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000011 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000011~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000100 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000100~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000100 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000100~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000101 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000101~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01000101 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01000101~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01010000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01010000~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01010000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01010000~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01100000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01100000~0                                      ; N/A     ;
; SignalDistributor:inst7|State.01100000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.01100000~0                                      ; N/A     ;
; SignalDistributor:inst7|State.11111110 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.11111110~0                                      ; N/A     ;
; SignalDistributor:inst7|State.11111110 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.11111110~0                                      ; N/A     ;
; SignalDistributor:inst7|State.11111111 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.11111111~0                                      ; N/A     ;
; SignalDistributor:inst7|State.11111111 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SignalDistributor:inst7|State.11111111~0                                      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.1 Build 190 01/19/2015 SJ Web Edition
    Info: Processing started: Sun Apr 05 05:18:00 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DevBD -c DevBD
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file async.v
    Info (12023): Found entity 1: async_transmitter
    Info (12023): Found entity 2: async_receiver
    Info (12023): Found entity 3: ASSERTION_ERROR
    Info (12023): Found entity 4: BaudTickGen
Info (12021): Found 1 design units, including 1 entities, in source file devbd.bdf
    Info (12023): Found entity 1: DevBD
Info (12021): Found 2 design units, including 2 entities, in source file output_files/ft245ctrl.v
    Info (12023): Found entity 1: FT245IO
    Info (12023): Found entity 2: counter
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Info (12021): Found 2 design units, including 1 entities, in source file fifo1.vhd
    Info (12022): Found design unit 1: fifo1-SYN
    Info (12023): Found entity 1: fifo1
Info (12021): Found 1 design units, including 1 entities, in source file rs232.v
    Info (12023): Found entity 1: uart
Info (12021): Found 2 design units, including 1 entities, in source file fifo_in.vhd
    Info (12022): Found design unit 1: fifo_in-SYN
    Info (12023): Found entity 1: fifo_in
Info (12021): Found 1 design units, including 1 entities, in source file signaldistributor.v
    Info (12023): Found entity 1: SignalDistributor
Info (12127): Elaborating entity "DevBD" for the top level hierarchy
Warning (275009): Pin "Reset_n" not connected
Warning (275008): Primitive "NOT" of instance "inst8" not used
Info (12128): Elaborating entity "SignalDistributor" for hierarchy "SignalDistributor:inst7"
Warning (10036): Verilog HDL or VHDL warning at SignalDistributor.v(36): object "GroupSetupMask" assigned a value but never read
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst13"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst13|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:inst13|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:inst13|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "async_receiver" for hierarchy "async_receiver:inst1"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_receiver:inst1|BaudTickGen:tickgen"
Info (12128): Elaborating entity "async_transmitter" for hierarchy "async_transmitter:inst2"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_transmitter:inst2|BaudTickGen:tickgen"
Info (12128): Elaborating entity "fifo1" for hierarchy "fifo1:inst30"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo1:inst30|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "fifo1:inst30|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mmh1.tdf
    Info (12023): Found entity 1: dcfifo_mmh1
Info (12128): Elaborating entity "dcfifo_mmh1" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info (12023): Found entity 1: a_gray2bin_tgb
Info (12128): Elaborating entity "a_gray2bin_tgb" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info (12023): Found entity 1: a_graycounter_qn6
Info (12128): Elaborating entity "a_graycounter_qn6" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info (12023): Found entity 1: a_graycounter_m5c
Info (12128): Elaborating entity "a_graycounter_m5c" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlu.tdf
    Info (12023): Found entity 1: altsyncram_vlu
Info (12128): Elaborating entity "altsyncram_vlu" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_66d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_66d
Info (12128): Elaborating entity "alt_synch_pipe_66d" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf
    Info (12023): Found entity 1: dffpipe_5v8
Info (12128): Elaborating entity "dffpipe_5v8" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf
    Info (12023): Found entity 1: dffpipe_pu8
Info (12128): Elaborating entity "dffpipe_pu8" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|dffpipe_pu8:wrfull_reg"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|dffpipe_0v8:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_76d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_76d
Info (12128): Elaborating entity "alt_synch_pipe_76d" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf
    Info (12023): Found entity 1: dffpipe_6v8
Info (12128): Elaborating entity "dffpipe_6v8" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_rjo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_rjo
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_devbd_auto_signaltap_0_1_6aec.v
    Info (12023): Found entity 1: sld_reserved_DevBD_auto_signaltap_0_1_6aec
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8424.tdf
    Info (12023): Found entity 1: altsyncram_8424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5ii.tdf
    Info (12023): Found entity 1: cntr_5ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb7398ba3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb7398ba3/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb7398ba3/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb7398ba3/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb7398ba3/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "IO8_2[1]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "IO8_2" has no driver
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "inst11[1]" to the node "IO8_2[1]"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "IO8_2~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "LED[3]" driven by bidirectional pin "IO8_2[7]" cannot be tri-stated
Warning (14632): Output pin "LED[2]" driven by bidirectional pin "IO8_2[6]" cannot be tri-stated
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/altera/Projects/DevBD/output_files/DevBD.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 375 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Reset_n"
Info (21057): Implemented 4796 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 144 bidirectional pins
    Info (21061): Implemented 4461 logic cells
    Info (21064): Implemented 179 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 793 megabytes
    Info: Processing ended: Sun Apr 05 05:18:45 2015
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/Projects/DevBD/output_files/DevBD.map.smsg.


