<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Clock control register"><meta name="keywords" content="rust, rustlang, rust-lang, cr"><title>stm32wlxx_hal::pac::rcc::cr - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings" ></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../stm32wlxx_hal/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module cr</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div><div id="sidebar-vars" data-name="cr" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../../../wheel.svg"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../../index.html">stm32wlxx_hal</a>::<wbr><a href="../../index.html">pac</a>::<wbr><a href="../index.html">rcc</a>::<wbr><a class="mod" href="#">cr</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></span></h1><div class="item-info"><div class="stab portability">This is supported on <strong>crate feature <code>stm32wl5x_cm4</code></strong> only.</div></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Clock control register</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CR_SPEC.html" title="stm32wlxx_hal::pac::rcc::cr::CR_SPEC struct">CR_SPEC</a></div><div class="item-right docblock-short"><p>Clock control register</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CSSON_R.html" title="stm32wlxx_hal::pac::rcc::cr::CSSON_R struct">CSSON_R</a></div><div class="item-right docblock-short"><p>Field <code>CSSON</code> reader - HSE32 Clock security system enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CSSON_W.html" title="stm32wlxx_hal::pac::rcc::cr::CSSON_W struct">CSSON_W</a></div><div class="item-right docblock-short"><p>Field <code>CSSON</code> writer - HSE32 Clock security system enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSEBYPPWR_R.html" title="stm32wlxx_hal::pac::rcc::cr::HSEBYPPWR_R struct">HSEBYPPWR_R</a></div><div class="item-right docblock-short"><p>Field <code>HSEBYPPWR</code> reader - Enable HSE32 VDDTCXO output on package pin PB0-VDDTCXO.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSEBYPPWR_W.html" title="stm32wlxx_hal::pac::rcc::cr::HSEBYPPWR_W struct">HSEBYPPWR_W</a></div><div class="item-right docblock-short"><p>Field <code>HSEBYPPWR</code> writer - Enable HSE32 VDDTCXO output on package pin PB0-VDDTCXO.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSEON_R.html" title="stm32wlxx_hal::pac::rcc::cr::HSEON_R struct">HSEON_R</a></div><div class="item-right docblock-short"><p>Field <code>HSEON</code> reader - HSE32 clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSEON_W.html" title="stm32wlxx_hal::pac::rcc::cr::HSEON_W struct">HSEON_W</a></div><div class="item-right docblock-short"><p>Field <code>HSEON</code> writer - HSE32 clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSEPRE_R.html" title="stm32wlxx_hal::pac::rcc::cr::HSEPRE_R struct">HSEPRE_R</a></div><div class="item-right docblock-short"><p>Field <code>HSEPRE</code> reader - HSE32 sysclk prescaler</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSEPRE_W.html" title="stm32wlxx_hal::pac::rcc::cr::HSEPRE_W struct">HSEPRE_W</a></div><div class="item-right docblock-short"><p>Field <code>HSEPRE</code> writer - HSE32 sysclk prescaler</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSERDY_R.html" title="stm32wlxx_hal::pac::rcc::cr::HSERDY_R struct">HSERDY_R</a></div><div class="item-right docblock-short"><p>Field <code>HSERDY</code> reader - HSE32 clock ready flag</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSIASFS_R.html" title="stm32wlxx_hal::pac::rcc::cr::HSIASFS_R struct">HSIASFS_R</a></div><div class="item-right docblock-short"><p>Field <code>HSIASFS</code> reader - HSI16 automatic start from Stop</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSIASFS_W.html" title="stm32wlxx_hal::pac::rcc::cr::HSIASFS_W struct">HSIASFS_W</a></div><div class="item-right docblock-short"><p>Field <code>HSIASFS</code> writer - HSI16 automatic start from Stop</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSIKERDY_R.html" title="stm32wlxx_hal::pac::rcc::cr::HSIKERDY_R struct">HSIKERDY_R</a></div><div class="item-right docblock-short"><p>Field <code>HSIKERDY</code> reader - HSI16 kernel clock ready flag for peripherals requests.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSIKERON_R.html" title="stm32wlxx_hal::pac::rcc::cr::HSIKERON_R struct">HSIKERON_R</a></div><div class="item-right docblock-short"><p>Field <code>HSIKERON</code> reader - HSI16 always enable for peripheral kernel clocks.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSIKERON_W.html" title="stm32wlxx_hal::pac::rcc::cr::HSIKERON_W struct">HSIKERON_W</a></div><div class="item-right docblock-short"><p>Field <code>HSIKERON</code> writer - HSI16 always enable for peripheral kernel clocks.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSION_R.html" title="stm32wlxx_hal::pac::rcc::cr::HSION_R struct">HSION_R</a></div><div class="item-right docblock-short"><p>Field <code>HSION</code> reader - HSI16 clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSION_W.html" title="stm32wlxx_hal::pac::rcc::cr::HSION_W struct">HSION_W</a></div><div class="item-right docblock-short"><p>Field <code>HSION</code> writer - HSI16 clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HSIRDY_R.html" title="stm32wlxx_hal::pac::rcc::cr::HSIRDY_R struct">HSIRDY_R</a></div><div class="item-right docblock-short"><p>Field <code>HSIRDY</code> reader - HSI16 clock ready flag. (After wakeup from Stop this bit will be read 1 once the HSI16 is ready)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSION_R.html" title="stm32wlxx_hal::pac::rcc::cr::MSION_R struct">MSION_R</a></div><div class="item-right docblock-short"><p>Field <code>MSION</code> reader - MSI clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSION_W.html" title="stm32wlxx_hal::pac::rcc::cr::MSION_W struct">MSION_W</a></div><div class="item-right docblock-short"><p>Field <code>MSION</code> writer - MSI clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSIPLLEN_R.html" title="stm32wlxx_hal::pac::rcc::cr::MSIPLLEN_R struct">MSIPLLEN_R</a></div><div class="item-right docblock-short"><p>Field <code>MSIPLLEN</code> reader - MSI clock PLL enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSIPLLEN_W.html" title="stm32wlxx_hal::pac::rcc::cr::MSIPLLEN_W struct">MSIPLLEN_W</a></div><div class="item-right docblock-short"><p>Field <code>MSIPLLEN</code> writer - MSI clock PLL enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSIRANGE_R.html" title="stm32wlxx_hal::pac::rcc::cr::MSIRANGE_R struct">MSIRANGE_R</a></div><div class="item-right docblock-short"><p>Field <code>MSIRANGE</code> reader - MSI clock ranges</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSIRANGE_W.html" title="stm32wlxx_hal::pac::rcc::cr::MSIRANGE_W struct">MSIRANGE_W</a></div><div class="item-right docblock-short"><p>Field <code>MSIRANGE</code> writer - MSI clock ranges</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSIRDY_R.html" title="stm32wlxx_hal::pac::rcc::cr::MSIRDY_R struct">MSIRDY_R</a></div><div class="item-right docblock-short"><p>Field <code>MSIRDY</code> reader - MSI clock ready flag (After reset this bit will be read 1 once the MSI is ready)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSIRGSEL_R.html" title="stm32wlxx_hal::pac::rcc::cr::MSIRGSEL_R struct">MSIRGSEL_R</a></div><div class="item-right docblock-short"><p>Field <code>MSIRGSEL</code> reader - MSI range control selection</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSIRGSEL_W.html" title="stm32wlxx_hal::pac::rcc::cr::MSIRGSEL_W struct">MSIRGSEL_W</a></div><div class="item-right docblock-short"><p>Field <code>MSIRGSEL</code> writer - MSI range control selection</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PLLON_R.html" title="stm32wlxx_hal::pac::rcc::cr::PLLON_R struct">PLLON_R</a></div><div class="item-right docblock-short"><p>Field <code>PLLON</code> reader - Main PLL enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PLLON_W.html" title="stm32wlxx_hal::pac::rcc::cr::PLLON_W struct">PLLON_W</a></div><div class="item-right docblock-short"><p>Field <code>PLLON</code> writer - Main PLL enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PLLRDY_R.html" title="stm32wlxx_hal::pac::rcc::cr::PLLRDY_R struct">PLLRDY_R</a></div><div class="item-right docblock-short"><p>Field <code>PLLRDY</code> reader - Main PLL clock ready flag</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.R.html" title="stm32wlxx_hal::pac::rcc::cr::R struct">R</a></div><div class="item-right docblock-short"><p>Register <code>CR</code> reader</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.W.html" title="stm32wlxx_hal::pac::rcc::cr::W struct">W</a></div><div class="item-right docblock-short"><p>Register <code>CR</code> writer</p>
</div></div></div><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.CSSON_A.html" title="stm32wlxx_hal::pac::rcc::cr::CSSON_A enum">CSSON_A</a></div><div class="item-right docblock-short"><p>HSE32 Clock security system enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HSEBYPPWR_A.html" title="stm32wlxx_hal::pac::rcc::cr::HSEBYPPWR_A enum">HSEBYPPWR_A</a></div><div class="item-right docblock-short"><p>Enable HSE32 VDDTCXO output on package pin PB0-VDDTCXO.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HSEON_A.html" title="stm32wlxx_hal::pac::rcc::cr::HSEON_A enum">HSEON_A</a></div><div class="item-right docblock-short"><p>HSE32 clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HSEPRE_A.html" title="stm32wlxx_hal::pac::rcc::cr::HSEPRE_A enum">HSEPRE_A</a></div><div class="item-right docblock-short"><p>HSE32 sysclk prescaler</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HSERDY_A.html" title="stm32wlxx_hal::pac::rcc::cr::HSERDY_A enum">HSERDY_A</a></div><div class="item-right docblock-short"><p>HSE32 clock ready flag</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HSIASFS_A.html" title="stm32wlxx_hal::pac::rcc::cr::HSIASFS_A enum">HSIASFS_A</a></div><div class="item-right docblock-short"><p>HSI16 automatic start from Stop</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HSIKERDY_A.html" title="stm32wlxx_hal::pac::rcc::cr::HSIKERDY_A enum">HSIKERDY_A</a></div><div class="item-right docblock-short"><p>HSI16 kernel clock ready flag for peripherals requests.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HSIKERON_A.html" title="stm32wlxx_hal::pac::rcc::cr::HSIKERON_A enum">HSIKERON_A</a></div><div class="item-right docblock-short"><p>HSI16 always enable for peripheral kernel clocks.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HSION_A.html" title="stm32wlxx_hal::pac::rcc::cr::HSION_A enum">HSION_A</a></div><div class="item-right docblock-short"><p>HSI16 clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HSIRDY_A.html" title="stm32wlxx_hal::pac::rcc::cr::HSIRDY_A enum">HSIRDY_A</a></div><div class="item-right docblock-short"><p>HSI16 clock ready flag. (After wakeup from Stop this bit will be read 1 once the HSI16 is ready)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.MSION_A.html" title="stm32wlxx_hal::pac::rcc::cr::MSION_A enum">MSION_A</a></div><div class="item-right docblock-short"><p>MSI clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.MSIPLLEN_A.html" title="stm32wlxx_hal::pac::rcc::cr::MSIPLLEN_A enum">MSIPLLEN_A</a></div><div class="item-right docblock-short"><p>MSI clock PLL enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.MSIRANGE_A.html" title="stm32wlxx_hal::pac::rcc::cr::MSIRANGE_A enum">MSIRANGE_A</a></div><div class="item-right docblock-short"><p>MSI clock ranges</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.MSIRDY_A.html" title="stm32wlxx_hal::pac::rcc::cr::MSIRDY_A enum">MSIRDY_A</a></div><div class="item-right docblock-short"><p>MSI clock ready flag (After reset this bit will be read 1 once the MSI is ready)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.MSIRGSEL_A.html" title="stm32wlxx_hal::pac::rcc::cr::MSIRGSEL_A enum">MSIRGSEL_A</a></div><div class="item-right docblock-short"><p>MSI range control selection</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.PLLON_A.html" title="stm32wlxx_hal::pac::rcc::cr::PLLON_A enum">PLLON_A</a></div><div class="item-right docblock-short"><p>Main PLL enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.PLLRDY_A.html" title="stm32wlxx_hal::pac::rcc::cr::PLLRDY_A enum">PLLRDY_A</a></div><div class="item-right docblock-short"><p>Main PLL clock ready flag</p>
</div></div></div></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="stm32wlxx_hal" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div>
    <script src="../../../../main.js"></script>
</body></html>