#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c034c2e4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c034cfe870 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f5ff0404018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c034cff5f0_0 .net "clk", 0 0, o0x7f5ff0404018;  0 drivers
o0x7f5ff0404048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c034d048b0_0 .net "data_address", 31 0, o0x7f5ff0404048;  0 drivers
o0x7f5ff0404078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c034d04be0_0 .net "data_read", 0 0, o0x7f5ff0404078;  0 drivers
v0x55c034d05940_0 .var "data_readdata", 31 0;
o0x7f5ff04040d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c034d082a0_0 .net "data_write", 0 0, o0x7f5ff04040d8;  0 drivers
o0x7f5ff0404108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c034d08fc0_0 .net "data_writedata", 31 0, o0x7f5ff0404108;  0 drivers
S_0x55c034cd9030 .scope module, "div_tb" "div_tb" 4 1;
 .timescale 0 0;
v0x55c034d2da50_0 .net "active", 0 0, L_0x55c034d47fb0;  1 drivers
v0x55c034d2db10_0 .var "clk", 0 0;
v0x55c034d2dbb0_0 .var "clk_enable", 0 0;
v0x55c034d2dca0_0 .net "data_address", 31 0, L_0x55c034d45b80;  1 drivers
v0x55c034d2dd40_0 .net "data_read", 0 0, L_0x55c034d43700;  1 drivers
v0x55c034d2de30_0 .var "data_readdata", 31 0;
v0x55c034d2df00_0 .net "data_write", 0 0, L_0x55c034d43520;  1 drivers
v0x55c034d2dfd0_0 .net "data_writedata", 31 0, L_0x55c034d45870;  1 drivers
v0x55c034d2e0a0_0 .net "instr_address", 31 0, L_0x55c034d46ee0;  1 drivers
v0x55c034d2e200_0 .var "instr_readdata", 31 0;
v0x55c034d2e2a0_0 .net "register_v0", 31 0, L_0x55c034d45800;  1 drivers
v0x55c034d2e390_0 .var "reset", 0 0;
S_0x55c034cebcf0 .scope begin, "$unm_blk_3" "$unm_blk_3" 4 36, 4 36 0, S_0x55c034cd9030;
 .timescale 0 0;
v0x55c034d1f700_0 .var "expected_q", 31 0;
v0x55c034d1f800_0 .var "expected_r", 31 0;
v0x55c034d1f8e0_0 .var "funct", 5 0;
v0x55c034d1f9a0_0 .var "i", 4 0;
v0x55c034d1fa80_0 .var "imm", 15 0;
v0x55c034d1fbb0_0 .var "imm_instr", 31 0;
v0x55c034d1fc90_0 .var "opcode", 5 0;
v0x55c034d1fd70_0 .var "r_instr", 31 0;
v0x55c034d1fe50_0 .var "rd", 4 0;
v0x55c034d1ff30_0 .var "rs", 4 0;
v0x55c034d20010_0 .var "rt", 4 0;
v0x55c034d200f0_0 .var "shamt", 4 0;
v0x55c034d201d0_0 .var "test", 31 0;
E_0x55c034c782b0 .event posedge, v0x55c034d22100_0;
S_0x55c034cec120 .scope module, "dut" "mips_cpu_harvard" 4 137, 5 1 0, S_0x55c034cd9030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55c034cff4d0 .functor OR 1, L_0x55c034d3ef00, L_0x55c034d3f180, C4<0>, C4<0>;
L_0x55c034d04ac0 .functor BUFZ 1, L_0x55c034d3e960, C4<0>, C4<0>, C4<0>;
L_0x55c034d05820 .functor BUFZ 1, L_0x55c034d3eb00, C4<0>, C4<0>, C4<0>;
L_0x55c034d08100 .functor BUFZ 1, L_0x55c034d3eb00, C4<0>, C4<0>, C4<0>;
L_0x55c034d3f6c0 .functor AND 1, L_0x55c034d3e960, L_0x55c034d3f9c0, C4<1>, C4<1>;
L_0x55c034d08ea0 .functor OR 1, L_0x55c034d3f6c0, L_0x55c034d3f5a0, C4<0>, C4<0>;
L_0x55c034ca93f0 .functor OR 1, L_0x55c034d08ea0, L_0x55c034d3f7d0, C4<0>, C4<0>;
L_0x55c034d3fc60 .functor OR 1, L_0x55c034ca93f0, L_0x55c034d412c0, C4<0>, C4<0>;
L_0x55c034d3fd70 .functor OR 1, L_0x55c034d3fc60, L_0x55c034d40a20, C4<0>, C4<0>;
L_0x55c034d3fe30 .functor BUFZ 1, L_0x55c034d3ec20, C4<0>, C4<0>, C4<0>;
L_0x55c034d40910 .functor AND 1, L_0x55c034d40380, L_0x55c034d406e0, C4<1>, C4<1>;
L_0x55c034d40a20 .functor OR 1, L_0x55c034d40080, L_0x55c034d40910, C4<0>, C4<0>;
L_0x55c034d412c0 .functor AND 1, L_0x55c034d40df0, L_0x55c034d410a0, C4<1>, C4<1>;
L_0x55c034d41a70 .functor OR 1, L_0x55c034d41510, L_0x55c034d41830, C4<0>, C4<0>;
L_0x55c034d40b80 .functor OR 1, L_0x55c034d41fe0, L_0x55c034d422e0, C4<0>, C4<0>;
L_0x55c034d421c0 .functor AND 1, L_0x55c034d41cf0, L_0x55c034d40b80, C4<1>, C4<1>;
L_0x55c034d42ae0 .functor OR 1, L_0x55c034d42770, L_0x55c034d429f0, C4<0>, C4<0>;
L_0x55c034d42de0 .functor OR 1, L_0x55c034d42ae0, L_0x55c034d42bf0, C4<0>, C4<0>;
L_0x55c034d42f90 .functor AND 1, L_0x55c034d3e960, L_0x55c034d42de0, C4<1>, C4<1>;
L_0x55c034d43140 .functor AND 1, L_0x55c034d3e960, L_0x55c034d43050, C4<1>, C4<1>;
L_0x55c034d43460 .functor AND 1, L_0x55c034d3e960, L_0x55c034d42ef0, C4<1>, C4<1>;
L_0x55c034d43700 .functor BUFZ 1, L_0x55c034d05820, C4<0>, C4<0>, C4<0>;
L_0x55c034d44390 .functor AND 1, L_0x55c034d47fb0, L_0x55c034d3fd70, C4<1>, C4<1>;
L_0x55c034d444a0 .functor OR 1, L_0x55c034d40a20, L_0x55c034d412c0, C4<0>, C4<0>;
L_0x55c034d45870 .functor BUFZ 32, L_0x55c034d456f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c034d45930 .functor BUFZ 32, L_0x55c034d44680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c034d45a80 .functor BUFZ 32, L_0x55c034d456f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c034d45b80 .functor BUFZ 32, v0x55c034d21190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c034d46b80 .functor AND 1, v0x55c034d2dbb0_0, L_0x55c034d42f90, C4<1>, C4<1>;
L_0x55c034d46bf0 .functor AND 1, L_0x55c034d46b80, v0x55c034d2abe0_0, C4<1>, C4<1>;
L_0x55c034d46ee0 .functor BUFZ 32, v0x55c034d221c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c034d47fb0 .functor BUFZ 1, v0x55c034d2abe0_0, C4<0>, C4<0>, C4<0>;
L_0x55c034d48130 .functor AND 1, v0x55c034d2dbb0_0, v0x55c034d2abe0_0, C4<1>, C4<1>;
v0x55c034d24ee0_0 .net *"_ivl_100", 31 0, L_0x55c034d40bf0;  1 drivers
L_0x7f5ff03bb498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d24fe0_0 .net *"_ivl_103", 25 0, L_0x7f5ff03bb498;  1 drivers
L_0x7f5ff03bb4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d250c0_0 .net/2u *"_ivl_104", 31 0, L_0x7f5ff03bb4e0;  1 drivers
v0x55c034d25180_0 .net *"_ivl_106", 0 0, L_0x55c034d40df0;  1 drivers
v0x55c034d25240_0 .net *"_ivl_109", 5 0, L_0x55c034d41000;  1 drivers
L_0x7f5ff03bb528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c034d25320_0 .net/2u *"_ivl_110", 5 0, L_0x7f5ff03bb528;  1 drivers
v0x55c034d25400_0 .net *"_ivl_112", 0 0, L_0x55c034d410a0;  1 drivers
v0x55c034d254c0_0 .net *"_ivl_116", 31 0, L_0x55c034d41420;  1 drivers
L_0x7f5ff03bb570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d255a0_0 .net *"_ivl_119", 25 0, L_0x7f5ff03bb570;  1 drivers
L_0x7f5ff03bb0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55c034d25680_0 .net/2u *"_ivl_12", 5 0, L_0x7f5ff03bb0a8;  1 drivers
L_0x7f5ff03bb5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c034d25760_0 .net/2u *"_ivl_120", 31 0, L_0x7f5ff03bb5b8;  1 drivers
v0x55c034d25840_0 .net *"_ivl_122", 0 0, L_0x55c034d41510;  1 drivers
v0x55c034d25900_0 .net *"_ivl_124", 31 0, L_0x55c034d41740;  1 drivers
L_0x7f5ff03bb600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d259e0_0 .net *"_ivl_127", 25 0, L_0x7f5ff03bb600;  1 drivers
L_0x7f5ff03bb648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c034d25ac0_0 .net/2u *"_ivl_128", 31 0, L_0x7f5ff03bb648;  1 drivers
v0x55c034d25ba0_0 .net *"_ivl_130", 0 0, L_0x55c034d41830;  1 drivers
v0x55c034d25c60_0 .net *"_ivl_134", 31 0, L_0x55c034d41c00;  1 drivers
L_0x7f5ff03bb690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d25e50_0 .net *"_ivl_137", 25 0, L_0x7f5ff03bb690;  1 drivers
L_0x7f5ff03bb6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d25f30_0 .net/2u *"_ivl_138", 31 0, L_0x7f5ff03bb6d8;  1 drivers
v0x55c034d26010_0 .net *"_ivl_140", 0 0, L_0x55c034d41cf0;  1 drivers
v0x55c034d260d0_0 .net *"_ivl_143", 5 0, L_0x55c034d41f40;  1 drivers
L_0x7f5ff03bb720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c034d261b0_0 .net/2u *"_ivl_144", 5 0, L_0x7f5ff03bb720;  1 drivers
v0x55c034d26290_0 .net *"_ivl_146", 0 0, L_0x55c034d41fe0;  1 drivers
v0x55c034d26350_0 .net *"_ivl_149", 5 0, L_0x55c034d42240;  1 drivers
L_0x7f5ff03bb768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55c034d26430_0 .net/2u *"_ivl_150", 5 0, L_0x7f5ff03bb768;  1 drivers
v0x55c034d26510_0 .net *"_ivl_152", 0 0, L_0x55c034d422e0;  1 drivers
v0x55c034d265d0_0 .net *"_ivl_155", 0 0, L_0x55c034d40b80;  1 drivers
v0x55c034d26690_0 .net *"_ivl_159", 1 0, L_0x55c034d42680;  1 drivers
L_0x7f5ff03bb0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55c034d26770_0 .net/2u *"_ivl_16", 5 0, L_0x7f5ff03bb0f0;  1 drivers
L_0x7f5ff03bb7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c034d26850_0 .net/2u *"_ivl_160", 1 0, L_0x7f5ff03bb7b0;  1 drivers
v0x55c034d26930_0 .net *"_ivl_162", 0 0, L_0x55c034d42770;  1 drivers
L_0x7f5ff03bb7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55c034d269f0_0 .net/2u *"_ivl_164", 5 0, L_0x7f5ff03bb7f8;  1 drivers
v0x55c034d26ad0_0 .net *"_ivl_166", 0 0, L_0x55c034d429f0;  1 drivers
v0x55c034d26b90_0 .net *"_ivl_169", 0 0, L_0x55c034d42ae0;  1 drivers
L_0x7f5ff03bb840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55c034d26c50_0 .net/2u *"_ivl_170", 5 0, L_0x7f5ff03bb840;  1 drivers
v0x55c034d26d30_0 .net *"_ivl_172", 0 0, L_0x55c034d42bf0;  1 drivers
v0x55c034d26df0_0 .net *"_ivl_175", 0 0, L_0x55c034d42de0;  1 drivers
L_0x7f5ff03bb888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55c034d26eb0_0 .net/2u *"_ivl_178", 5 0, L_0x7f5ff03bb888;  1 drivers
v0x55c034d26f90_0 .net *"_ivl_180", 0 0, L_0x55c034d43050;  1 drivers
L_0x7f5ff03bb8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55c034d27050_0 .net/2u *"_ivl_184", 5 0, L_0x7f5ff03bb8d0;  1 drivers
v0x55c034d27130_0 .net *"_ivl_186", 0 0, L_0x55c034d42ef0;  1 drivers
L_0x7f5ff03bb918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c034d271f0_0 .net/2u *"_ivl_190", 0 0, L_0x7f5ff03bb918;  1 drivers
v0x55c034d272d0_0 .net *"_ivl_20", 31 0, L_0x55c034d3edc0;  1 drivers
L_0x7f5ff03bb960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55c034d273b0_0 .net/2u *"_ivl_200", 4 0, L_0x7f5ff03bb960;  1 drivers
v0x55c034d27490_0 .net *"_ivl_203", 4 0, L_0x55c034d43c20;  1 drivers
v0x55c034d27570_0 .net *"_ivl_205", 4 0, L_0x55c034d43e40;  1 drivers
v0x55c034d27650_0 .net *"_ivl_206", 4 0, L_0x55c034d43ee0;  1 drivers
v0x55c034d27730_0 .net *"_ivl_213", 0 0, L_0x55c034d444a0;  1 drivers
L_0x7f5ff03bb9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c034d277f0_0 .net/2u *"_ivl_214", 31 0, L_0x7f5ff03bb9a8;  1 drivers
v0x55c034d278d0_0 .net *"_ivl_216", 31 0, L_0x55c034d445e0;  1 drivers
v0x55c034d279b0_0 .net *"_ivl_218", 31 0, L_0x55c034d44890;  1 drivers
v0x55c034d27a90_0 .net *"_ivl_220", 31 0, L_0x55c034d44a20;  1 drivers
v0x55c034d27b70_0 .net *"_ivl_222", 31 0, L_0x55c034d44d60;  1 drivers
L_0x7f5ff03bb138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d27c50_0 .net *"_ivl_23", 25 0, L_0x7f5ff03bb138;  1 drivers
v0x55c034d27d30_0 .net *"_ivl_235", 0 0, L_0x55c034d46b80;  1 drivers
L_0x7f5ff03bbac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c034d27df0_0 .net/2u *"_ivl_238", 31 0, L_0x7f5ff03bbac8;  1 drivers
L_0x7f5ff03bb180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c034d27ed0_0 .net/2u *"_ivl_24", 31 0, L_0x7f5ff03bb180;  1 drivers
v0x55c034d27fb0_0 .net *"_ivl_243", 15 0, L_0x55c034d47040;  1 drivers
v0x55c034d28090_0 .net *"_ivl_244", 17 0, L_0x55c034d472b0;  1 drivers
L_0x7f5ff03bbb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c034d28170_0 .net *"_ivl_247", 1 0, L_0x7f5ff03bbb10;  1 drivers
v0x55c034d28250_0 .net *"_ivl_250", 15 0, L_0x55c034d473f0;  1 drivers
L_0x7f5ff03bbb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c034d28330_0 .net *"_ivl_252", 1 0, L_0x7f5ff03bbb58;  1 drivers
v0x55c034d28410_0 .net *"_ivl_255", 0 0, L_0x55c034d47800;  1 drivers
L_0x7f5ff03bbba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c034d284f0_0 .net/2u *"_ivl_256", 13 0, L_0x7f5ff03bbba0;  1 drivers
L_0x7f5ff03bbbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d285d0_0 .net/2u *"_ivl_258", 13 0, L_0x7f5ff03bbbe8;  1 drivers
v0x55c034d28ac0_0 .net *"_ivl_26", 0 0, L_0x55c034d3ef00;  1 drivers
v0x55c034d28b80_0 .net *"_ivl_260", 13 0, L_0x55c034d47ae0;  1 drivers
v0x55c034d28c60_0 .net *"_ivl_28", 31 0, L_0x55c034d3f090;  1 drivers
L_0x7f5ff03bb1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d28d40_0 .net *"_ivl_31", 25 0, L_0x7f5ff03bb1c8;  1 drivers
L_0x7f5ff03bb210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c034d28e20_0 .net/2u *"_ivl_32", 31 0, L_0x7f5ff03bb210;  1 drivers
v0x55c034d28f00_0 .net *"_ivl_34", 0 0, L_0x55c034d3f180;  1 drivers
v0x55c034d28fc0_0 .net *"_ivl_4", 31 0, L_0x55c034d2e800;  1 drivers
v0x55c034d290a0_0 .net *"_ivl_45", 2 0, L_0x55c034d3f470;  1 drivers
L_0x7f5ff03bb258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c034d29180_0 .net/2u *"_ivl_46", 2 0, L_0x7f5ff03bb258;  1 drivers
v0x55c034d29260_0 .net *"_ivl_51", 2 0, L_0x55c034d3f730;  1 drivers
L_0x7f5ff03bb2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55c034d29340_0 .net/2u *"_ivl_52", 2 0, L_0x7f5ff03bb2a0;  1 drivers
v0x55c034d29420_0 .net *"_ivl_57", 0 0, L_0x55c034d3f9c0;  1 drivers
v0x55c034d294e0_0 .net *"_ivl_59", 0 0, L_0x55c034d3f6c0;  1 drivers
v0x55c034d295a0_0 .net *"_ivl_61", 0 0, L_0x55c034d08ea0;  1 drivers
v0x55c034d29660_0 .net *"_ivl_63", 0 0, L_0x55c034ca93f0;  1 drivers
v0x55c034d29720_0 .net *"_ivl_65", 0 0, L_0x55c034d3fc60;  1 drivers
L_0x7f5ff03bb018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d297e0_0 .net *"_ivl_7", 25 0, L_0x7f5ff03bb018;  1 drivers
v0x55c034d298c0_0 .net *"_ivl_70", 31 0, L_0x55c034d3ff50;  1 drivers
L_0x7f5ff03bb2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d299a0_0 .net *"_ivl_73", 25 0, L_0x7f5ff03bb2e8;  1 drivers
L_0x7f5ff03bb330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c034d29a80_0 .net/2u *"_ivl_74", 31 0, L_0x7f5ff03bb330;  1 drivers
v0x55c034d29b60_0 .net *"_ivl_76", 0 0, L_0x55c034d40080;  1 drivers
v0x55c034d29c20_0 .net *"_ivl_78", 31 0, L_0x55c034d401f0;  1 drivers
L_0x7f5ff03bb060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d29d00_0 .net/2u *"_ivl_8", 31 0, L_0x7f5ff03bb060;  1 drivers
L_0x7f5ff03bb378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d29de0_0 .net *"_ivl_81", 25 0, L_0x7f5ff03bb378;  1 drivers
L_0x7f5ff03bb3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c034d29ec0_0 .net/2u *"_ivl_82", 31 0, L_0x7f5ff03bb3c0;  1 drivers
v0x55c034d29fa0_0 .net *"_ivl_84", 0 0, L_0x55c034d40380;  1 drivers
v0x55c034d2a060_0 .net *"_ivl_87", 0 0, L_0x55c034d404f0;  1 drivers
v0x55c034d2a140_0 .net *"_ivl_88", 31 0, L_0x55c034d40290;  1 drivers
L_0x7f5ff03bb408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d2a220_0 .net *"_ivl_91", 30 0, L_0x7f5ff03bb408;  1 drivers
L_0x7f5ff03bb450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c034d2a300_0 .net/2u *"_ivl_92", 31 0, L_0x7f5ff03bb450;  1 drivers
v0x55c034d2a3e0_0 .net *"_ivl_94", 0 0, L_0x55c034d406e0;  1 drivers
v0x55c034d2a4a0_0 .net *"_ivl_97", 0 0, L_0x55c034d40910;  1 drivers
v0x55c034d2a560_0 .net "active", 0 0, L_0x55c034d47fb0;  alias, 1 drivers
v0x55c034d2a620_0 .net "alu_op1", 31 0, L_0x55c034d45930;  1 drivers
v0x55c034d2a6e0_0 .net "alu_op2", 31 0, L_0x55c034d45a80;  1 drivers
v0x55c034d2a7a0_0 .net "alui_instr", 0 0, L_0x55c034d3f5a0;  1 drivers
v0x55c034d2a860_0 .net "b_flag", 0 0, v0x55c034d20cc0_0;  1 drivers
v0x55c034d2a900_0 .net "b_imm", 17 0, L_0x55c034d476c0;  1 drivers
v0x55c034d2a9c0_0 .net "b_offset", 31 0, L_0x55c034d47c70;  1 drivers
v0x55c034d2aaa0_0 .net "clk", 0 0, v0x55c034d2db10_0;  1 drivers
v0x55c034d2ab40_0 .net "clk_enable", 0 0, v0x55c034d2dbb0_0;  1 drivers
v0x55c034d2abe0_0 .var "cpu_active", 0 0;
v0x55c034d2ac80_0 .net "curr_addr", 31 0, v0x55c034d221c0_0;  1 drivers
v0x55c034d2ad70_0 .net "curr_addr_p4", 31 0, L_0x55c034d46e40;  1 drivers
v0x55c034d2ae30_0 .net "data_address", 31 0, L_0x55c034d45b80;  alias, 1 drivers
v0x55c034d2af10_0 .net "data_read", 0 0, L_0x55c034d43700;  alias, 1 drivers
v0x55c034d2afd0_0 .net "data_readdata", 31 0, v0x55c034d2de30_0;  1 drivers
v0x55c034d2b0b0_0 .net "data_write", 0 0, L_0x55c034d43520;  alias, 1 drivers
v0x55c034d2b170_0 .net "data_writedata", 31 0, L_0x55c034d45870;  alias, 1 drivers
v0x55c034d2b250_0 .net "funct_code", 5 0, L_0x55c034d2e6d0;  1 drivers
v0x55c034d2b330_0 .net "hi_out", 31 0, v0x55c034d22880_0;  1 drivers
v0x55c034d2b420_0 .net "hl_reg_enable", 0 0, L_0x55c034d46bf0;  1 drivers
v0x55c034d2b4c0_0 .net "instr_address", 31 0, L_0x55c034d46ee0;  alias, 1 drivers
v0x55c034d2b580_0 .net "instr_opcode", 5 0, L_0x55c034d2e630;  1 drivers
v0x55c034d2b660_0 .net "instr_readdata", 31 0, v0x55c034d2e200_0;  1 drivers
v0x55c034d2b720_0 .net "j_imm", 0 0, L_0x55c034d41a70;  1 drivers
v0x55c034d2b7c0_0 .net "j_reg", 0 0, L_0x55c034d421c0;  1 drivers
v0x55c034d2b880_0 .net "l_type", 0 0, L_0x55c034d3f7d0;  1 drivers
v0x55c034d2b940_0 .net "link_const", 0 0, L_0x55c034d40a20;  1 drivers
v0x55c034d2ba00_0 .net "link_reg", 0 0, L_0x55c034d412c0;  1 drivers
v0x55c034d2bac0_0 .net "lo_out", 31 0, v0x55c034d230d0_0;  1 drivers
v0x55c034d2bbb0_0 .net "lw", 0 0, L_0x55c034d3eb00;  1 drivers
v0x55c034d2bc50_0 .net "mem_read", 0 0, L_0x55c034d05820;  1 drivers
v0x55c034d2bd10_0 .net "mem_to_reg", 0 0, L_0x55c034d08100;  1 drivers
v0x55c034d2c5e0_0 .net "mem_write", 0 0, L_0x55c034d3fe30;  1 drivers
v0x55c034d2c6a0_0 .net "memaddroffset", 31 0, v0x55c034d21190_0;  1 drivers
v0x55c034d2c790_0 .net "mfhi", 0 0, L_0x55c034d43140;  1 drivers
v0x55c034d2c830_0 .net "mflo", 0 0, L_0x55c034d43460;  1 drivers
v0x55c034d2c8f0_0 .net "movefrom", 0 0, L_0x55c034cff4d0;  1 drivers
v0x55c034d2c9b0_0 .net "muldiv", 0 0, L_0x55c034d42f90;  1 drivers
v0x55c034d2ca70_0 .var "next_instr_addr", 31 0;
v0x55c034d2cb60_0 .net "pc_enable", 0 0, L_0x55c034d48130;  1 drivers
v0x55c034d2cc30_0 .net "r_format", 0 0, L_0x55c034d3e960;  1 drivers
v0x55c034d2ccd0_0 .net "reg_a_read_data", 31 0, L_0x55c034d44680;  1 drivers
v0x55c034d2cda0_0 .net "reg_a_read_index", 4 0, L_0x55c034d438d0;  1 drivers
v0x55c034d2ce70_0 .net "reg_b_read_data", 31 0, L_0x55c034d456f0;  1 drivers
v0x55c034d2cf40_0 .net "reg_b_read_index", 4 0, L_0x55c034d43b30;  1 drivers
v0x55c034d2d010_0 .net "reg_dst", 0 0, L_0x55c034d04ac0;  1 drivers
v0x55c034d2d0b0_0 .net "reg_write", 0 0, L_0x55c034d3fd70;  1 drivers
v0x55c034d2d170_0 .net "reg_write_data", 31 0, L_0x55c034d44ef0;  1 drivers
v0x55c034d2d260_0 .net "reg_write_enable", 0 0, L_0x55c034d44390;  1 drivers
v0x55c034d2d330_0 .net "reg_write_index", 4 0, L_0x55c034d44200;  1 drivers
v0x55c034d2d400_0 .net "register_v0", 31 0, L_0x55c034d45800;  alias, 1 drivers
v0x55c034d2d4d0_0 .net "reset", 0 0, v0x55c034d2e390_0;  1 drivers
v0x55c034d2d600_0 .net "result", 31 0, v0x55c034d215f0_0;  1 drivers
v0x55c034d2d6d0_0 .net "result_hi", 31 0, v0x55c034d20ef0_0;  1 drivers
v0x55c034d2d770_0 .net "result_lo", 31 0, v0x55c034d210b0_0;  1 drivers
v0x55c034d2d810_0 .net "sw", 0 0, L_0x55c034d3ec20;  1 drivers
E_0x55c034c79d70/0 .event anyedge, v0x55c034d20cc0_0, v0x55c034d2ad70_0, v0x55c034d2a9c0_0, v0x55c034d2b720_0;
E_0x55c034c79d70/1 .event anyedge, v0x55c034d20fd0_0, v0x55c034d2b7c0_0, v0x55c034d23ec0_0;
E_0x55c034c79d70 .event/or E_0x55c034c79d70/0, E_0x55c034c79d70/1;
L_0x55c034d2e630 .part v0x55c034d2e200_0, 26, 6;
L_0x55c034d2e6d0 .part v0x55c034d2e200_0, 0, 6;
L_0x55c034d2e800 .concat [ 6 26 0 0], L_0x55c034d2e630, L_0x7f5ff03bb018;
L_0x55c034d3e960 .cmp/eq 32, L_0x55c034d2e800, L_0x7f5ff03bb060;
L_0x55c034d3eb00 .cmp/eq 6, L_0x55c034d2e630, L_0x7f5ff03bb0a8;
L_0x55c034d3ec20 .cmp/eq 6, L_0x55c034d2e630, L_0x7f5ff03bb0f0;
L_0x55c034d3edc0 .concat [ 6 26 0 0], L_0x55c034d2e630, L_0x7f5ff03bb138;
L_0x55c034d3ef00 .cmp/eq 32, L_0x55c034d3edc0, L_0x7f5ff03bb180;
L_0x55c034d3f090 .concat [ 6 26 0 0], L_0x55c034d2e630, L_0x7f5ff03bb1c8;
L_0x55c034d3f180 .cmp/eq 32, L_0x55c034d3f090, L_0x7f5ff03bb210;
L_0x55c034d3f470 .part L_0x55c034d2e630, 3, 3;
L_0x55c034d3f5a0 .cmp/eq 3, L_0x55c034d3f470, L_0x7f5ff03bb258;
L_0x55c034d3f730 .part L_0x55c034d2e630, 3, 3;
L_0x55c034d3f7d0 .cmp/eq 3, L_0x55c034d3f730, L_0x7f5ff03bb2a0;
L_0x55c034d3f9c0 .reduce/nor L_0x55c034d42f90;
L_0x55c034d3ff50 .concat [ 6 26 0 0], L_0x55c034d2e630, L_0x7f5ff03bb2e8;
L_0x55c034d40080 .cmp/eq 32, L_0x55c034d3ff50, L_0x7f5ff03bb330;
L_0x55c034d401f0 .concat [ 6 26 0 0], L_0x55c034d2e630, L_0x7f5ff03bb378;
L_0x55c034d40380 .cmp/eq 32, L_0x55c034d401f0, L_0x7f5ff03bb3c0;
L_0x55c034d404f0 .part v0x55c034d2e200_0, 20, 1;
L_0x55c034d40290 .concat [ 1 31 0 0], L_0x55c034d404f0, L_0x7f5ff03bb408;
L_0x55c034d406e0 .cmp/eq 32, L_0x55c034d40290, L_0x7f5ff03bb450;
L_0x55c034d40bf0 .concat [ 6 26 0 0], L_0x55c034d2e630, L_0x7f5ff03bb498;
L_0x55c034d40df0 .cmp/eq 32, L_0x55c034d40bf0, L_0x7f5ff03bb4e0;
L_0x55c034d41000 .part v0x55c034d2e200_0, 0, 6;
L_0x55c034d410a0 .cmp/eq 6, L_0x55c034d41000, L_0x7f5ff03bb528;
L_0x55c034d41420 .concat [ 6 26 0 0], L_0x55c034d2e630, L_0x7f5ff03bb570;
L_0x55c034d41510 .cmp/eq 32, L_0x55c034d41420, L_0x7f5ff03bb5b8;
L_0x55c034d41740 .concat [ 6 26 0 0], L_0x55c034d2e630, L_0x7f5ff03bb600;
L_0x55c034d41830 .cmp/eq 32, L_0x55c034d41740, L_0x7f5ff03bb648;
L_0x55c034d41c00 .concat [ 6 26 0 0], L_0x55c034d2e630, L_0x7f5ff03bb690;
L_0x55c034d41cf0 .cmp/eq 32, L_0x55c034d41c00, L_0x7f5ff03bb6d8;
L_0x55c034d41f40 .part v0x55c034d2e200_0, 0, 6;
L_0x55c034d41fe0 .cmp/eq 6, L_0x55c034d41f40, L_0x7f5ff03bb720;
L_0x55c034d42240 .part v0x55c034d2e200_0, 0, 6;
L_0x55c034d422e0 .cmp/eq 6, L_0x55c034d42240, L_0x7f5ff03bb768;
L_0x55c034d42680 .part L_0x55c034d2e6d0, 3, 2;
L_0x55c034d42770 .cmp/eq 2, L_0x55c034d42680, L_0x7f5ff03bb7b0;
L_0x55c034d429f0 .cmp/eq 6, L_0x55c034d2e6d0, L_0x7f5ff03bb7f8;
L_0x55c034d42bf0 .cmp/eq 6, L_0x55c034d2e6d0, L_0x7f5ff03bb840;
L_0x55c034d43050 .cmp/eq 6, L_0x55c034d2e6d0, L_0x7f5ff03bb888;
L_0x55c034d42ef0 .cmp/eq 6, L_0x55c034d2e6d0, L_0x7f5ff03bb8d0;
L_0x55c034d43520 .functor MUXZ 1, L_0x7f5ff03bb918, L_0x55c034d3fe30, L_0x55c034d47fb0, C4<>;
L_0x55c034d438d0 .part v0x55c034d2e200_0, 21, 5;
L_0x55c034d43b30 .part v0x55c034d2e200_0, 16, 5;
L_0x55c034d43c20 .part v0x55c034d2e200_0, 11, 5;
L_0x55c034d43e40 .part v0x55c034d2e200_0, 16, 5;
L_0x55c034d43ee0 .functor MUXZ 5, L_0x55c034d43e40, L_0x55c034d43c20, L_0x55c034d04ac0, C4<>;
L_0x55c034d44200 .functor MUXZ 5, L_0x55c034d43ee0, L_0x7f5ff03bb960, L_0x55c034d40a20, C4<>;
L_0x55c034d445e0 .arith/sum 32, L_0x55c034d46e40, L_0x7f5ff03bb9a8;
L_0x55c034d44890 .functor MUXZ 32, v0x55c034d215f0_0, v0x55c034d2de30_0, L_0x55c034d08100, C4<>;
L_0x55c034d44a20 .functor MUXZ 32, L_0x55c034d44890, v0x55c034d230d0_0, L_0x55c034d43460, C4<>;
L_0x55c034d44d60 .functor MUXZ 32, L_0x55c034d44a20, v0x55c034d22880_0, L_0x55c034d43140, C4<>;
L_0x55c034d44ef0 .functor MUXZ 32, L_0x55c034d44d60, L_0x55c034d445e0, L_0x55c034d444a0, C4<>;
L_0x55c034d46e40 .arith/sum 32, v0x55c034d221c0_0, L_0x7f5ff03bbac8;
L_0x55c034d47040 .part v0x55c034d2e200_0, 0, 16;
L_0x55c034d472b0 .concat [ 16 2 0 0], L_0x55c034d47040, L_0x7f5ff03bbb10;
L_0x55c034d473f0 .part L_0x55c034d472b0, 0, 16;
L_0x55c034d476c0 .concat [ 2 16 0 0], L_0x7f5ff03bbb58, L_0x55c034d473f0;
L_0x55c034d47800 .part L_0x55c034d476c0, 17, 1;
L_0x55c034d47ae0 .functor MUXZ 14, L_0x7f5ff03bbbe8, L_0x7f5ff03bbba0, L_0x55c034d47800, C4<>;
L_0x55c034d47c70 .concat [ 18 14 0 0], L_0x55c034d476c0, L_0x55c034d47ae0;
S_0x55c034cfe4a0 .scope module, "cpu_alu" "alu" 5 158, 6 1 0, S_0x55c034cec120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55c034d20650_0 .net *"_ivl_10", 15 0, L_0x55c034d46540;  1 drivers
L_0x7f5ff03bba80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c034d20750_0 .net/2u *"_ivl_14", 15 0, L_0x7f5ff03bba80;  1 drivers
v0x55c034d20830_0 .net *"_ivl_17", 15 0, L_0x55c034d467b0;  1 drivers
v0x55c034d208f0_0 .net *"_ivl_5", 0 0, L_0x55c034d45e20;  1 drivers
v0x55c034d209d0_0 .net *"_ivl_6", 15 0, L_0x55c034d45ec0;  1 drivers
v0x55c034d20b00_0 .net *"_ivl_9", 15 0, L_0x55c034d46290;  1 drivers
v0x55c034d20be0_0 .net "addr_rt", 4 0, L_0x55c034d46ae0;  1 drivers
v0x55c034d20cc0_0 .var "b_flag", 0 0;
v0x55c034d20d80_0 .net "funct", 5 0, L_0x55c034d45d80;  1 drivers
v0x55c034d20ef0_0 .var "hi", 31 0;
v0x55c034d20fd0_0 .net "instructionword", 31 0, v0x55c034d2e200_0;  alias, 1 drivers
v0x55c034d210b0_0 .var "lo", 31 0;
v0x55c034d21190_0 .var "memaddroffset", 31 0;
v0x55c034d21270_0 .var "multresult", 63 0;
v0x55c034d21350_0 .net "op1", 31 0, L_0x55c034d45930;  alias, 1 drivers
v0x55c034d21430_0 .net "op2", 31 0, L_0x55c034d45a80;  alias, 1 drivers
v0x55c034d21510_0 .net "opcode", 5 0, L_0x55c034d45ce0;  1 drivers
v0x55c034d215f0_0 .var "result", 31 0;
v0x55c034d216d0_0 .net "shamt", 4 0, L_0x55c034d469e0;  1 drivers
v0x55c034d217b0_0 .net/s "sign_op1", 31 0, L_0x55c034d45930;  alias, 1 drivers
v0x55c034d21870_0 .net/s "sign_op2", 31 0, L_0x55c034d45a80;  alias, 1 drivers
v0x55c034d21910_0 .net "simmediatedata", 31 0, L_0x55c034d46620;  1 drivers
v0x55c034d219d0_0 .net "simmediatedatas", 31 0, L_0x55c034d46620;  alias, 1 drivers
v0x55c034d21a90_0 .net "uimmediatedata", 31 0, L_0x55c034d468a0;  1 drivers
v0x55c034d21b50_0 .net "unsign_op1", 31 0, L_0x55c034d45930;  alias, 1 drivers
v0x55c034d21c10_0 .net "unsign_op2", 31 0, L_0x55c034d45a80;  alias, 1 drivers
v0x55c034d21d20_0 .var "unsigned_result", 31 0;
E_0x55c034c507b0/0 .event anyedge, v0x55c034d21510_0, v0x55c034d20d80_0, v0x55c034d21430_0, v0x55c034d216d0_0;
E_0x55c034c507b0/1 .event anyedge, v0x55c034d21350_0, v0x55c034d21270_0, v0x55c034d20be0_0, v0x55c034d21910_0;
E_0x55c034c507b0/2 .event anyedge, v0x55c034d21a90_0, v0x55c034d21d20_0;
E_0x55c034c507b0 .event/or E_0x55c034c507b0/0, E_0x55c034c507b0/1, E_0x55c034c507b0/2;
L_0x55c034d45ce0 .part v0x55c034d2e200_0, 26, 6;
L_0x55c034d45d80 .part v0x55c034d2e200_0, 0, 6;
L_0x55c034d45e20 .part v0x55c034d2e200_0, 15, 1;
LS_0x55c034d45ec0_0_0 .concat [ 1 1 1 1], L_0x55c034d45e20, L_0x55c034d45e20, L_0x55c034d45e20, L_0x55c034d45e20;
LS_0x55c034d45ec0_0_4 .concat [ 1 1 1 1], L_0x55c034d45e20, L_0x55c034d45e20, L_0x55c034d45e20, L_0x55c034d45e20;
LS_0x55c034d45ec0_0_8 .concat [ 1 1 1 1], L_0x55c034d45e20, L_0x55c034d45e20, L_0x55c034d45e20, L_0x55c034d45e20;
LS_0x55c034d45ec0_0_12 .concat [ 1 1 1 1], L_0x55c034d45e20, L_0x55c034d45e20, L_0x55c034d45e20, L_0x55c034d45e20;
L_0x55c034d45ec0 .concat [ 4 4 4 4], LS_0x55c034d45ec0_0_0, LS_0x55c034d45ec0_0_4, LS_0x55c034d45ec0_0_8, LS_0x55c034d45ec0_0_12;
L_0x55c034d46290 .part v0x55c034d2e200_0, 0, 16;
L_0x55c034d46540 .concat [ 16 0 0 0], L_0x55c034d46290;
L_0x55c034d46620 .concat [ 16 16 0 0], L_0x55c034d46540, L_0x55c034d45ec0;
L_0x55c034d467b0 .part v0x55c034d2e200_0, 0, 16;
L_0x55c034d468a0 .concat [ 16 16 0 0], L_0x55c034d467b0, L_0x7f5ff03bba80;
L_0x55c034d469e0 .part v0x55c034d2e200_0, 6, 5;
L_0x55c034d46ae0 .part v0x55c034d2e200_0, 16, 5;
S_0x55c034d21f50 .scope module, "cpu_pc" "pc" 5 235, 7 1 0, S_0x55c034cec120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55c034d22100_0 .net "clk", 0 0, v0x55c034d2db10_0;  alias, 1 drivers
v0x55c034d221c0_0 .var "curr_addr", 31 0;
v0x55c034d222a0_0 .net "enable", 0 0, L_0x55c034d48130;  alias, 1 drivers
v0x55c034d22340_0 .net "next_addr", 31 0, v0x55c034d2ca70_0;  1 drivers
v0x55c034d22420_0 .net "reset", 0 0, v0x55c034d2e390_0;  alias, 1 drivers
S_0x55c034d225d0 .scope module, "hi" "hl_reg" 5 185, 8 1 0, S_0x55c034cec120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c034d227b0_0 .net "clk", 0 0, v0x55c034d2db10_0;  alias, 1 drivers
v0x55c034d22880_0 .var "data", 31 0;
v0x55c034d22940_0 .net "data_in", 31 0, v0x55c034d20ef0_0;  alias, 1 drivers
v0x55c034d22a40_0 .net "data_out", 31 0, v0x55c034d22880_0;  alias, 1 drivers
v0x55c034d22b00_0 .net "enable", 0 0, L_0x55c034d46bf0;  alias, 1 drivers
v0x55c034d22c10_0 .net "reset", 0 0, v0x55c034d2e390_0;  alias, 1 drivers
S_0x55c034d22d60 .scope module, "lo" "hl_reg" 5 177, 8 1 0, S_0x55c034cec120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c034d22fc0_0 .net "clk", 0 0, v0x55c034d2db10_0;  alias, 1 drivers
v0x55c034d230d0_0 .var "data", 31 0;
v0x55c034d231b0_0 .net "data_in", 31 0, v0x55c034d210b0_0;  alias, 1 drivers
v0x55c034d23280_0 .net "data_out", 31 0, v0x55c034d230d0_0;  alias, 1 drivers
v0x55c034d23340_0 .net "enable", 0 0, L_0x55c034d46bf0;  alias, 1 drivers
v0x55c034d23430_0 .net "reset", 0 0, v0x55c034d2e390_0;  alias, 1 drivers
S_0x55c034d235a0 .scope module, "register" "regfile" 5 124, 9 1 0, S_0x55c034cec120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55c034d44680 .functor BUFZ 32, L_0x55c034d45290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c034d456f0 .functor BUFZ 32, L_0x55c034d45510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c034d24320_2 .array/port v0x55c034d24320, 2;
L_0x55c034d45800 .functor BUFZ 32, v0x55c034d24320_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c034d237d0_0 .net *"_ivl_0", 31 0, L_0x55c034d45290;  1 drivers
v0x55c034d238d0_0 .net *"_ivl_10", 6 0, L_0x55c034d455b0;  1 drivers
L_0x7f5ff03bba38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c034d239b0_0 .net *"_ivl_13", 1 0, L_0x7f5ff03bba38;  1 drivers
v0x55c034d23a70_0 .net *"_ivl_2", 6 0, L_0x55c034d45330;  1 drivers
L_0x7f5ff03bb9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c034d23b50_0 .net *"_ivl_5", 1 0, L_0x7f5ff03bb9f0;  1 drivers
v0x55c034d23c80_0 .net *"_ivl_8", 31 0, L_0x55c034d45510;  1 drivers
v0x55c034d23d60_0 .net "r_clk", 0 0, v0x55c034d2db10_0;  alias, 1 drivers
v0x55c034d23e00_0 .net "r_clk_enable", 0 0, v0x55c034d2dbb0_0;  alias, 1 drivers
v0x55c034d23ec0_0 .net "read_data1", 31 0, L_0x55c034d44680;  alias, 1 drivers
v0x55c034d23fa0_0 .net "read_data2", 31 0, L_0x55c034d456f0;  alias, 1 drivers
v0x55c034d24080_0 .net "read_reg1", 4 0, L_0x55c034d438d0;  alias, 1 drivers
v0x55c034d24160_0 .net "read_reg2", 4 0, L_0x55c034d43b30;  alias, 1 drivers
v0x55c034d24240_0 .net "register_v0", 31 0, L_0x55c034d45800;  alias, 1 drivers
v0x55c034d24320 .array "registers", 0 31, 31 0;
v0x55c034d248f0_0 .net "reset", 0 0, v0x55c034d2e390_0;  alias, 1 drivers
v0x55c034d24990_0 .net "write_control", 0 0, L_0x55c034d44390;  alias, 1 drivers
v0x55c034d24a50_0 .net "write_data", 31 0, L_0x55c034d44ef0;  alias, 1 drivers
v0x55c034d24c40_0 .net "write_reg", 4 0, L_0x55c034d44200;  alias, 1 drivers
L_0x55c034d45290 .array/port v0x55c034d24320, L_0x55c034d45330;
L_0x55c034d45330 .concat [ 5 2 0 0], L_0x55c034d438d0, L_0x7f5ff03bb9f0;
L_0x55c034d45510 .array/port v0x55c034d24320, L_0x55c034d455b0;
L_0x55c034d455b0 .concat [ 5 2 0 0], L_0x55c034d43b30, L_0x7f5ff03bba38;
S_0x55c034ceb920 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f5ff0407438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c034d2e430_0 .net "instr_address", 31 0, o0x7f5ff0407438;  0 drivers
v0x55c034d2e4f0_0 .var "instr_readdata", 31 0;
    .scope S_0x55c034d235a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c034d24320, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55c034d235a0;
T_1 ;
    %wait E_0x55c034c782b0;
    %load/vec4 v0x55c034d248f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c034d23e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c034d24990_0;
    %load/vec4 v0x55c034d24c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c034d24a50_0;
    %load/vec4 v0x55c034d24c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c034d24320, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c034cfe4a0;
T_2 ;
    %wait E_0x55c034c507b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
    %load/vec4 v0x55c034d21510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55c034d20d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55c034d21870_0;
    %ix/getv 4, v0x55c034d216d0_0;
    %shiftl 4;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55c034d21870_0;
    %ix/getv 4, v0x55c034d216d0_0;
    %shiftr 4;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55c034d21870_0;
    %ix/getv 4, v0x55c034d216d0_0;
    %shiftr/s 4;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55c034d21870_0;
    %load/vec4 v0x55c034d21b50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55c034d21870_0;
    %load/vec4 v0x55c034d21b50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55c034d21870_0;
    %load/vec4 v0x55c034d21b50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55c034d217b0_0;
    %pad/s 64;
    %load/vec4 v0x55c034d21870_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55c034d21270_0, 0, 64;
    %load/vec4 v0x55c034d21270_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c034d20ef0_0, 0, 32;
    %load/vec4 v0x55c034d21270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c034d210b0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55c034d21b50_0;
    %pad/u 64;
    %load/vec4 v0x55c034d21c10_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c034d21270_0, 0, 64;
    %load/vec4 v0x55c034d21270_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c034d20ef0_0, 0, 32;
    %load/vec4 v0x55c034d21270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c034d210b0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21870_0;
    %mod/s;
    %store/vec4 v0x55c034d20ef0_0, 0, 32;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21870_0;
    %div/s;
    %store/vec4 v0x55c034d210b0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21c10_0;
    %mod;
    %store/vec4 v0x55c034d20ef0_0, 0, 32;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21c10_0;
    %div;
    %store/vec4 v0x55c034d210b0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55c034d21350_0;
    %store/vec4 v0x55c034d20ef0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55c034d21350_0;
    %store/vec4 v0x55c034d210b0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21870_0;
    %add;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21c10_0;
    %add;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21c10_0;
    %sub;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21c10_0;
    %and;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21c10_0;
    %or;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21c10_0;
    %xor;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21c10_0;
    %or;
    %inv;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21870_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21c10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55c034d20be0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55c034d217b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55c034d217b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55c034d217b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55c034d217b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21870_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21430_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55c034d217b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55c034d217b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d20cc0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d219d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21a90_0;
    %and;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21a90_0;
    %or;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55c034d21b50_0;
    %load/vec4 v0x55c034d21a90_0;
    %xor;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55c034d21a90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c034d21d20_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21190_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21190_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21190_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21190_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21190_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21190_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21190_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55c034d217b0_0;
    %load/vec4 v0x55c034d21910_0;
    %add;
    %store/vec4 v0x55c034d21190_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55c034d21d20_0;
    %store/vec4 v0x55c034d215f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c034d22d60;
T_3 ;
    %wait E_0x55c034c782b0;
    %load/vec4 v0x55c034d23430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c034d230d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c034d23340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c034d231b0_0;
    %assign/vec4 v0x55c034d230d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c034d225d0;
T_4 ;
    %wait E_0x55c034c782b0;
    %load/vec4 v0x55c034d22c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c034d22880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c034d22b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c034d22940_0;
    %assign/vec4 v0x55c034d22880_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c034d21f50;
T_5 ;
    %wait E_0x55c034c782b0;
    %load/vec4 v0x55c034d22420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c034d221c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c034d222a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c034d22340_0;
    %assign/vec4 v0x55c034d221c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c034cec120;
T_6 ;
    %wait E_0x55c034c782b0;
    %vpi_call/w 5 115 "$display", "reset=%h", v0x55c034d2d4d0_0 {0 0 0};
    %vpi_call/w 5 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55c034d2b660_0, v0x55c034d2a560_0, v0x55c034d2d0b0_0 {0 0 0};
    %vpi_call/w 5 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55c034d2cda0_0, v0x55c034d2cf40_0 {0 0 0};
    %vpi_call/w 5 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55c034d2ccd0_0, v0x55c034d2ce70_0 {0 0 0};
    %vpi_call/w 5 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55c034d2d170_0, v0x55c034d2d600_0, v0x55c034d2d330_0 {0 0 0};
    %vpi_call/w 5 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55c034d2c9b0_0, v0x55c034d2d770_0, v0x55c034d2d6d0_0, v0x55c034d2bac0_0, v0x55c034d2b330_0 {0 0 0};
    %vpi_call/w 5 121 "$display", "pc=%h", v0x55c034d2ac80_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c034cec120;
T_7 ;
    %wait E_0x55c034c79d70;
    %load/vec4 v0x55c034d2a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c034d2ad70_0;
    %load/vec4 v0x55c034d2a9c0_0;
    %add;
    %store/vec4 v0x55c034d2ca70_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c034d2b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c034d2ad70_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c034d2b660_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c034d2ca70_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c034d2b7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55c034d2ccd0_0;
    %store/vec4 v0x55c034d2ca70_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c034d2ad70_0;
    %store/vec4 v0x55c034d2ca70_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c034cec120;
T_8 ;
    %wait E_0x55c034c782b0;
    %load/vec4 v0x55c034d2d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d2abe0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c034d2ac80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55c034d2abe0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c034cd9030;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d2db10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55c034d2db10_0;
    %inv;
    %store/vec4 v0x55c034d2db10_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55c034cd9030;
T_10 ;
    %fork t_1, S_0x55c034cebcf0;
    %jmp t_0;
    .scope S_0x55c034cebcf0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d2e390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c034d2dbb0_0, 0, 1;
    %wait E_0x55c034c782b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c034d2e390_0, 0, 1;
    %wait E_0x55c034c782b0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c034d1f9a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c034d2de30_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55c034d1fc90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c034d1ff30_0, 0, 5;
    %load/vec4 v0x55c034d1f9a0_0;
    %store/vec4 v0x55c034d20010_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c034d1fa80_0, 0, 16;
    %load/vec4 v0x55c034d1fc90_0;
    %load/vec4 v0x55c034d1ff30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d20010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d1fa80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c034d1fbb0_0, 0, 32;
    %load/vec4 v0x55c034d1fbb0_0;
    %store/vec4 v0x55c034d2e200_0, 0, 32;
    %wait E_0x55c034c782b0;
    %delay 2, 0;
    %load/vec4 v0x55c034d2df00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 4 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55c034d2dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 4 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55c034d2de30_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55c034d2de30_0, 0, 32;
    %load/vec4 v0x55c034d1f9a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c034d1f9a0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c034d1f9a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c034d201d0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c034d1fc90_0, 0, 6;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x55c034d1f8e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c034d200f0_0, 0, 5;
    %load/vec4 v0x55c034d1f9a0_0;
    %store/vec4 v0x55c034d1ff30_0, 0, 5;
    %load/vec4 v0x55c034d1f9a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c034d20010_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c034d1fe50_0, 0, 5;
    %load/vec4 v0x55c034d1fc90_0;
    %load/vec4 v0x55c034d1ff30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d20010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d1fe50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d200f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d1f8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c034d1fd70_0, 0, 32;
    %load/vec4 v0x55c034d1fd70_0;
    %store/vec4 v0x55c034d2e200_0, 0, 32;
    %load/vec4 v0x55c034d201d0_0;
    %load/vec4 v0x55c034d201d0_0;
    %addi 3703181876, 0, 32;
    %div;
    %store/vec4 v0x55c034d1f700_0, 0, 32;
    %load/vec4 v0x55c034d201d0_0;
    %load/vec4 v0x55c034d201d0_0;
    %addi 3703181876, 0, 32;
    %mod;
    %store/vec4 v0x55c034d1f800_0, 0, 32;
    %wait E_0x55c034c782b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c034d1fc90_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55c034d1f8e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c034d200f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c034d1ff30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c034d20010_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c034d1fe50_0, 0, 5;
    %load/vec4 v0x55c034d1fc90_0;
    %load/vec4 v0x55c034d1ff30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d20010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d1fe50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d200f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d1f8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c034d1fd70_0, 0, 32;
    %load/vec4 v0x55c034d1fd70_0;
    %store/vec4 v0x55c034d2e200_0, 0, 32;
    %wait E_0x55c034c782b0;
    %delay 2, 0;
    %load/vec4 v0x55c034d2e2a0_0;
    %load/vec4 v0x55c034d1f700_0;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 4 116 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55c034d1f700_0, v0x55c034d2e2a0_0 {0 0 0};
T_10.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c034d1fc90_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55c034d1f8e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c034d200f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c034d1ff30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c034d20010_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c034d1fe50_0, 0, 5;
    %load/vec4 v0x55c034d1fc90_0;
    %load/vec4 v0x55c034d1ff30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d20010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d1fe50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d200f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c034d1f8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c034d1fd70_0, 0, 32;
    %load/vec4 v0x55c034d1fd70_0;
    %store/vec4 v0x55c034d2e200_0, 0, 32;
    %wait E_0x55c034c782b0;
    %delay 2, 0;
    %load/vec4 v0x55c034d2e2a0_0;
    %load/vec4 v0x55c034d1f800_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 4 130 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55c034d1f800_0, v0x55c034d2e2a0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55c034d201d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55c034d201d0_0, 0, 32;
    %load/vec4 v0x55c034d1f9a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c034d1f9a0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c034cd9030;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/divu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/instruction_ram.v";
