<!DOCTYPE html>
<html>
<head>
<meta charset=utf-8>
<title>1 nips-2005-AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems</title>
</head>

<body>
<p><a title="nips" href="../nips_home.html">nips</a> <a title="nips-2005" href="../home/nips2005_home.html">nips2005</a> <a title="nips-2005-1" href="../nips2005/nips-2005-AER_Building_Blocks_for_Multi-Layer_Multi-Chip_Neuromorphic_Vision_Systems.html">nips2005-1</a> <a title="nips-2005-1-reference" href="#">nips2005-1-reference</a> knowledge-graph by maker-knowledge-mining</p><script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- maker adsense -->
<ins class="adsbygoogle"
     style="display:inline-block;width:728px;height:90px"
     data-ad-client="ca-pub-5027806277543591"
     data-ad-slot="4192012269"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
<h1>1 nips-2005-AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems</h1>
<br/><p>Source: <a title="nips-2005-1-pdf" href="http://papers.nips.cc/paper/2889-aer-building-blocks-for-multi-layer-multi-chip-neuromorphic-vision-systems.pdf">pdf</a></p><p>Author: R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gomez-Rodriguez, H. Kolle Riis, T. Delbruck, S. C. Liu, S. Zahnd, A. M. Whatley, R. Douglas, P. Hafliger, G. Jimenez-Moreno, A. Civit, T. Serrano-Gotarredona, A. Acosta-Jimenez, B. Linares-Barranco</p><p>Abstract: A 5-layer neuromorphic vision processor whose components communicate spike events asychronously using the address-eventrepresentation (AER) is demonstrated. The system includes a retina chip, two convolution chips, a 2D winner-take-all chip, a delay line chip, a learning classiﬁer chip, and a set of PCBs for computer interfacing and address space remappings. The components use a mixture of analog and digital computation and will learn to classify trajectories of a moving object. A complete experimental setup and measurements results are shown.</p><br/>
<h2>reference text</h2><p>[1] M. Sivilotti, Wiring Considerations in Analog VLSI Systems with Application to FieldProgrammable Networks, Ph.D. Thesis, California Institute of Technology, Pasadena CA, 1991.</p>
<p>[2] K. Boahen, “Point-to-Point Connectivity Between Neuromorphic Chips Using Address Events,” IEEE Trans. on Circuits and Systems Part-II, vol. 47, No. 5, pp. 416-434, May 2000.</p>
<p>[3] J. P. Lazzaro and J. Wawrzynek, “A Multi-Sender Asynchronous Extension to the Address-Event Protocol,” 16th Conference on Advanced Research in VLSI, W. J. Dally, J. W. Poulton, and A. T. Ishii (Eds.), pp. 158-169, 1995.</p>
<p>[4] T. Serrano-Gotarredona, A. G. Andreou, and B. Linares-Barranco, </p>
<p>[5] R. Serrano-Gotarredona, B. Linares-Barranco, and T. Serrano-Gotarredona, “A New Charge-Packet Driven Mismatch-Calibrated Integrate-and-Fire Neuron for Processing Positive and Negative Signals in AER-based Systems,” In Proc. of the IEEE Int. Symp. Circ. Syst., (ISCAS04), vol. 5, pp. 744-747 ,Vancouver, Canada, May 2004.</p>
<p>[6] P. Lichtsteiner, T. Delbrück, and J. Kramer, </p>
<p>[7] T. Delbrück and D. Oberhoff, </p>
<p>[8] P. Lichtsteiner and T. Delbrück “64x64 AER Logarithmic Temporal Derivative Silicon Retina,” Research in Microelectronics and Electronics, Vol. 2, pp. 202-205, July 2005.</p>
<p>[9] Liu, S.-C. and Kramer, J. and Indiveri, G. and Delbrück, T. and Burg, T. and Douglas, R. “Orientation-selective aVLSI spiking neurons”, Neural Networks, 14:(6/7) 629-643, Jul, 2001</p>
<p>[10] Oster, M. and Liu, S.-C. “A Winner-take-all Spiking Network with Spiking Inputs”, in 11th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2004), Tel Aviv, pp. 203-206, 2004</p>
<p>[11] H. Kolle Riis and P. Haeﬂiger, “Spike based learning with weak multi-level static memory,” In Proc. of the IEEE Int. Symp. Circ. Syst. (ISCAS04), vol. 5, pp. 393-395, Vancouver, Canada, May 2004.</p>
<p>[12] P. Häﬂiger and H. Kolle Riis, “A Multi-Level Static Memory Cell,” In Proc. of the IEEE Int. Symp. Circ. Syst. (ISCAS04), vol. 1, pp. 22-25, Bangkok, Thailand, May 2003.</p>
<p>[13] A. Linares-Barranco, G. Jiménez-Moreno, B. Linares-Barranco, and A. Civit-Ballcels, “On Algorithmic Rate-Coded AER Generation,” accepted for publication in IEEE Trans. Neural Networks, May 2006 (tentatively).</p>
<p>[14] V. Dante, P. Del Giudice, and A. M. Whatley, “PCI-AER Hardware and Software for Interfacing to Address-Event Based Neuromorphic Systems”, The Neuromorphic Engineer, 2:(1) 5-6, 2005.</p>
<br/>
<br/><br/><br/>

<script>
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','//www.google-analytics.com/analytics.js','ga');

ga('create', 'UA-48522588-1', 'makerhacker.github.io');
ga('send', 'pageview');
</script>

</body>
</html>
