// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module main_p_rand (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] ap_return;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] lfsr;
wire   [15:0] or_ln_fu_78_p3;
wire   [0:0] tmp_fu_26_p3;
wire   [0:0] trunc_ln20_fu_22_p1;
wire   [0:0] tmp_1_fu_34_p3;
wire   [0:0] tmp_2_fu_42_p3;
wire   [0:0] xor_ln20_1_fu_66_p2;
wire   [0:0] xor_ln20_fu_60_p2;
wire   [0:0] xor_ln20_2_fu_72_p2;
wire   [14:0] lshr_ln20_3_fu_50_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 lfsr = 16'd44257;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        lfsr <= or_ln_fu_78_p3;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (1'b0 == ap_ce))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_return = {{xor_ln20_2_fu_72_p2}, {lshr_ln20_3_fu_50_p4}};

assign lshr_ln20_3_fu_50_p4 = {{lfsr[15:1]}};

assign or_ln_fu_78_p3 = {{xor_ln20_2_fu_72_p2}, {lshr_ln20_3_fu_50_p4}};

assign tmp_1_fu_34_p3 = lfsr[32'd3];

assign tmp_2_fu_42_p3 = lfsr[32'd5];

assign tmp_fu_26_p3 = lfsr[32'd2];

assign trunc_ln20_fu_22_p1 = lfsr[0:0];

assign xor_ln20_1_fu_66_p2 = (tmp_2_fu_42_p3 ^ tmp_1_fu_34_p3);

assign xor_ln20_2_fu_72_p2 = (xor_ln20_fu_60_p2 ^ xor_ln20_1_fu_66_p2);

assign xor_ln20_fu_60_p2 = (trunc_ln20_fu_22_p1 ^ tmp_fu_26_p3);

endmodule //main_p_rand
