INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/shreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/bubbledp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubbledp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/bubblecp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubblecp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/bubbletb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubbletb
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/bubbletb.v:30]
INFO: [VRFC 10-2458] undeclared symbol ld, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/bubbletb.v:30]
INFO: [VRFC 10-2458] undeclared symbol ldout, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/bubbletb.v:30]
INFO: [VRFC 10-2458] undeclared symbol ldct, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/bubbletb.v:30]
INFO: [VRFC 10-2458] undeclared symbol enct, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.srcs/sources_1/new/bubbletb.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/bubble_sort/bubble_sort.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
