Analysis & Synthesis report for wavelet
Sat Jan 18 08:04:57 2020
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step
 11. State Machine - |wavelet_transform|controller:b2v_controller_inst1|step
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated
 18. Source assignments for ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated
 19. Source assignments for wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1
 20. Source assignments for wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1
 21. Parameter Settings for User Entity Instance: ram:b2v_ram_inst1|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: ram:b2v_ram_inst2|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component
 24. Parameter Settings for User Entity Instance: wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component
 25. Parameter Settings for User Entity Instance: wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst
 26. altsyncram Parameter Settings by Entity Instance
 27. scfifo Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd"
 29. Port Connectivity Checks: "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even"
 30. Port Connectivity Checks: "wavelet_queue:b2v_wavelet_queue_inst1"
 31. Port Connectivity Checks: "ram:b2v_ram_inst1"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 18 08:04:57 2020       ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; wavelet                                     ;
; Top-level Entity Name              ; wavelet_transform                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 928                                         ;
;     Total combinational functions  ; 927                                         ;
;     Dedicated logic registers      ; 209                                         ;
; Total registers                    ; 209                                         ;
; Total pins                         ; 91                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,456                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; wavelet_transform  ; wavelet            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; code/wavelet_fast.v              ; yes             ; User Verilog HDL File                  ; C:/Users/wxn/Desktop/wavelet/code/wavelet_fast.v                     ;         ;
; ipcore/ram.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/wxn/Desktop/wavelet/ipcore/ram.v                            ;         ;
; code/controller.v                ; yes             ; User Verilog HDL File                  ; C:/Users/wxn/Desktop/wavelet/code/controller.v                       ;         ;
; ipcore/fifo.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/wxn/Desktop/wavelet/ipcore/fifo.v                           ;         ;
; code/wavelet_transform.v         ; yes             ; User Verilog HDL File                  ; C:/Users/wxn/Desktop/wavelet/code/wavelet_transform.v                ;         ;
; code/wavelet_queue.v             ; yes             ; User Verilog HDL File                  ; C:/Users/wxn/Desktop/wavelet/code/wavelet_queue.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_j5l2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/wxn/Desktop/wavelet/db/altsyncram_j5l2.tdf                  ;         ;
; pic_ram.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/wxn/Desktop/wavelet/pic_ram.mif                             ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_ij31.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/wxn/Desktop/wavelet/db/scfifo_ij31.tdf                      ;         ;
; db/a_dpfifo_pp31.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/wxn/Desktop/wavelet/db/a_dpfifo_pp31.tdf                    ;         ;
; db/a_fefifo_t7e.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/wxn/Desktop/wavelet/db/a_fefifo_t7e.tdf                     ;         ;
; db/cntr_go7.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/wxn/Desktop/wavelet/db/cntr_go7.tdf                         ;         ;
; db/dpram_k811.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/wxn/Desktop/wavelet/db/dpram_k811.tdf                       ;         ;
; db/altsyncram_s3k1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/wxn/Desktop/wavelet/db/altsyncram_s3k1.tdf                  ;         ;
; db/cntr_4ob.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/wxn/Desktop/wavelet/db/cntr_4ob.tdf                         ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 928       ;
;                                             ;           ;
; Total combinational functions               ; 927       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 309       ;
;     -- 3 input functions                    ; 341       ;
;     -- <=2 input functions                  ; 277       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 514       ;
;     -- arithmetic mode                      ; 413       ;
;                                             ;           ;
; Total registers                             ; 209       ;
;     -- Dedicated logic registers            ; 209       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 91        ;
; Total memory bits                           ; 147456    ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 273       ;
; Total fan-out                               ; 5373      ;
; Average fan-out                             ; 3.89      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |wavelet_transform                                 ; 927 (1)           ; 209 (0)      ; 147456      ; 0            ; 0       ; 0         ; 91   ; 0            ; |wavelet_transform                                                                                                                                                                                 ; work         ;
;    |controller:b2v_controller_inst1|               ; 225 (225)         ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|controller:b2v_controller_inst1                                                                                                                                                 ; work         ;
;    |ram:b2v_ram_inst1|                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|ram:b2v_ram_inst1                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|ram:b2v_ram_inst1|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;          |altsyncram_j5l2:auto_generated|          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated                                                                                                ; work         ;
;    |ram:b2v_ram_inst2|                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|ram:b2v_ram_inst2                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|ram:b2v_ram_inst2|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;          |altsyncram_j5l2:auto_generated|          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated                                                                                                ; work         ;
;    |wavelet_queue:b2v_wavelet_queue_inst1|         ; 701 (1)           ; 165 (1)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1                                                                                                                                           ; work         ;
;       |fifo:b2v_fifo_even|                         ; 38 (0)            ; 29 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 38 (0)            ; 29 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_ij31:auto_generated|           ; 38 (0)            ; 29 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated                                                                     ; work         ;
;                |a_dpfifo_pp31:dpfifo|              ; 38 (2)            ; 29 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo                                                ; work         ;
;                   |a_fefifo_t7e:fifo_state|        ; 18 (9)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state                        ; work         ;
;                      |cntr_go7:count_usedw|        ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw   ; work         ;
;                   |cntr_4ob:rd_ptr_count|          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count                          ; work         ;
;                   |cntr_4ob:wr_ptr|                ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr                                ; work         ;
;                   |dpram_k811:FIFOram|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram                             ; work         ;
;                      |altsyncram_s3k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1 ; work         ;
;       |fifo:b2v_fifo_odd|                          ; 38 (0)            ; 29 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd                                                                                                                         ; work         ;
;          |scfifo:scfifo_component|                 ; 38 (0)            ; 29 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component                                                                                                 ; work         ;
;             |scfifo_ij31:auto_generated|           ; 38 (0)            ; 29 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated                                                                      ; work         ;
;                |a_dpfifo_pp31:dpfifo|              ; 38 (2)            ; 29 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo                                                 ; work         ;
;                   |a_fefifo_t7e:fifo_state|        ; 18 (9)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state                         ; work         ;
;                      |cntr_go7:count_usedw|        ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw    ; work         ;
;                   |cntr_4ob:rd_ptr_count|          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count                           ; work         ;
;                   |cntr_4ob:wr_ptr|                ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr                                 ; work         ;
;                   |dpram_k811:FIFOram|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram                              ; work         ;
;                      |altsyncram_s3k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1  ; work         ;
;       |wavelet_fast:b2v_inst|                      ; 624 (624)         ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst                                                                                                                     ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; pic_ram.mif ;
; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; pic_ram.mif ;
; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None        ;
; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |wavelet_transform|ram:b2v_ram_inst1                                        ; C:/Users/wxn/Desktop/wavelet/ipcore/ram.v  ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |wavelet_transform|ram:b2v_ram_inst2                                        ; C:/Users/wxn/Desktop/wavelet/ipcore/ram.v  ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even ; C:/Users/wxn/Desktop/wavelet/ipcore/fifo.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd  ; C:/Users/wxn/Desktop/wavelet/ipcore/fifo.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step ;
+------------+------------+-----------+----------+-----------+-----------+----------------------------+
; Name       ; step.RESET ; step.STOP ; step.CAL ; step.CAL0 ; step.LOAD ; step.IDLE                  ;
+------------+------------+-----------+----------+-----------+-----------+----------------------------+
; step.IDLE  ; 0          ; 0         ; 0        ; 0         ; 0         ; 0                          ;
; step.LOAD  ; 0          ; 0         ; 0        ; 0         ; 1         ; 1                          ;
; step.CAL0  ; 0          ; 0         ; 0        ; 1         ; 0         ; 1                          ;
; step.CAL   ; 0          ; 0         ; 1        ; 0         ; 0         ; 1                          ;
; step.STOP  ; 0          ; 1         ; 0        ; 0         ; 0         ; 1                          ;
; step.RESET ; 1          ; 0         ; 0        ; 0         ; 0         ; 1                          ;
+------------+------------+-----------+----------+-----------+-----------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wavelet_transform|controller:b2v_controller_inst1|step                                                                                                                           ;
+---------------+----------+--------------+---------------+---------------+--------------+---------------+---------------+--------------+---------------+---------------+---------------+-----------+
; Name          ; step.END ; step.BUFFER3 ; step.WAVELET4 ; step.RESTART3 ; step.BUFFER2 ; step.WAVELET3 ; step.RESTART2 ; step.BUFFER1 ; step.WAVELET2 ; step.RESTART1 ; step.WAVELET1 ; step.IDLE ;
+---------------+----------+--------------+---------------+---------------+--------------+---------------+---------------+--------------+---------------+---------------+---------------+-----------+
; step.IDLE     ; 0        ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0         ;
; step.WAVELET1 ; 0        ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 1             ; 1         ;
; step.RESTART1 ; 0        ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0            ; 0             ; 1             ; 0             ; 1         ;
; step.WAVELET2 ; 0        ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0            ; 1             ; 0             ; 0             ; 1         ;
; step.BUFFER1  ; 0        ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 1            ; 0             ; 0             ; 0             ; 1         ;
; step.RESTART2 ; 0        ; 0            ; 0             ; 0             ; 0            ; 0             ; 1             ; 0            ; 0             ; 0             ; 0             ; 1         ;
; step.WAVELET3 ; 0        ; 0            ; 0             ; 0             ; 0            ; 1             ; 0             ; 0            ; 0             ; 0             ; 0             ; 1         ;
; step.BUFFER2  ; 0        ; 0            ; 0             ; 0             ; 1            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 1         ;
; step.RESTART3 ; 0        ; 0            ; 0             ; 1             ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 1         ;
; step.WAVELET4 ; 0        ; 0            ; 1             ; 0             ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 1         ;
; step.BUFFER3  ; 0        ; 1            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 1         ;
; step.END      ; 1        ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 1         ;
+---------------+----------+--------------+---------------+---------------+--------------+---------------+---------------+--------------+---------------+---------------+---------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                               ;
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------+
; Latch Name                                                                       ; Latch Enable Signal                                                   ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------+
; controller:b2v_controller_inst1|end_flag                                         ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; yes                    ;
; controller:b2v_controller_inst1|step_next.WAVELET4_989                           ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; controller:b2v_controller_inst1|step_next.WAVELET2_1037                          ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; controller:b2v_controller_inst1|step_next.BUFFER3_981                            ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; controller:b2v_controller_inst1|step_next.BUFFER2_1005                           ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; controller:b2v_controller_inst1|step_next.WAVELET3_1013                          ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; controller:b2v_controller_inst1|step_next.BUFFER1_1029                           ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; controller:b2v_controller_inst1|step_next.RESTART1_1045                          ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; controller:b2v_controller_inst1|step_next.WAVELET1_1053                          ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; yes                    ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; yes                    ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; yes                    ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; yes                    ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; yes                    ;
; controller:b2v_controller_inst1|step_next.RESTART3_997                           ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; controller:b2v_controller_inst1|step_next.RESTART2_1021                          ; controller:b2v_controller_inst1|step.END                              ; yes                    ;
; Number of user-specified and inferred latches = 17                               ;                                                                       ;                        ;
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                ; Reason for Removal                     ;
+------------------------------------------------------------------------------+----------------------------------------+
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[0] ; Stuck at GND due to stuck port data_in ;
; controller:b2v_controller_inst1|row_address2[0]                              ; Stuck at GND due to stuck port data_in ;
; controller:b2v_controller_inst1|row_address[0]                               ; Stuck at GND due to stuck port data_in ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step~4           ; Lost fanout                            ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step~5           ; Lost fanout                            ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step~6           ; Lost fanout                            ;
; controller:b2v_controller_inst1|step~4                                       ; Lost fanout                            ;
; controller:b2v_controller_inst1|step~5                                       ; Lost fanout                            ;
; controller:b2v_controller_inst1|step~6                                       ; Lost fanout                            ;
; controller:b2v_controller_inst1|step~7                                       ; Lost fanout                            ;
; controller:b2v_controller_inst1|step~8                                       ; Lost fanout                            ;
; controller:b2v_controller_inst1|step~9                                       ; Lost fanout                            ;
; controller:b2v_controller_inst1|step~10                                      ; Lost fanout                            ;
; controller:b2v_controller_inst1|step~11                                      ; Lost fanout                            ;
; controller:b2v_controller_inst1|step~12                                      ; Lost fanout                            ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[64]     ; Lost fanout                            ;
; Total Number of Removed Registers = 16                                       ;                                        ;
+------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 209   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 208   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 152   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; controller:b2v_controller_inst1|row_address[1]  ; 2       ;
; controller:b2v_controller_inst1|row_address[2]  ; 2       ;
; controller:b2v_controller_inst1|row_address[3]  ; 2       ;
; controller:b2v_controller_inst1|row_address[4]  ; 2       ;
; controller:b2v_controller_inst1|row_address[5]  ; 3       ;
; controller:b2v_controller_inst1|row_address2[1] ; 7       ;
; controller:b2v_controller_inst1|row_address2[2] ; 6       ;
; controller:b2v_controller_inst1|row_address2[3] ; 5       ;
; controller:b2v_controller_inst1|row_address2[4] ; 4       ;
; Total number of inverted registers = 9          ;         ;
+-------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |wavelet_transform|controller:b2v_controller_inst1|line_address[4]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |wavelet_transform|controller:b2v_controller_inst1|line_address2[0]                          ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; Yes        ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |wavelet_transform|controller:b2v_controller_inst1|data_in_counter[2]                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[26]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |wavelet_transform|controller:b2v_controller_inst1|row_address[3]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wavelet_transform|controller:b2v_controller_inst1|row_address2[4]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wavelet_transform|controller:b2v_controller_inst1|ram2_address_a[5]                         ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |wavelet_transform|controller:b2v_controller_inst1|ram2_address_a[9]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wavelet_transform|controller:b2v_controller_inst1|ram1_address_a[11]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |wavelet_transform|controller:b2v_controller_inst1|ram1_address_b[8]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wavelet_transform|controller:b2v_controller_inst1|ram1_address_a                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wavelet_transform|controller:b2v_controller_inst1|wavelet_data_even_input[3]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|ShiftLeft0    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|ShiftLeft0    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|ShiftLeft1    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|ShiftLeft1    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:b2v_ram_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                     ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; pic_ram.mif          ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_j5l2      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:b2v_ram_inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                     ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; pic_ram.mif          ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_j5l2      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 16           ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_ij31  ; Untyped                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 16           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_ij31  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                                 ;
; LOAD           ; 01    ; Unsigned Binary                                                                 ;
; CAL            ; 11    ; Unsigned Binary                                                                 ;
; CAL0           ; 10    ; Unsigned Binary                                                                 ;
; RESET          ; 110   ; Unsigned Binary                                                                 ;
; STOP           ; 100   ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 2                                                 ;
; Entity Instance                           ; ram:b2v_ram_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 4096                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 4096                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; ram:b2v_ram_inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 4096                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 4096                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                  ;
+----------------------------+----------------------------------------------------------------------------------+
; Name                       ; Value                                                                            ;
+----------------------------+----------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                ;
; Entity Instance            ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                     ;
;     -- lpm_width           ; 16                                                                               ;
;     -- LPM_NUMWORDS        ; 512                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
; Entity Instance            ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                     ;
;     -- lpm_width           ; 16                                                                               ;
;     -- LPM_NUMWORDS        ; 512                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
+----------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd"                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even"                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; full ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wavelet_queue:b2v_wavelet_queue_inst1"                                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; output_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ram:b2v_ram_inst1" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; enable ; Input ; Info     ; Stuck at VCC      ;
+--------+-------+----------+-------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Jan 18 08:04:52 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wavelet -c wavelet
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file code/testbench.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file code/wavelet_fast.v
    Info (12023): Found entity 1: wavelet_fast
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file code/ram_testbench.v
    Info (12023): Found entity 1: ram_testbench
Info (12021): Found 1 design units, including 1 entities, in source file code/controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file code/waveletqueue_tb.v
    Info (12023): Found entity 1: waveletqueue_tb
Info (12021): Found 1 design units, including 1 entities, in source file code/wavelet_transform.v
    Info (12023): Found entity 1: wavelet_transform
Info (12021): Found 1 design units, including 1 entities, in source file code/wavelet_transform_tb.v
    Info (12023): Found entity 1: wavelet_transform_tb
Info (12021): Found 1 design units, including 1 entities, in source file code/wavelet_queue.v
    Info (12023): Found entity 1: wavelet_queue
Info (12127): Elaborating entity "wavelet_transform" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:b2v_controller_inst1"
Warning (10230): Verilog HDL assignment warning at controller.v(71): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at controller.v(74): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at controller.v(79): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at controller.v(82): truncated value with size 32 to match size of target (12)
Warning (10270): Verilog HDL Case Statement warning at controller.v(95): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at controller.v(95): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at controller.v(95): inferring latch(es) for variable "step_next", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at controller.v(155): all case item expressions in this case statement are onehot
Warning (10034): Output port "wavelet_lineaddress" at controller.v(20) has no driver
Info (10041): Inferred latch for "step_next.END" at controller.v(95)
Info (10041): Inferred latch for "step_next.BUFFER3" at controller.v(95)
Info (10041): Inferred latch for "step_next.WAVELET4" at controller.v(95)
Info (10041): Inferred latch for "step_next.RESTART3" at controller.v(95)
Info (10041): Inferred latch for "step_next.BUFFER2" at controller.v(95)
Info (10041): Inferred latch for "step_next.WAVELET3" at controller.v(95)
Info (10041): Inferred latch for "step_next.RESTART2" at controller.v(95)
Info (10041): Inferred latch for "step_next.BUFFER1" at controller.v(95)
Info (10041): Inferred latch for "step_next.WAVELET2" at controller.v(95)
Info (10041): Inferred latch for "step_next.RESTART1" at controller.v(95)
Info (10041): Inferred latch for "step_next.WAVELET1" at controller.v(95)
Info (12128): Elaborating entity "ram" for hierarchy "ram:b2v_ram_inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:b2v_ram_inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:b2v_ram_inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:b2v_ram_inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "pic_ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j5l2.tdf
    Info (12023): Found entity 1: altsyncram_j5l2
Info (12128): Elaborating entity "altsyncram_j5l2" for hierarchy "ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated"
Info (12128): Elaborating entity "wavelet_queue" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1"
Info (12128): Elaborating entity "fifo" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even"
Info (12128): Elaborating entity "scfifo" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ij31.tdf
    Info (12023): Found entity 1: scfifo_ij31
Info (12128): Elaborating entity "scfifo_ij31" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_pp31.tdf
    Info (12023): Found entity 1: a_dpfifo_pp31
Info (12128): Elaborating entity "a_dpfifo_pp31" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf
    Info (12023): Found entity 1: a_fefifo_t7e
Info (12128): Elaborating entity "a_fefifo_t7e" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf
    Info (12023): Found entity 1: cntr_go7
Info (12128): Elaborating entity "cntr_go7" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_k811.tdf
    Info (12023): Found entity 1: dpram_k811
Info (12128): Elaborating entity "dpram_k811" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s3k1.tdf
    Info (12023): Found entity 1: altsyncram_s3k1
Info (12128): Elaborating entity "altsyncram_s3k1" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info (12023): Found entity 1: cntr_4ob
Info (12128): Elaborating entity "cntr_4ob" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count"
Info (12128): Elaborating entity "wavelet_fast" for hierarchy "wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"
Warning (10230): Verilog HDL assignment warning at wavelet_fast.v(43): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at wavelet_fast.v(62): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at wavelet_fast.v(62): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at wavelet_fast.v(62): inferring latch(es) for variable "step_next", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at wavelet_fast.v(108): all case item expressions in this case statement are onehot
Warning (10034): Output port "output_valid" at wavelet_fast.v(13) has no driver
Info (10041): Inferred latch for "step_next.RESET" at wavelet_fast.v(62)
Info (10041): Inferred latch for "step_next.STOP" at wavelet_fast.v(62)
Info (10041): Inferred latch for "step_next.CAL" at wavelet_fast.v(62)
Info (10041): Inferred latch for "step_next.CAL0" at wavelet_fast.v(62)
Info (10041): Inferred latch for "step_next.LOAD" at wavelet_fast.v(62)
Info (10041): Inferred latch for "step_next.IDLE" at wavelet_fast.v(62)
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]" is converted into an equivalent circuit using register "wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~_emulated" and latch "wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1"
    Warning (13310): Register "wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]" is converted into an equivalent circuit using register "wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~_emulated" and latch "wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1099 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 58 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 944 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 398 megabytes
    Info: Processing ended: Sat Jan 18 08:04:57 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


