UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.                        enable_log_msg(ALL_MESSAGES). 
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                         0.0 ns  TB seq.                        Start clock and generate reset
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_CLOCK_GEN                       0.0 ns  TB seq.                        Starting clock 100 MHz with 50% duty cycle
UVVM: ID_GEN_PULSE                      40.0 ns  TB seq.                        Pulsed to 0 for 40000 ps. 'Generate reset pulse'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                        40.0 ns  TB seq.                        Check reset condition
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_POS_ACK                        40.0 ns  TB seq.                        check_value() => OK, for std_logic '0'. 'Interpolation mode'
UVVM: ID_POS_ACK                        40.0 ns  TB seq.                        check_value() => OK, for slv x"0"'. 'Delay output'
UVVM: ID_POS_ACK                        40.0 ns  TB seq.                        check_value() => OK, for slv x"0"'. 'Offset output'
UVVM: ID_POS_ACK                        40.0 ns  TB seq.                        check_value() => OK, for std_logic '0'. 'Ouput valid signal'
UVVM: ID_POS_ACK                        40.0 ns  TB seq.                        check_value() => OK, for std_logic '0'. 'Symbol start signal'
UVVM: ID_POS_ACK                        40.0 ns  TB seq.                        check_value() => OK, for signed x"000"'. 'I component of output data'
UVVM: ID_POS_ACK                        40.0 ns  TB seq.                        check_value() => OK, for signed x"000"'. 'Q component of output data'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                        40.0 ns  TB seq.                        Stop simulation
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_CLOCK_GEN                      50.0 ns  TB seq.                        Stopping clock 100 MHz with 50% duty cycle
