<div id="pf9a" class="pf w0 h0" data-page-no="9a"><div class="pc pc9a w0 h0"><img class="bi xf y160f w16 h10f" alt="" src="bg9a.png"/><div class="t m0 x1b h12 y1610 ffc fs7 fc0 sc0 ls0 ws0">Data<span class="_ _8b"> </span>mov<span class="_ _1"></span>ement instructions</div><div class="t m0 x1b hc y1611 ff28 fs7 fc0 sc0 ls0 ws0">mv<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs</div><div class="t m0 x10d h12 y1612 ffc fs7 fc0 sc0 ls0 ws0">Copies<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>from<span class="_ _8b"> </span>register<span class="_ _38"> </span><span class="ff28">rs<span class="_ _8b"> </span></span>into<span class="_ _8b"> </span>register<span class="_ _8b"> </span><span class="ff28">rd<span class="_ _38"> </span></span>(pseudo-instruction).</div><div class="t m0 x1b hc y1613 ff28 fs7 fc0 sc0 ls0 ws0">li<span class="_ _3"> </span>rd,<span class="_ _3"> </span>imm</div><div class="t m0 x10d h12 y1614 ffc fs7 fc0 sc0 ls0 ws0">Loads<span class="_ _8b"> </span>the<span class="_ _38"> </span>immediate<span class="_ _8b"> </span>v<span class="_ _1"></span>alue<span class="_ _8b"> </span><span class="ff28">imm<span class="_ _8b"> </span></span>into<span class="_ _8b"> </span>register<span class="_ _38"> </span><span class="ff28">rd<span class="_ _8b"> </span></span>(pseudo-instruction).</div><div class="t m0 x1b hc y1615 ff28 fs7 fc0 sc0 ls0 ws0">la<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rot</div><div class="t m0 x10d h12 y481 ffc fs7 fc0 sc0 ls0 ws0">Loads<span class="_ _8b"> </span>the<span class="_ _38"> </span>label<span class="_ _38"> </span>address<span class="_ _8b"> </span><span class="ff28">rot<span class="_ _38"> </span></span>into<span class="_ _8b"> </span>register<span class="_ _8b"> </span><span class="ff28">rd<span class="_ _38"> </span></span>(pseudo-instruction).</div><div class="t m0 x1b hc y1616 ff28 fs7 fc0 sc0 ls0 ws0">lw<span class="_ _3"> </span>rd,<span class="_ _3"> </span>imm(rs1)</div><div class="t m0 x10d h12 y1617 ffc fs7 fc0 sc0 ls0 ws0">Loads<span class="_ _8b"> </span>a<span class="_ _8b"> </span>32-bit<span class="_ _38"> </span><span class="ff28">signed<span class="_ _8b"> </span></span>or<span class="_ _8b"> </span><span class="ff28">unsigned<span class="_ _38"> </span>word<span class="_ _8b"> </span></span>from<span class="_ _38"> </span>memory<span class="_ _8b"> </span>into<span class="_ _a"> </span>register<span class="_ _38"> </span><span class="ff28">rd</span>.<span class="_ _3"> </span>The<span class="_ _8b"> </span>memory<span class="_ _8b"> </span>address<span class="_ _38"> </span>is</div><div class="t m0 x10d h12 y1618 ffc fs7 fc0 sc0 ls0 ws0">calculated<span class="_ _8b"> </span>by<span class="_ _8b"> </span>adding<span class="_ _8b"> </span>the<span class="_ _38"> </span>immediate<span class="_ _8b"> </span>v<span class="_ _1"></span>alue<span class="_ _8b"> </span><span class="ff28">imm<span class="_ _38"> </span></span>to<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs1</span>.</div><div class="t m0 x1b hc y1619 ff28 fs7 fc0 sc0 ls0 ws0">lh<span class="_ _3"> </span>rd,<span class="_ _3"> </span>imm(rs1)</div><div class="t m0 x10d h12 y161a ffc fs7 fc0 sc0 ls0 ws0">Loads<span class="_ _38"> </span>a<span class="_ _38"> </span>16-bit<span class="_ _38"> </span><span class="ff28">signed<span class="_ _b"> </span>halfword<span class="_ _38"> </span></span>from<span class="_ _38"> </span>memory<span class="_ _38"> </span>into<span class="_ _8b"> </span>register<span class="_ _6"> </span><span class="ff28">rd</span>.<span class="_ _b"> </span>The<span class="_ _38"> </span>memory<span class="_ _6"> </span>address<span class="_ _38"> </span>is<span class="_ _38"> </span>calcu-</div><div class="t m0 x10d h12 y161b ffc fs7 fc0 sc0 ls0 ws0">lated<span class="_ _8b"> </span>by<span class="_ _8b"> </span>adding<span class="_ _8b"> </span>the<span class="_ _38"> </span>immediate<span class="_ _8b"> </span>v<span class="_ _1"></span>alue<span class="_ _8b"> </span><span class="ff28">imm<span class="_ _38"> </span></span>to<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs1</span>.</div><div class="t m0 x1b hc y161c ff28 fs7 fc0 sc0 ls0 ws0">lhu<span class="_ _3"> </span>rd,<span class="_ _3"> </span>imm(rs1)</div><div class="t m0 x10d h12 y161d ffc fs7 fc0 sc0 ls0 ws0">Loads<span class="_ _38"> </span>a<span class="_ _38"> </span>16-bit<span class="_ _6"> </span><span class="ff28">unsigned<span class="_ _3"> </span>halfword<span class="_ _38"> </span></span>from<span class="_ _6"> </span>memory<span class="_ _38"> </span>into<span class="_ _38"> </span>register<span class="_ _38"> </span><span class="ff28">rd</span>.<span class="_ _34"> </span>The<span class="_ _38"> </span>memory<span class="_ _6"> </span>address<span class="_ _38"> </span>is<span class="_ _38"> </span>cal-</div><div class="t m0 x10d h12 y161e ffc fs7 fc0 sc0 ls0 ws0">culated<span class="_ _8b"> </span>by<span class="_ _8b"> </span>adding<span class="_ _8b"> </span>the<span class="_ _38"> </span>immediate<span class="_ _8b"> </span>v<span class="_ _1"></span>alue<span class="_ _8b"> </span><span class="ff28">imm<span class="_ _38"> </span></span>to<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs1</span>.</div><div class="t m0 x1b hc y161f ff28 fs7 fc0 sc0 ls0 ws0">lb<span class="_ _3"> </span>rd,<span class="_ _3"> </span>imm(rs1)</div><div class="t m0 x10d h12 y1620 ffc fs7 fc0 sc0 ls0 ws0">Loads a 8-bit<span class="_ _8b"> </span><span class="ff28">signed<span class="_ _3"> </span>byte<span class="_ _a"> </span></span>from<span class="_ _8b"> </span>memory into register <span class="ff28">rd</span>.<span class="_ _3"> </span>The memory address<span class="_ _8b"> </span>is calculated<span class="_ _a"> </span>by</div><div class="t m0 x10d h12 y1621 ffc fs7 fc0 sc0 ls0 ws0">adding<span class="_ _8b"> </span>the<span class="_ _38"> </span>immediate<span class="_ _8b"> </span>v<span class="_ _1"></span>alue<span class="_ _8b"> </span><span class="ff28">imm<span class="_ _8b"> </span></span>to<span class="_ _38"> </span>the<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs1</span>.</div><div class="t m0 x1b hc y1622 ff28 fs7 fc0 sc0 ls0 ws0">lbu<span class="_ _3"> </span>rd,<span class="_ _3"> </span>imm(rs1)</div><div class="t m0 x10d h12 y1623 ffc fs7 fc0 sc0 ls0 ws0">Loads<span class="_ _8b"> </span>a<span class="_ _8b"> </span>8-bit<span class="_ _38"> </span><span class="ff28">unsigned<span class="_ _3"> </span>byte<span class="_ _8b"> </span></span>from<span class="_ _38"> </span>memory<span class="_ _8b"> </span>into<span class="_ _a"> </span>register<span class="_ _38"> </span><span class="ff28">rd</span>.<span class="_ _3"> </span>The<span class="_ _8b"> </span>memory<span class="_ _8b"> </span>address<span class="_ _8b"> </span>is<span class="_ _38"> </span>calculated</div><div class="t m0 x10d h12 y1624 ffc fs7 fc0 sc0 ls0 ws0">by adding<span class="_ _38"> </span>the<span class="_ _8b"> </span>immediate<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span><span class="ff28">imm<span class="_ _8b"> </span></span>to<span class="_ _38"> </span>the<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs1</span>.</div><div class="t m0 x1b hc y1625 ff28 fs7 fc0 sc0 ls0 ws0">sw<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>imm(rs2)</div><div class="t m0 x10d h12 y1626 ffc fs7 fc0 sc0 ls0 ws0">Stores<span class="_ _2"> </span>the<span class="_ _3"> </span>32-bit<span class="_ _2"> </span>value<span class="_ _6"> </span>at<span class="_ _3"> </span>register<span class="_ _2"> </span><span class="ff28">rs1<span class="_ _3"> </span></span>into<span class="_ _2"> </span>memory<span class="_ _9"></span>.<span class="_ _1c"> </span>The<span class="_ _3"> </span>memory<span class="_ _2"> </span>address<span class="_ _3"> </span>is<span class="_ _2"> </span>calculated<span class="_ _3"> </span>by</div><div class="t m0 x10d h12 y1627 ffc fs7 fc0 sc0 ls0 ws0">adding<span class="_ _8b"> </span>the<span class="_ _38"> </span>immediate<span class="_ _8b"> </span>v<span class="_ _1"></span>alue<span class="_ _8b"> </span><span class="ff28">imm<span class="_ _8b"> </span></span>to<span class="_ _38"> </span>the<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs2</span>.</div><div class="t m0 x1b hc y1628 ff28 fs7 fc0 sc0 ls0 ws0">sh<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>imm(rs2)</div><div class="t m0 x10d h12 y1629 ffc fs7 fc0 sc0 ls0 ws0">Stores<span class="_ _2"> </span>the<span class="_ _3"> </span>16<span class="_ _3"> </span>least<span class="_ _2"> </span>signiÔ¨Åcant<span class="_ _2"> </span>bits<span class="_ _3"> </span>from<span class="_ _2"> </span>register<span class="_ _3"> </span><span class="ff28">rs1<span class="_ _3"> </span></span>into<span class="_ _6"> </span>memory<span class="_ _27"></span>.<span class="_ _1c"> </span>The<span class="_ _3"> </span>memory<span class="_ _3"> </span>address<span class="_ _2"> </span>is</div><div class="t m0 x10d h12 y162a ffc fs7 fc0 sc0 ls0 ws0">calculated<span class="_ _8b"> </span>by<span class="_ _8b"> </span>adding<span class="_ _8b"> </span>the<span class="_ _38"> </span>immediate<span class="_ _8b"> </span>v<span class="_ _1"></span>alue<span class="_ _8b"> </span><span class="ff28">imm<span class="_ _38"> </span></span>to<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs2</span>.</div><div class="t m0 x1b hc y162b ff28 fs7 fc0 sc0 ls0 ws0">sb<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>imm(rs2)</div><div class="t m0 x10d h12 y162c ffc fs7 fc0 sc0 ls0 ws0">Stores<span class="_ _3"> </span>the<span class="_ _b"> </span>8<span class="_ _3"> </span>least<span class="_ _b"> </span>signiÔ¨Åcan<span class="_ _1"></span>t<span class="_ _3"> </span>bits<span class="_ _b"> </span>from<span class="_ _3"> </span>register<span class="_ _b"> </span><span class="ff28">rs1<span class="_ _3"> </span></span>into<span class="_ _3"> </span>memory<span class="_ _9"></span>.<span class="_ _39"> </span>The<span class="_ _b"> </span>memory<span class="_ _3"> </span>address<span class="_ _b"> </span>is</div><div class="t m0 x10d h12 y162d ffc fs7 fc0 sc0 ls0 ws0">calculated<span class="_ _8b"> </span>by<span class="_ _8b"> </span>adding<span class="_ _8b"> </span>the<span class="_ _38"> </span>immediate<span class="_ _8b"> </span>v<span class="_ _1"></span>alue<span class="_ _8b"> </span><span class="ff28">imm<span class="_ _38"> </span></span>to<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs2</span>.</div><div class="t m0 x1b h12 y162e ff28 fs7 fc0 sc0 ls0 ws0">l<span class="ff17">{</span>w|h|hu|b|bu<span class="ff17">}<span class="_ _3"> </span></span>rd,<span class="_ _3"> </span>lab</div><div class="t m0 x10d h12 y162f ffc fs7 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>or<span class="_ _8b"> </span>each<span class="_ _8b"> </span>one<span class="_ _8b"> </span>of<span class="_ _8b"> </span>the<span class="_ _8b"> </span><span class="ff28">lw</span>,<span class="_ _38"> </span><span class="ff28">lh</span>,<span class="_ _8b"> </span><span class="ff28">lhu</span>,<span class="_ _8b"> </span><span class="ff28">lb</span>,<span class="_ _8b"> </span>and<span class="_ _38"> </span><span class="ff28">lbu<span class="_ _8b"> </span></span>machine instructions<span class="_ _8b"> </span>there<span class="_ _38"> </span>is<span class="_ _8b"> </span>a<span class="_ _8b"> </span>pseudo-instruction</div><div class="t m0 x10d h12 y1630 ffc fs7 fc0 sc0 ls0 ws0">that performs the same op<span class="_ _5"></span>eration, but the memory address is calculated based on a label (<span class="ff28">lab</span>)</div><div class="t m0 x10d h12 y1631 ffc fs7 fc0 sc0 ls0 ws0">(pseudo-instruction).</div><div class="t m0 x1b h12 y1632 ff28 fs7 fc0 sc0 ls0 ws0">s<span class="ff17">{</span>w|h|b<span class="ff17">}<span class="_ _3"> </span></span>rd,<span class="_ _3"> </span>lab,<span class="_ _b"> </span>rt</div><div class="t m0 x10d h12 y1633 ffc fs7 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>or<span class="_ _3"> </span>each<span class="_ _2"> </span>one<span class="_ _3"> </span>of<span class="_ _3"> </span>the<span class="_ _3"> </span><span class="ff28">sw</span>,<span class="_ _3"> </span><span class="ff28">sh</span>,<span class="_ _b"> </span>and<span class="_ _3"> </span><span class="ff28">sb<span class="_ _3"> </span></span>machine<span class="_ _2"> </span>instructions<span class="_ _3"> </span>there<span class="_ _2"> </span>is<span class="_ _3"> </span>a<span class="_ _3"> </span>pseudo-instruction<span class="_ _3"> </span>that</div><div class="t m0 x10d h12 y1634 ffc fs7 fc0 sc0 ls0 ws0">performs<span class="_ _2"> </span>the<span class="_ _2"> </span>same<span class="_ _2"> </span>op<span class="_ _5"></span>eration,<span class="_ _2"> </span>but<span class="_ _6"> </span>the<span class="_ _2"> </span>memory<span class="_ _2"> </span>address<span class="_ _2"> </span>is<span class="_ _2"> </span>calculated<span class="_ _6"> </span>based<span class="_ _2"> </span>on<span class="_ _2"> </span>a<span class="_ _2"> </span>label<span class="_ _2"> </span>(<span class="ff28">lab</span>).</div><div class="t m0 x10d h12 y1635 ffc fs7 fc0 sc0 ls0 ws0">The <span class="ff28">rt<span class="_ _35"> </span></span>Ô¨Åeld indicates a temp<span class="_ _5"></span>orary register to support the computation of the address (pseudo-</div><div class="t m0 x10d h12 y1636 ffc fs7 fc0 sc0 ls0 ws0">instruction).</div><div class="t m0 x1b h12 y1637 ffc fs7 fc0 sc0 ls0 ws0">Conditional<span class="_ _8b"> </span>and<span class="_ _8b"> </span>Unconditional<span class="_ _38"> </span>control-Ô¨Ço<span class="_ _1"></span>w<span class="_ _8b"> </span>instructions</div><div class="t m0 x1b hc y1638 ff28 fs7 fc0 sc0 ls0 ws0">beq<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>rs2,<span class="_ _b"> </span>lab</div><div class="t m0 xb7 h12 y1639 ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>label<span class="_ _38"> </span><span class="ff28">lab<span class="_ _8b"> </span></span>if<span class="_ _38"> </span>the<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs1<span class="_ _8b"> </span></span>is<span class="_ _38"> </span>equal<span class="_ _8b"> </span>to<span class="_ _38"> </span>the<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs2</span>.</div><div class="t m0 x1b hc y163a ff28 fs7 fc0 sc0 ls0 ws0">bne<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>rs2,<span class="_ _b"> </span>lab</div><div class="t m0 xb7 h12 y163b ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>label<span class="_ _38"> </span><span class="ff28">lab<span class="_ _8b"> </span></span>if<span class="_ _38"> </span>the<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs1<span class="_ _8b"> </span></span>is<span class="_ _38"> </span>diÔ¨Äerent<span class="_ _8b"> </span>from<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs2</span>.</div><div class="t m0 x1b hc y163c ff28 fs7 fc0 sc0 ls0 ws0">beqz<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>lab</div><div class="t m0 xb7 h12 y163d ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>label<span class="_ _38"> </span><span class="ff28">lab<span class="_ _8b"> </span></span>if<span class="_ _38"> </span>the<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs1<span class="_ _8b"> </span></span>is<span class="_ _38"> </span>equal<span class="_ _8b"> </span>to<span class="_ _38"> </span>zero<span class="_ _8b"> </span>(pseudo-instruction).</div><div class="t m0 x1b hc y163e ff28 fs7 fc0 sc0 ls0 ws0">bnez<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>lab</div><div class="t m0 xb7 h12 y163f ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>label<span class="_ _38"> </span><span class="ff28">lab<span class="_ _8b"> </span></span>if<span class="_ _38"> </span>the<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs1<span class="_ _8b"> </span></span>is<span class="_ _38"> </span>not<span class="_ _8b"> </span>equal<span class="_ _38"> </span>to<span class="_ _8b"> </span>zero<span class="_ _38"> </span>(pseudo-instruction).</div><div class="t m0 x1b hc y1640 ff28 fs7 fc0 sc0 ls0 ws0">blt<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>rs2,<span class="_ _b"> </span>lab</div><div class="t m0 xb7 h12 y1641 ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>label<span class="_ _38"> </span><span class="ff28">lab<span class="_ _8b"> </span></span>if<span class="_ _38"> </span>the<span class="_ _8b"> </span>signed<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs1<span class="_ _38"> </span></span>is<span class="_ _8b"> </span>smaller<span class="_ _38"> </span>than<span class="_ _8b"> </span>the<span class="_ _38"> </span>signed<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs2</span>.</div><div class="t m0 x1b hc y1642 ff28 fs7 fc0 sc0 ls0 ws0">bltu<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>rs2,<span class="_ _b"> </span>lab</div><div class="t m0 xb7 h12 y1643 ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>label<span class="_ _38"> </span><span class="ff28">lab<span class="_ _8b"> </span></span>if<span class="_ _38"> </span>the<span class="_ _8b"> </span>unsigned<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs1<span class="_ _38"> </span></span>is<span class="_ _8b"> </span>smaller<span class="_ _38"> </span>than<span class="_ _8b"> </span>the<span class="_ _38"> </span>unsigned<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs2</span>.</div><div class="t m0 x1b hc y1644 ff28 fs7 fc0 sc0 ls0 ws0">bge<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>rs2,<span class="_ _b"> </span>lab</div><div class="t m0 xb7 h12 y1645 ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>label<span class="_ _38"> </span><span class="ff28">lab<span class="_ _8b"> </span></span>if<span class="_ _38"> </span>the<span class="_ _8b"> </span>signed<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs1<span class="_ _38"> </span></span>is<span class="_ _8b"> </span>greater<span class="_ _38"> </span>or<span class="_ _8b"> </span>equal<span class="_ _38"> </span>to<span class="_ _8b"> </span>the<span class="_ _38"> </span>signed<span class="_ _8b"> </span>value in<span class="_ _38"> </span><span class="ff28">rs2</span>.</div><div class="t m0 x1b hc y1646 ff28 fs7 fc0 sc0 ls0 ws0">bgeu<span class="_ _3"> </span>rs1,<span class="_ _3"> </span>rs2,<span class="_ _b"> </span>lab</div><div class="t m0 xb7 h12 y1647 ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _6"> </span>to<span class="_ _6"> </span>lab<span class="_ _5"></span>el<span class="_ _6"> </span><span class="ff28">lab<span class="_ _2"> </span></span>if<span class="_ _6"> </span>the<span class="_ _2"> </span>unsigned<span class="_ _6"> </span>v<span class="_ _1"></span>alue<span class="_ _6"> </span>in<span class="_ _6"> </span><span class="ff28">rs1<span class="_ _2"> </span></span>is<span class="_ _6"> </span>greater<span class="_ _6"> </span>or<span class="_ _2"> </span>equal<span class="_ _6"> </span>to<span class="_ _2"> </span>the<span class="_ _6"> </span>unsigned<span class="_ _6"> </span>value<span class="_ _38"> </span>in</div><div class="t m0 xb7 h12 y1648 ff28 fs7 fc0 sc0 ls0 ws0">rs2<span class="ffc">.</span></div><div class="t m0 x1b hc y1649 ff28 fs7 fc0 sc0 ls0 ws0">j<span class="_ _3"> </span>lab</div><div class="t m0 xb7 h12 y164a ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>address<span class="_ _8b"> </span>indicated<span class="_ _38"> </span>by symbol<span class="_ _38"> </span><span class="ff28">sym<span class="_ _8b"> </span></span>(pseudo-instruction).</div><div class="t m0 x1b hc y164b ff28 fs7 fc0 sc0 ls0 ws0">jr<span class="_ _3"> </span>rs1</div><div class="t m0 xb7 h12 y164c ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>the<span class="_ _8b"> </span>address<span class="_ _38"> </span>stored<span class="_ _8b"> </span>on<span class="_ _38"> </span>register<span class="_ _8b"> </span><span class="ff28">rs1<span class="_ _38"> </span></span>(pseudo-instruction).</div><div class="t m0 x1b hc y164d ff28 fs7 fc0 sc0 ls0 ws0">jal<span class="_ _3"> </span>lab</div><div class="t m0 xb7 h12 y164e ffc fs7 fc0 sc0 ls0 ws0">Stores the return address (PC+4) on the return register (<span class="ff28">ra</span>), then jumps to lab<span class="_ _5"></span>el <span class="ff28">lab<span class="_ _a"> </span></span>(pseudo-</div><div class="t m0 xb7 h12 y164f ffc fs7 fc0 sc0 ls0 ws0">instruction).</div><div class="t m0 x1b hc y1650 ff28 fs7 fc0 sc0 ls0 ws0">jal<span class="_ _3"> </span>rd,<span class="_ _3"> </span>lab</div><div class="t m0 xb7 h12 y1651 ffc fs7 fc0 sc0 ls0 ws0">Stores<span class="_ _8b"> </span>the<span class="_ _38"> </span>return<span class="_ _8b"> </span>address<span class="_ _38"> </span>(PC+4)<span class="_ _8b"> </span>on<span class="_ _38"> </span>register<span class="_ _8b"> </span><span class="ff28">rd</span>,<span class="_ _38"> </span>then<span class="_ _8b"> </span>jumps<span class="_ _38"> </span>to<span class="_ _8b"> </span>lab<span class="_ _5"></span>el<span class="_ _8b"> </span><span class="ff28">lab</span>.</div><div class="t m0 x1b hc y1652 ff28 fs7 fc0 sc0 ls0 ws0">jalr<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs1,<span class="_ _b"> </span>imm</div><div class="t m0 xb7 h12 y1653 ffc fs7 fc0 sc0 ls0 ws0">Stores<span class="_ _3"> </span>the<span class="_ _2"> </span>return<span class="_ _3"> </span>address<span class="_ _3"> </span>(PC+4)<span class="_ _3"> </span>on<span class="_ _3"> </span>register<span class="_ _3"> </span><span class="ff28">rd</span>,<span class="_ _b"> </span>then<span class="_ _2"> </span>jumps<span class="_ _3"> </span>to<span class="_ _3"> </span>the<span class="_ _3"> </span>address<span class="_ _3"> </span>calculated<span class="_ _3"> </span>by</div><div class="t m0 xb7 h12 y1654 ffc fs7 fc0 sc0 ls0 ws0">adding<span class="_ _8b"> </span>the<span class="_ _38"> </span>immediate<span class="_ _8b"> </span>v<span class="_ _1"></span>alue<span class="_ _8b"> </span><span class="ff28">imm<span class="_ _8b"> </span></span>to<span class="_ _38"> </span>the<span class="_ _8b"> </span>value on<span class="_ _38"> </span>register<span class="_ _8b"> </span><span class="ff28">rs1</span>.</div><div class="t m0 x1b hc y1655 ff28 fs7 fc0 sc0 ls0 ws0">ret</div><div class="t m0 xb7 h12 y1656 ffc fs7 fc0 sc0 ls0 ws0">Jumps<span class="_ _8b"> </span>to<span class="_ _38"> </span>the<span class="_ _8b"> </span>address<span class="_ _38"> </span>stored<span class="_ _8b"> </span>on<span class="_ _38"> </span>the<span class="_ _8b"> </span>return<span class="_ _38"> </span>register<span class="_ _8b"> </span>(<span class="ff28">ra</span>)<span class="_ _38"> </span>(pseudo-instruction).</div><div class="t m0 x1b hc y1657 ff28 fs7 fc0 sc0 ls0 ws0">ecall</div><div class="t m0 xb7 h12 y1658 ffc fs7 fc0 sc0 ls0 ws0">Generates<span class="_ _8b"> </span>a<span class="_ _38"> </span>softw<span class="_ _27"></span>are<span class="_ _38"> </span>interruption.<span class="_ _2"> </span>Used<span class="_ _8b"> </span>to<span class="_ _38"> </span>perform<span class="_ _38"> </span>system<span class="_ _8b"> </span>calls.</div><div class="t m0 x1b hc y1659 ff28 fs7 fc0 sc0 ls0 ws0">mret</div><div class="t m0 xb7 h12 y165a ffc fs7 fc0 sc0 ls0 ws0">Returns<span class="_ _8b"> </span>from<span class="_ _38"> </span>an<span class="_ _8b"> </span>interrupt<span class="_ _8b"> </span>handler.</div><div class="t m0 x1b h12 y165b ffc fs7 fc0 sc0 ls0 ws0">Control and<span class="_ _38"> </span>Status<span class="_ _8b"> </span>Registers<span class="_ _38"> </span>Read<span class="_ _8b"> </span>and<span class="_ _38"> </span>W<span class="_ _27"></span>rite<span class="_ _8b"> </span>instructions</div><div class="t m0 x1b hc y165c ff28 fs7 fc0 sc0 ls0 ws0">csrr<span class="_ _3"> </span>rd,<span class="_ _3"> </span>csr</div><div class="t m0 xb7 h12 y165d ffc fs7 fc0 sc0 ls0 ws0">Copies<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>from<span class="_ _8b"> </span>the<span class="_ _38"> </span>control and<span class="_ _38"> </span>status<span class="_ _8b"> </span>register<span class="_ _38"> </span><span class="ff28">csr<span class="_ _8b"> </span></span>into<span class="_ _8b"> </span>register<span class="_ _38"> </span><span class="ff28">rd<span class="_ _8b"> </span></span>(pseudo-instruction).</div><div class="t m0 x1b hc y165e ff28 fs7 fc0 sc0 ls0 ws0">csrw<span class="_ _3"> </span>csr,<span class="_ _3"> </span>rs</div><div class="t m0 xb7 h12 y165f ffc fs7 fc0 sc0 ls0 ws0">Copies<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>from<span class="_ _8b"> </span>register<span class="_ _38"> </span><span class="ff28">rs<span class="_ _8b"> </span></span>into<span class="_ _8b"> </span>the<span class="_ _8b"> </span>control<span class="_ _8b"> </span>and<span class="_ _8b"> </span>status<span class="_ _38"> </span>register<span class="_ _8b"> </span><span class="ff28">csr<span class="_ _38"> </span></span>(pseudo-instruction).</div><div class="t m0 x1b hc y1660 ff28 fs7 fc0 sc0 ls0 ws0">csrrw<span class="_ _3"> </span>rd,<span class="_ _3"> </span>csr,<span class="_ _b"> </span>rs1</div><div class="t m0 xb7 h12 y1661 ffc fs7 fc0 sc0 ls0 ws0">Copies<span class="_ _38"> </span>the<span class="_ _38"> </span>v<span class="_ _1"></span>alue<span class="_ _38"> </span>from<span class="_ _38"> </span>the<span class="_ _38"> </span>control<span class="_ _38"> </span>and<span class="_ _38"> </span>status<span class="_ _38"> </span>register<span class="_ _38"> </span><span class="ff28">csr<span class="_ _6"> </span></span>into<span class="_ _8b"> </span>register<span class="_ _38"> </span><span class="ff28">rd<span class="_ _6"> </span></span>and<span class="_ _38"> </span>the<span class="_ _38"> </span>v<span class="_ _1"></span>alue<span class="_ _38"> </span>from<span class="_ _38"> </span>the</div><div class="t m0 xb7 h12 y1662 ff28 fs7 fc0 sc0 ls0 ws0">rs1<span class="_ _8b"> </span><span class="ffc">register<span class="_ _38"> </span>to<span class="_ _38"> </span>the<span class="_ _38"> </span>control<span class="_ _8b"> </span>and<span class="_ _38"> </span>status<span class="_ _38"> </span>register<span class="_ _38"> </span></span>csr<span class="ffc">.<span class="_ _b"> </span>If<span class="_ _38"> </span></span>rd<span class="ffc">=</span>rs1<span class="ffc">,<span class="_ _38"> </span>the<span class="_ _38"> </span>instruction<span class="_ _38"> </span>p<span class="_ _5"></span>erforms<span class="_ _38"> </span>an<span class="_ _38"> </span>atomic</span></div><div class="t m0 xb7 h12 y1663 ffc fs7 fc0 sc0 ls0 ws0">swap b<span class="_ _5"></span>etw<span class="_ _1"></span>een<span class="_ _8b"> </span>registers<span class="_ _8b"> </span><span class="ff28">csr<span class="_ _38"> </span></span>and<span class="_ _8b"> </span><span class="ff28">rs1</span>..</div><div class="t m0 x1b hc y1664 ff28 fs7 fc0 sc0 ls0 ws0">csrc<span class="_ _3"> </span>csr,<span class="_ _3"> </span>rs</div><div class="t m0 xb7 h12 y1665 ffc fs7 fc0 sc0 ls0 ws0">Clears<span class="_ _6"> </span>control<span class="_ _38"> </span>and<span class="_ _6"> </span>status<span class="_ _2"> </span>register<span class="_ _6"> </span>(<span class="ff28">csr</span>)<span class="_ _6"> </span>bits<span class="_ _6"> </span>using<span class="_ _6"> </span>the<span class="_ _2"> </span>conten<span class="_ _27"></span>ts<span class="_ _6"> </span>of<span class="_ _2"> </span>the<span class="_ _6"> </span><span class="ff28">rs<span class="_ _6"> </span></span>register<span class="_ _6"> </span>as<span class="_ _6"> </span>a<span class="_ _2"> </span>bit<span class="_ _6"> </span>mask.</div><div class="t m0 xb7 h12 y1666 ffc fs7 fc0 sc0 ls0 ws0">(pseudo-instruction).</div><div class="t m0 x1b hc y1667 ff28 fs7 fc0 sc0 ls0 ws0">csrs<span class="_ _3"> </span>csr,<span class="_ _3"> </span>rs</div><div class="t m0 xb7 h12 y1668 ffc fs7 fc0 sc0 ls0 ws0">Sets<span class="_ _2"> </span>control<span class="_ _3"> </span>and<span class="_ _2"> </span>status<span class="_ _3"> </span>register<span class="_ _3"> </span>(<span class="ff28">csr</span>)<span class="_ _3"> </span>bits<span class="_ _3"> </span>using<span class="_ _3"> </span>the<span class="_ _2"> </span>contents<span class="_ _2"> </span>of<span class="_ _3"> </span>the<span class="_ _3"> </span><span class="ff28">rs<span class="_ _2"> </span></span>register<span class="_ _3"> </span>as<span class="_ _3"> </span>a<span class="_ _3"> </span>bit<span class="_ _3"> </span>mask.</div><div class="t m0 xb7 h12 y1669 ffc fs7 fc0 sc0 ls0 ws0">(pseudo-instruction).</div><div class="t m0 x1b h12 y166a ffc fs7 fc0 sc0 ls0 ws0">Conditional<span class="_ _8b"> </span>set<span class="_ _38"> </span>instructions</div><div class="t m0 x1b hc y166b ff28 fs7 fc0 sc0 ls0 ws0">slt<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs1,<span class="_ _b"> </span>rs2</div><div class="t m0 xb7 h12 y166c ffc fs7 fc0 sc0 ls0 ws0">Sets <span class="ff28">rd<span class="_ _8b"> </span></span>with 1<span class="_ _8b"> </span>if<span class="_ _a"> </span>the<span class="_ _8b"> </span>signed<span class="_ _8b"> </span>v<span class="_ _27"></span>alue<span class="_ _8b"> </span>in <span class="ff28">rs1<span class="_ _8b"> </span></span>is less<span class="_ _8b"> </span>than<span class="_ _a"> </span>the<span class="_ _8b"> </span>signed<span class="_ _8b"> </span>v<span class="_ _27"></span>alue<span class="_ _8b"> </span>in <span class="ff28">rs2</span>,<span class="_ _8b"> </span>otherwise,<span class="_ _8b"> </span>sets it<span class="_ _8b"> </span>with</div><div class="t m0 xb7 h12 y166d ffc fs7 fc0 sc0 ls0 ws0">0.</div><div class="t m0 x1b hc y166e ff28 fs7 fc0 sc0 ls0 ws0">slti<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs1,<span class="_ _b"> </span>imm</div><div class="t m0 xb7 h12 y166f ffc fs7 fc0 sc0 ls0 ws0">Sets<span class="_ _3"> </span><span class="ff28">rd<span class="_ _b"> </span></span>with<span class="_ _b"> </span>1<span class="_ _3"> </span>if<span class="_ _b"> </span>the<span class="_ _3"> </span>signed<span class="_ _b"> </span>v<span class="_ _1"></span>alue<span class="_ _3"> </span>in<span class="_ _b"> </span><span class="ff28">rs1<span class="_ _b"> </span></span>is<span class="_ _3"> </span>less<span class="_ _b"> </span>than<span class="_ _3"> </span>the<span class="_ _b"> </span>sign-extended<span class="_ _b"> </span>immediate<span class="_ _3"> </span>value<span class="_ _3"> </span><span class="ff28">imm</span>,</div><div class="t m0 xb7 h12 y1670 ffc fs7 fc0 sc0 ls0 ws0">otherwise,<span class="_ _8b"> </span>sets<span class="_ _38"> </span>it<span class="_ _8b"> </span>with<span class="_ _38"> </span>0.</div><div class="t m0 x1b hc y1671 ff28 fs7 fc0 sc0 ls0 ws0">sltu<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs1,<span class="_ _b"> </span>rs2</div><div class="t m0 xb7 h12 y1672 ffc fs7 fc0 sc0 ls0 ws0">Sets<span class="_ _38"> </span><span class="ff28">rd<span class="_ _38"> </span></span>with<span class="_ _38"> </span>1<span class="_ _38"> </span>if<span class="_ _6"> </span>the<span class="_ _38"> </span>unsigned<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _6"> </span>in<span class="_ _38"> </span><span class="ff28">rs1<span class="_ _38"> </span></span>is<span class="_ _38"> </span>less<span class="_ _38"> </span>than<span class="_ _6"> </span>the<span class="_ _38"> </span>unsigned<span class="_ _38"> </span>v<span class="_ _1"></span>alue<span class="_ _38"> </span>in<span class="_ _38"> </span><span class="ff28">rs2</span>,<span class="_ _38"> </span>otherwise,<span class="_ _6"> </span>sets</div><div class="t m0 xb7 h12 y1673 ffc fs7 fc0 sc0 ls0 ws0">it<span class="_ _8b"> </span>with<span class="_ _38"> </span>0.</div><div class="t m0 x1b hc y1674 ff28 fs7 fc0 sc0 ls0 ws0">sltui<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs1,<span class="_ _b"> </span>imm</div><div class="t m0 xb7 h12 y1675 ffc fs7 fc0 sc0 ls0 ws0">Sets <span class="ff28">rd<span class="_ _35"> </span></span>with 1<span class="_ _3b"> </span>if the unsigned<span class="_ _35"> </span>v<span class="_ _27"></span>alue in <span class="ff28">rs1<span class="_ _3b"> </span></span>is less than<span class="_ _35"> </span>the unsigned<span class="_ _3b"> </span>immediate v<span class="_ _27"></span>alue <span class="ff28">imm</span>, otherwise,</div><div class="t m0 xb7 h12 y1676 ffc fs7 fc0 sc0 ls0 ws0">sets<span class="_ _8b"> </span>it<span class="_ _38"> </span>with<span class="_ _8b"> </span>0.</div><div class="t m0 x1b hc y1677 ff28 fs7 fc0 sc0 ls0 ws0">seqz<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs1</div><div class="t m0 xb7 h12 y1678 ffc fs7 fc0 sc0 ls0 ws0">Sets<span class="_ _8b"> </span><span class="ff28">rd<span class="_ _38"> </span></span>with<span class="_ _8b"> </span>1<span class="_ _38"> </span>if<span class="_ _8b"> </span>the<span class="_ _38"> </span>v<span class="_ _27"></span>alue<span class="_ _38"> </span>in<span class="_ _8b"> </span><span class="ff28">rs1<span class="_ _38"> </span></span>is<span class="_ _8b"> </span>equal<span class="_ _38"> </span>to<span class="_ _8b"> </span>zero,<span class="_ _38"> </span>otherwise,<span class="_ _8b"> </span>sets<span class="_ _38"> </span>it<span class="_ _8b"> </span>with<span class="_ _38"> </span>0<span class="_ _8b"> </span>(pseudo-instruction).</div><div class="t m0 x1b hc y1679 ff28 fs7 fc0 sc0 ls0 ws0">snez<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs1</div><div class="t m0 xb7 h12 y167a ffc fs7 fc0 sc0 ls0 ws0">Sets <span class="ff28">rd<span class="_ _35"> </span></span>with 1 if the v<span class="_ _9"></span>alue in <span class="ff28">rs1<span class="_ _35"> </span></span>is not equal to zero, otherwise, sets it with<span class="_ _35"> </span>0 (pseudo-instruction).</div><div class="t m0 x1b hc y167b ff28 fs7 fc0 sc0 ls0 ws0">sltz<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs1</div><div class="t m0 xb7 h12 y167c ffc fs7 fc0 sc0 ls0 ws0">Sets<span class="_ _3"> </span><span class="ff28">rd<span class="_ _b"> </span></span>with<span class="_ _3"> </span>1<span class="_ _b"> </span>if<span class="_ _3"> </span>the<span class="_ _b"> </span>signed<span class="_ _3"> </span>v<span class="_ _27"></span>alue<span class="_ _b"> </span>in<span class="_ _3"> </span><span class="ff28">rs1<span class="_ _b"> </span></span>is<span class="_ _3"> </span>less<span class="_ _b"> </span>than<span class="_ _3"> </span>zero,<span class="_ _34"> </span>otherwise,<span class="_ _b"> </span>sets<span class="_ _b"> </span>it<span class="_ _3"> </span>with<span class="_ _b"> </span>0<span class="_ _3"> </span>(pseudo-</div><div class="t m0 xb7 h12 y167d ffc fs7 fc0 sc0 ls0 ws0">instruction).</div><div class="t m0 x1b hc y167e ff28 fs7 fc0 sc0 ls0 ws0">sgtz<span class="_ _3"> </span>rd,<span class="_ _3"> </span>rs1</div><div class="t m0 xb7 h12 y167f ffc fs7 fc0 sc0 ls0 ws0">Sets<span class="_ _6"> </span><span class="ff28">rd<span class="_ _6"> </span></span>with<span class="_ _6"> </span>1<span class="_ _6"> </span>if<span class="_ _2"> </span>the<span class="_ _6"> </span>signed<span class="_ _6"> </span>v<span class="_ _1"></span>alue<span class="_ _6"> </span>in<span class="_ _6"> </span><span class="ff28">rs1<span class="_ _6"> </span></span>is<span class="_ _2"> </span>greater<span class="_ _6"> </span>than<span class="_ _6"> </span>zero,<span class="_ _2"> </span>otherwise,<span class="_ _6"> </span>sets<span class="_ _2"> </span>it<span class="_ _6"> </span>with<span class="_ _6"> </span>0<span class="_ _6"> </span>(pseudo-</div><div class="t m0 xb7 h12 y1680 ffc fs7 fc0 sc0 ls0 ws0">instruction).</div><div class="t m0 x2c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">Prin<span class="_ _1"></span>ted<span class="_ _2"> </span>v<span class="_ _1"></span>ersion<span class="_ _2"> </span>a<span class="_ _1"></span>v<span class="_ _27"></span>ailable<span class="_ _2"> </span>for<span class="_ _6"> </span>purchase<span class="_ _6"> </span>at<span class="_ _2"> </span>Amazon.com</div><div class="t m0 x2d h8 y13b ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>ree<span class="_ _2"> </span>online<span class="_ _6"> </span>version<span class="_ _6"> </span>at<span class="_ _2"> </span><span class="ff5">http://riscv-<span class="_ _22"></span>programming.org</span></div><div class="t m0 x2e h8 y13c ff3 fs4 fc0 sc0 ls0 ws0">(Generated<span class="_ _2"> </span>on<span class="_ _2"> </span>Septem<span class="_ _1"></span>b<span class="_ _5"></span>er<span class="_ _6"> </span>17,<span class="_ _2"> </span>2025)</div><div class="t m0 x9c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">141</div><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,170.083,null]'><div class="d m1" style="border-style:none;position:absolute;left:195.846000px;bottom:359.234000px;width:58.773000px;height:9.227000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="https://a.co/d/gUfKWsD"><div class="d m1" style="border-style:none;position:absolute;left:358.258000px;bottom:69.067000px;width:58.171000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:271.722000px;bottom:56.835000px;width:148.940000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
