# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (79): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 32 (100.00%) other processes in SLP
# SLP: 160 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4757 kB (elbread=427 elab2=4194 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  11:04 PM, Saturday, June 8, 2024
#  Simulation has been initialized
# VSIM: 35 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 32 (100.00%) other processes in SLP
# SLP: 160 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4757 kB (elbread=427 elab2=4194 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  11:04 PM, Saturday, June 8, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 15 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000000010
# KERNEL: 25 ==> AluResult=0000000000000010 , data_in= 00000000000xx0x0   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: PC = 0000000000000011
# KERNEL: 35 ==> AluResult=0000000000000001 , data_in= 0000000011111111   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000100
# KERNEL: 45  ==> R3 = 0000000000000000 , R4 = 0000000000000010 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 45  ==> memory[1]=11111111 , memory[2]=00000010
# KERNEL: 45 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000000101
# KERNEL: 55 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000011111111 , imm= 0000000000000000
# KERNEL: PC = 0000000000000110
# KERNEL: 65  ==> R3 = 0000000011111111 , R4 = 0000000000000010 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 65 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 1111111111111111 , imm= 0000000000000001
# KERNEL: PC = 0000000000000111
# KERNEL: 75  ==> R3 = 1111111111111111 , R4 = 0000000000000010 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 75 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000001011111111 , imm= 0000000000000000
# KERNEL: 85  ==> R3 = 0000001011111111 , R4 = 0000000000000010 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 85 ==> AluResult=0000000000000011 , data_in= 0000000000000001   , data_out = 0000001011111111 , imm= 0000000000000000
# KERNEL: PC = 0000000000001000
# KERNEL: 95  ==> R3 = 0000001011111111 , R4 = 0000001011111111 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 95  ==> memory[3]=00000001 , memory[4]=00000000
# KERNEL: 95 ==> AluResult=0000000000000011 , data_in= 0000000000000000   , data_out = 0000001011111111 , imm= 0000000000000000
# KERNEL: PC = 0000000000001001
# KERNEL: 105 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000001011111111 , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000001010
# KERNEL: PC = 0000000000001011
# KERNEL: PC = 0000000000001100
# KERNEL: PC = 0000000000001101
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB IF2ID.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Error: VCP7803 register/IF_2_ID.v : (1, 13): Duplicated declaration of unit IF2ID. Use "-err VCP7803 W1" to suppress this error.
# Info: VCP7802 register/ID_2_EXE.v : (1, 13): ... see previous "IF2ID" declaration.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Error: VCP7803 register/IF_2_ID.v : (1, 13): Duplicated declaration of unit IF2ID. Use "-err VCP7803 W1" to suppress this error.
# Info: VCP7802 register/ID_2_EXE.v : (1, 13): ... see previous "IF2ID" declaration.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Error: VCP7803 register/IF_2_ID.v : (1, 13): Duplicated declaration of unit IF2ID. Use "-err VCP7803 W1" to suppress this error.
# Info: VCP7802 register/ID_2_EXE.v : (1, 13): ... see previous "IF2ID" declaration.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB IF2ID IF_2_ID.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Error: VCP7803 register/IF_2_ID.v : (1, 13): Duplicated declaration of unit IF2ID. Use "-err VCP7803 W1" to suppress this error.
# Info: VCP7802 register/ID_2_EXE.v : (1, 13): ... see previous "IF2ID" declaration.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB ID2EXE IF2ID.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Error: VCP2000 register/MEM_2_WB.v : (4, 26): Syntax error. Unexpected token: ,.
# Error: VCP2000 register/MEM_2_WB.v : (6, 11): Syntax error. Unexpected token: output[_OUTPUT].
# Error: VCP2000 register/EXE_2_MEM.v : (14, 13): Syntax error. Unexpected token: else[_ELSE].
# Error: VCP2020 register/EXE_2_MEM.v : (23, 8): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 register/EXE_2_MEM.v : (23, 8): Syntax error. Unexpected token: end[_END].
# Compile failure 5 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Error: VCP2000 register/MEM_2_WB.v : (12, 13): Syntax error. Unexpected token: else[_ELSE].
# Error: VCP2020 register/MEM_2_WB.v : (18, 8): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 register/MEM_2_WB.v : (18, 8): Syntax error. Unexpected token: end[_END].
# Error: VCP2000 register/EXE_2_MEM.v : (14, 13): Syntax error. Unexpected token: else[_ELSE].
# Error: VCP2000 register/EXE_2_MEM.v : (23, 8): Syntax error. Unexpected token: end[_END].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Error: VCP2000 register/EXE_2_MEM.v : (14, 13): Syntax error. Unexpected token: else[_ELSE].
# Error: VCP2020 register/EXE_2_MEM.v : (23, 8): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 register/EXE_2_MEM.v : (23, 8): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB MEM2WB EXE2MEM ID2EXE IF2ID.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (68, 35): Implicit net declaration, symbol instruction has not been declared in module PipelineProcessor.
# Error: VCP5112 integration/PipelineProcessor.v : (68, 35): instruction is not a vector or array.
# Error: VCP5112 integration/PipelineProcessor.v : (69, 29): instruction is not a vector or array.
# Error: VCP5112 integration/PipelineProcessor.v : (76, 35): instruction is not a vector or array.
# Error: VCP5112 integration/PipelineProcessor.v : (88, 35): instruction is not a vector or array.
# Info: VCP2876 integration/PipelineProcessor.v : (91, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (92, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (93, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (193, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (194, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Error: VCP2000 integration/PipelineProcessor.v : (214, 9): Syntax error. Unexpected token: ..
# Error: VCP2000 integration/PipelineProcessor.v : (215, 5): Syntax error. Unexpected token: ).
# Info: VCP2876 integration/PipelineProcessor.v : (226, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (227, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (228, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (229, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Error: VCP2000 integration/PipelineProcessor.v : (241, 5): Syntax error. Unexpected token: ..
# Error: VCP2000 integration/PipelineProcessor.v : (242, 5): Syntax error. Unexpected token: ).
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Compile failure 8 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (91, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (92, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (93, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (193, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (194, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (226, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (227, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (228, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (229, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Error: VCP2592 integration/PipelineProcessor.v : (167, 1): Multiple connections to the same port: Rd.
# Error: VCP2592 integration/PipelineProcessor.v : (199, 1): Multiple connections to the same port: immIN.
# Error: VCP2592 integration/PipelineProcessor.v : (199, 1): Multiple connections to the same port: PCIN.
# Error: VCP2728 integration/PipelineProcessor.v : (234, 1): Module or interface instance must be named.
# Warning: VCP2590 stages/IDStage.v : (149, 1): Undefined port PC1 in module IDStage.
# Compile failure 4 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (91, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (92, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (93, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (193, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (194, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (226, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (227, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (228, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (229, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Error: VCP2592 integration/PipelineProcessor.v : (167, 1): Multiple connections to the same port: Rd.
# Error: VCP2592 integration/PipelineProcessor.v : (199, 1): Multiple connections to the same port: immIN.
# Error: VCP2592 integration/PipelineProcessor.v : (199, 1): Multiple connections to the same port: PCIN.
# Warning: VCP2590 stages/IDStage.v : (149, 1): Undefined port PC1 in module IDStage.
# Compile failure 3 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (91, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (92, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (93, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (193, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (194, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (226, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (227, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (228, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (229, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Error: VCP2592 integration/PipelineProcessor.v : (199, 1): Multiple connections to the same port: PCIN.
# Warning: VCP2590 stages/IDStage.v : (149, 1): Undefined port PC1 in module IDStage.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (91, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (92, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (93, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (193, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (194, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (226, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (227, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (228, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (229, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Warning: VCP2590 stages/IDStage.v : (149, 1): Undefined port PC1 in module IDStage.
# Error: VCP2858 integration/PipelineProcessor.v : (8, 23): EXE_signals is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 integration/PipelineProcessor.v : (9, 23): MEM_signals is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 integration/PipelineProcessor.v : (10, 21): WB_signals is not a valid left-hand side of a procedural assignment.
# Compile failure 3 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (91, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (92, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (93, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (193, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (194, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (226, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (227, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (228, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (229, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Warning: VCP2590 stages/IDStage.v : (149, 1): Undefined port PC1 in module IDStage.
# Error: VCP2858 integration/PipelineProcessor.v : (55, 23): EXE_signals is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 integration/PipelineProcessor.v : (56, 23): MEM_signals is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 integration/PipelineProcessor.v : (57, 21): WB_signals is not a valid left-hand side of a procedural assignment.
# Compile failure 3 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Warning: VCP2590 stages/IDStage.v : (149, 1): Undefined port PC1 in module IDStage.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (71): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:05 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# VSIM: 49 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:05 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 65  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (71): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:15 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (71): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:16 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# VSIM: 49 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:16 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (66, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (71): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 32 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:19 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (69, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (71): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:21 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: NPC =     1
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (69, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (71): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:45 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: NPC =     1 , PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (69, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (69, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (71): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 36 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4762 kB (elbread=427 elab2=4199 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:48 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: NPC =     1 , PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 10 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (69, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (71): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (82): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (186): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (220): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 36 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4762 kB (elbread=427 elab2=4199 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:48 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: NPC =     1 , PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 10 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Error: VCP2858 stages/IFStage.v : (47, 17): PCsrc is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 36 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4762 kB (elbread=427 elab2=4199 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:49 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: NPC =     1 , PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 10 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (188, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (70, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (90, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (190, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (191, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (226, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (70, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Error: VCP2858 integration/PipelineProcessor.v : (54, 16): PcSrc is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (89, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (90, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (91, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (92, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (192, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (193, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (226, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (227, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (228, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (70, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Error: VCP2980 integration/PipelineProcessor.v : (54, 1): Variable "signals" cannot be driven by both the procedural and continuous assignment statements. Use "-err VCP2980 W1" to suppress this error.
# Error: VCP2980 integration/PipelineProcessor.v : (55, 1): Variable "EXE_signals" cannot be driven by both the procedural and continuous assignment statements. Use "-err VCP2980 W1" to suppress this error.
# Error: VCP2980 integration/PipelineProcessor.v : (56, 1): Variable "MEM_signals" cannot be driven by both the procedural and continuous assignment statements. Use "-err VCP2980 W1" to suppress this error.
# Compile failure 3 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (188, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (70, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (70): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:52 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: NPC =     1 , PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (188, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (70): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:54 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# VSIM: 49 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:54 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (188, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  1:55 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: PC = 0000000000000010
# KERNEL: PC = 0000000000000011
# KERNEL: PC = 0000000000000100
# KERNEL: 50 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000101
# KERNEL: 60  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 60 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000110
# KERNEL: 70 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000111
# KERNEL: 80 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001000
# KERNEL: 90  ==> R3 = 00000000xxxxxxxx , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001001
# KERNEL: 100  ==> R3 = xxxxxxxxxxxxxxxx , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 100 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001010
# KERNEL: PC = 0000000000001011
# KERNEL: PC = 0000000000001100
# KERNEL: PC = 0000000000001101
# KERNEL: PC = 0000000000001110
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (188, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (65, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:01 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: PC = 0000000000000010
# KERNEL: PC = 0000000000000011
# KERNEL: PC = 0000000000000100
# KERNEL: 55 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000101
# KERNEL: 65  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 65 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000110
# KERNEL: 75 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000111
# KERNEL: 85 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001000
# KERNEL: 95  ==> R3 = 00000000xxxxxxxx , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001001
# KERNEL: 105  ==> R3 = xxxxxxxxxxxxxxxx , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 105 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001010
# KERNEL: PC = 0000000000001011
# KERNEL: PC = 0000000000001100
# KERNEL: PC = 0000000000001101
# KERNEL: PC = 0000000000001110
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (188, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (66, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 32 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4760 kB (elbread=427 elab2=4197 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:17 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: PC = 0000000000000010
# KERNEL: PC = 0000000000000011
# KERNEL: PC = 0000000000000100
# KERNEL: 55 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000101
# KERNEL: 65  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 65 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000110
# KERNEL: 75 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000111
# KERNEL: 85 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001000
# KERNEL: 95  ==> R3 = 00000000xxxxxxxx , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001001
# KERNEL: 105  ==> R3 = xxxxxxxxxxxxxxxx , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 105 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001010
# KERNEL: PC = 0000000000001011
# KERNEL: PC = 0000000000001100
# KERNEL: PC = 0000000000001101
# KERNEL: PC = 0000000000001110
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (188, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Warning: VCP7110 stages/IFStage.v : (48, 37): No matching parameter found for format specifier: %d at system task call.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (188, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 33 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:19 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 15 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 25 ==> PC=     2
# KERNEL: PC = 0000000000000011
# KERNEL: 35 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 45 ==> PC=     4
# KERNEL: 55 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000101
# KERNEL: 55 ==> PC=     5
# KERNEL: 65  ==> R3 = 0000000000000000 , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 65 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000110
# KERNEL: 65 ==> PC=     6
# KERNEL: 75 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000111
# KERNEL: 75 ==> PC=     7
# KERNEL: 85 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001000
# KERNEL: 85 ==> PC=     8
# KERNEL: 95  ==> R3 = 00000000xxxxxxxx , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001001
# KERNEL: 95 ==> PC=     9
# KERNEL: 105  ==> R3 = xxxxxxxxxxxxxxxx , R4 = zzzzzzzzzzzzzzzz , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 105 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001010
# KERNEL: 105 ==> PC=    10
# KERNEL: PC = 0000000000001011
# KERNEL: 115 ==> PC=    11
# KERNEL: PC = 0000000000001100
# KERNEL: 125 ==> PC=    12
# KERNEL: PC = 0000000000001101
# KERNEL: 135 ==> PC=    13
# KERNEL: PC = 0000000000001110
# KERNEL: 145 ==> PC=    14
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (188, 13): Implicit net declaration, symbol A has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (189, 13): Implicit net declaration, symbol B has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "A" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (185): Length of connection (1) does not match the length of port "B" (16) on instance "/PipelineProcessor/exe_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 208 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:21 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: 45 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 55 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000111
# KERNEL: 65 ==> PC=     7
# KERNEL: 75 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001000
# KERNEL: 75 ==> PC=     8
# KERNEL: 85  ==> R3 = 00000000xxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001001
# KERNEL: 85 ==> PC=     9
# KERNEL: 95  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 95 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001010
# KERNEL: 95 ==> PC=    10
# KERNEL: PC = 0000000000001011
# KERNEL: 105 ==> PC=    11
# KERNEL: PC = 0000000000001100
# KERNEL: 115 ==> PC=    12
# KERNEL: PC = 0000000000001101
# KERNEL: 125 ==> PC=    13
# KERNEL: PC = 0000000000001110
# KERNEL: 135 ==> PC=    14
# KERNEL: PC = 0000000000001111
# KERNEL: 145 ==> PC=    15
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 206 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:24 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /PipelineProcessor/A not found in C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb.
# Warning: WAVEFORM: Object matching /PipelineProcessor/B not found in C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: 45 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 55 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000111
# KERNEL: 65 ==> PC=     7
# KERNEL: 75 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001000
# KERNEL: 75 ==> PC=     8
# KERNEL: 85  ==> R3 = 00000000xxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001001
# KERNEL: 85 ==> PC=     9
# KERNEL: 95  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 95 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001010
# KERNEL: 95 ==> PC=    10
# KERNEL: PC = 0000000000001011
# KERNEL: 105 ==> PC=    11
# KERNEL: PC = 0000000000001100
# KERNEL: 115 ==> PC=    12
# KERNEL: PC = 0000000000001101
# KERNEL: 125 ==> PC=    13
# KERNEL: PC = 0000000000001110
# KERNEL: 135 ==> PC=    14
# KERNEL: PC = 0000000000001111
# KERNEL: 145 ==> PC=    15
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Error: VCP2858 stages/EXEStage.v : (20, 33): ALU_in_B is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 stages/EXEStage.v : (22, 26): ALU_in_B is not a valid left-hand side of a procedural assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (221, 29): Implicit net declaration, symbol AluResult has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (222, 31): Implicit net declaration, symbol Immediate2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (224, 31): Implicit net declaration, symbol DataMemory has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "AluResult" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "Immediate2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "DataMemory" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 206 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:27 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: 45 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 55 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000000xxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000000111
# KERNEL: 65 ==> PC=     7
# KERNEL: 75 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001000
# KERNEL: 75 ==> PC=     8
# KERNEL: 85  ==> R3 = 00000000xxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001001
# KERNEL: 85 ==> PC=     9
# KERNEL: 95  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 95 ==> AluResult=zzzzzzzzzzzzzzzz , data_in= zzzzzzzzzzzzzzzz   , data_out = xxxxxxxxxxxxxxxx , imm= zzzzzzzzzzzzzzzz
# KERNEL: PC = 0000000000001010
# KERNEL: 95 ==> PC=    10
# KERNEL: PC = 0000000000001011
# KERNEL: 105 ==> PC=    11
# KERNEL: PC = 0000000000001100
# KERNEL: 115 ==> PC=    12
# KERNEL: PC = 0000000000001101
# KERNEL: 125 ==> PC=    13
# KERNEL: PC = 0000000000001110
# KERNEL: 135 ==> PC=    14
# KERNEL: PC = 0000000000001111
# KERNEL: 145 ==> PC=    15
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 203 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:34 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /PipelineProcessor/AluResult not found in C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb.
# Warning: WAVEFORM: Object matching /PipelineProcessor/DataMemory not found in C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb.
# Warning: WAVEFORM: Object matching /PipelineProcessor/Immediate2 not found in C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb.
endsim
# VSIM: Simulation has finished.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (84, 16): Implicit net declaration, symbol RA has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (85, 16): Implicit net declaration, symbol RB has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (86, 17): Implicit net declaration, symbol RD2 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (87, 17): Implicit net declaration, symbol RD3 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (88, 17): Implicit net declaration, symbol RD4 has not been declared in module PipelineProcessor.
# Info: VCP2876 integration/PipelineProcessor.v : (223, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS1" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RA" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "RS2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (135): Length of connection (1) does not match the length of port "RB" (3) on instance "/PipelineProcessor/id_stage".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd2" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd3" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (81): Length of connection (1) does not match the length of port "Rd4" (3) on instance "/PipelineProcessor/hazard_detect".
# SLP: Warning: PipelineProcessor.v (219): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 203 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:35 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# VSIM: 44 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 203 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:35 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000011000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 55 ==> AluResult=0000000000000010 , data_in= 00000000xxxxxxx1   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=0000000011111111 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000000000010 , imm= 0000000000000001
# KERNEL: PC = 0000000000000111
# KERNEL: 65 ==> PC=     7
# KERNEL: 75 ==> AluResult=0000000000000010 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001000
# KERNEL: 75 ==> PC=     8
# KERNEL: 85  ==> R3 = 0000000000000010 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 85 ==> AluResult=0000000000000000 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000001100000010 , imm= 0000000000000001
# KERNEL: PC = 0000000000001001
# KERNEL: 85 ==> PC=     9
# KERNEL: 95  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 95 ==> AluResult=0000000000000010 , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001010
# KERNEL: 95 ==> PC=    10
# KERNEL: 105  ==> R3 = 0000001100000010 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001011
# KERNEL: 105 ==> PC=    11
# KERNEL: 105  ==> memory[1]=00000001 , memory[2]=xxxxxxxx
# KERNEL: 105  ==> memory[3]=xxxxxxxx , memory[4]=00000011
# KERNEL: 105 ==> AluResult=0000000000000011 , data_in= 0000000000000000   , data_out = 00000001xxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001100
# KERNEL: 115 ==> PC=    12
# KERNEL: 115  ==> memory[3]=00000000 , memory[4]=00000000
# KERNEL: 115 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = 00000001xxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 125 ==> PC=    13
# KERNEL: PC = 0000000000001110
# KERNEL: 135 ==> PC=    14
# KERNEL: PC = 0000000000001111
# KERNEL: 145 ==> PC=    15
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 integration/PipelineProcessor.v : (225, 17): Implicit net declaration, symbol PC2 has not been declared in module PipelineProcessor.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (221): Length of connection (1) does not match the length of port "PC2" (16) on instance "/PipelineProcessor/mem_stage".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 200 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:38 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /PipelineProcessor/RD2 not found in C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb.
# Warning: WAVEFORM: Object matching /PipelineProcessor/RD3 not found in C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb.
# Warning: WAVEFORM: Object matching /PipelineProcessor/RD4 not found in C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/inst_IF" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/inst_ID" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/PC_IF" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/PC_ID" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/PC_EXE" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/PC_MEM" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/valueA_ID" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/valueA_EXE" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/valueB_ID" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/valueB_EXE" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/valueB_MEM" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/immediate_ID" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/immediate_EXE" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/immediate_MEM" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/Rd_ID" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/Rd_EXE" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/Rd_MEM" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/Rd_WB" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/RA" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/RB" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/AluResult_EXE" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/AluResult_MEM" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/DataWB_MEM" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/DataWB_WB" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/stall" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/GT" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/LT" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/EQ" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/kill" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/PcSrc" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/ForwardA" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/ForwardB" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/signals" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/EXE_signals" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/MEM_signals" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/WB_signals" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/I_TypeImmediate" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/J_TypeImmediate" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/ReturnAddress" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/PipelineProcessor/PC2" has already been traced.
# VSIM: 0 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 200 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:38 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000011000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 55 ==> AluResult=0000000000000010 , data_in= 00000000xxxxxxx1   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=0000000011111111 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000000000010 , imm= 0000000000000001
# KERNEL: 75 ==> AluResult=0000000000000000 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: 85  ==> R3 = 0000000000000010 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000000111
# KERNEL: 85 ==> PC=     7
# KERNEL: 95 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 95 ==> PC=     8
# KERNEL: 105 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001001
# KERNEL: 105 ==> PC=     9
# KERNEL: 115  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001010
# KERNEL: 115 ==> PC=    10
# KERNEL: 115  ==> memory[1]=xxxxxxxx , memory[2]=xxxxxxxx
# KERNEL: 115 ==> AluResult=0000000000000100 , data_in= 0000000000000000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001011
# KERNEL: 125 ==> PC=    11
# KERNEL: 125  ==> memory[3]=00000011 , memory[4]=00000000
# KERNEL: 125 ==> AluResult=0000000000000011 , data_in= 0000000000000000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001100
# KERNEL: 135 ==> PC=    12
# KERNEL: 135  ==> memory[3]=00000000 , memory[4]=00000000
# KERNEL: 135 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: PC = 0000000000001101
# KERNEL: 145 ==> PC=    13
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v
# Info: VCP2876 instruction_memory/InstructionMemory.v : (50, 19): Implicit net declaration, symbol kill has not been declared in module instructionMemory_TB.
# Info: VCP2876 instruction_memory/InstructionMemory.v : (51, 21): Implicit net declaration, symbol stall has not been declared in module instructionMemory_TB.
# Info: VCP2876 stages/IFStage.v : (71, 19): Implicit net declaration, symbol kill has not been declared in module IFStage_TB.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 199 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:40 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# VSIM: 40 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 34 (100.00%) other processes in SLP
# SLP: 199 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4761 kB (elbread=427 elab2=4198 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  2:40 AM, Sunday, June 9, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: 0 ==> PC=     0
# KERNEL: 0  ==> R3 = 0000000000000000 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: 0 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= xxxxxxxxxxxxxxxx
# KERNEL: 0  ==> memory[1]=00000001 , memory[2]=00000010
# KERNEL: 0  ==> memory[3]=00000011 , memory[4]=00000011
# KERNEL: PC = 0000000000000001
# KERNEL: 5 ==> PC=     1
# KERNEL: PC = 0000000000000010
# KERNEL: 15 ==> PC=     2
# KERNEL: PC = 0000000000000011
# KERNEL: 25 ==> PC=     3
# KERNEL: PC = 0000000000000100
# KERNEL: 35 ==> PC=     4
# KERNEL: PC = 0000000000000101
# KERNEL: 45 ==> PC=     5
# KERNEL: 45 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000011000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000011000
# KERNEL: 55 ==> AluResult=0000000000000010 , data_in= 00000000xxxxxxx1   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000011111111
# KERNEL: PC = 0000000000000110
# KERNEL: 55 ==> PC=     6
# KERNEL: 65 ==> AluResult=0000000011111111 , data_in= xxxxxxxxxxxxxxxx   , data_out = 0000000000000010 , imm= 0000000000000001
# KERNEL: 75 ==> AluResult=0000000000000000 , data_in= 0000000000000001   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: 85  ==> R3 = 0000000000000010 , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000000111
# KERNEL: 85 ==> PC=     7
# KERNEL: 95 ==> AluResult=xxxxxxxxxxxxxxxx , data_in= 0000000000000x0x   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001000
# KERNEL: 95 ==> PC=     8
# KERNEL: 105 ==> AluResult=0000000000000001 , data_in= xxxxxxxxxxxxxxxx   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000001
# KERNEL: PC = 0000000000001001
# KERNEL: 105 ==> PC=     9
# KERNEL: 115  ==> R3 = xxxxxxxxxxxxxxxx , R4 = 0000000000000000 , R5 = 0000000000000010 , R6 = 0000000000000111 ,R7 = 0000000000000010
# KERNEL: PC = 0000000000001010
# KERNEL: 115 ==> PC=    10
# KERNEL: 115  ==> memory[1]=xxxxxxxx , memory[2]=xxxxxxxx
# KERNEL: 115 ==> AluResult=0000000000000100 , data_in= 0000000000000000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001011
# KERNEL: 125 ==> PC=    11
# KERNEL: 125  ==> memory[3]=00000011 , memory[4]=00000000
# KERNEL: 125 ==> AluResult=0000000000000011 , data_in= 0000000000000000   , data_out = xxxxxxxxxxxxxxxx , imm= 0000000000000000
# KERNEL: PC = 0000000000001100
# KERNEL: 135 ==> PC=    12
# KERNEL: 135  ==> memory[3]=00000000 , memory[4]=00000000
# KERN