module Shift_Register#(parameter W=16)
        (
	 input serial_in,
	 input [W-1:0] parallel_in,
	 input shift_control, // 0 -> shift right, 1->shift left
	 input load_enable, 
	 input clk,
	 output reg [W-1:0] OUT
);


always @(posedge clk) begin
	if (load_enable) OUT <= parallel_in;
	
	else
	case(shift_control) 
		1'b0: OUT <= {serial_in, OUT[W-1:1]};
		1'b1: OUT <= {OUT[W-2:0], serial_in};
		default: OUT <= OUT;
	endcase
end

endmodule

