$date
	Sun Oct 12 07:30:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module GatedSRLatch_tb $end
$var wire 1 ! Q $end
$var reg 1 " En $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module dut $end
$var wire 1 " En $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
0!
$end
#10
0#
0$
0"
#20
1"
#30
1#
#40
1!
0#
1$
#50
1#
#70
