<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>8. IR &mdash; BL702/704/706 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="9. SPI" href="SPI.html" />
    <link rel="prev" title="7. L1C" href="L1C.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL702/704/706 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and memory overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">4. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">5. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">6. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="L1C.html">7. L1C</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">8. IR</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#ir-introduction">8.1. IR introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ir-main-features">8.2. IR main features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ir-function-description">8.3. IR function description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#fixed-receiving-protocol">8.3.1. Fixed receiving protocol</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pulse-width-reception">8.3.2. Pulse width reception</a></li>
<li class="toctree-l3"><a class="reference internal" href="#normal-sending-mode">8.3.3. Normal sending mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pulse-width-transmission">8.3.4. Pulse width transmission</a></li>
<li class="toctree-l3"><a class="reference internal" href="#carrier-modulation">8.3.5. Carrier modulation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ir-interrupt">8.3.6. IR interrupt</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#register-description">8.4. Register description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#irtx-config">8.4.1. irtx_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-int-sts">8.4.2. irtx_int_sts</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-data-word0">8.4.3. irtx_data_word0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-data-word1">8.4.4. irtx_data_word1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-pulse-width">8.4.5. irtx_pulse_width</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-pw">8.4.6. irtx_pw</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-swm-pw-0">8.4.7. irtx_swm_pw_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-swm-pw-1">8.4.8. irtx_swm_pw_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-swm-pw-2">8.4.9. irtx_swm_pw_2</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-swm-pw-3">8.4.10. irtx_swm_pw_3</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-swm-pw-4">8.4.11. irtx_swm_pw_4</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-swm-pw-5">8.4.12. irtx_swm_pw_5</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-swm-pw-6">8.4.13. irtx_swm_pw_6</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irtx-swm-pw-7">8.4.14. irtx_swm_pw_7</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irrx-config">8.4.15. irrx_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irrx-int-sts">8.4.16. irrx_int_sts</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irrx-pw-config">8.4.17. irrx_pw_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irrx-data-count">8.4.18. irrx_data_count</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irrx-data-word0">8.4.19. irrx_data_word0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irrx-data-word1">8.4.20. irrx_data_word1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irrx-swm-fifo-config-0">8.4.21. irrx_swm_fifo_config_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#irrx-swm-fifo-rdata">8.4.22. irrx_swm_fifo_rdata</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">9. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="QDEC.html">14. QDEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="KeyScan.html">15. KeyScan</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">16. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="EMAC.html">17. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">19. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL702/704/706 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">8. </span>IR</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="ir">
<h1><span class="section-number">8. </span>IR<a class="headerlink" href="#ir" title="Permalink to this headline"></a></h1>
<section id="ir-introduction">
<h2><span class="section-number">8.1. </span>IR introduction<a class="headerlink" href="#ir-introduction" title="Permalink to this headline"></a></h2>
<p>Infrared remote (IR for short) is a wireless, non-contact control technology,
which has the advantages of strong anti-interference ability, reliable
information transmission, low power consumption and low cost. The infrared
remote control transmitting circuit uses infrared light emitting diodes to
emit modulated infrared light waves. The receiving circuit consists of
infrared receiving diodes, triodes or silicon photocells. They convert
the infrared light emitted by the infrared transmitter into the
corresponding electrical signal and send it to the rear amplifier.</p>
</section>
<section id="ir-main-features">
<h2><span class="section-number">8.2. </span>IR main features<a class="headerlink" href="#ir-main-features" title="Permalink to this headline"></a></h2>
<ul class="simple">
<li><p>Receiving data with NEC, RC-5 protocol</p></li>
<li><p>Receiving arbitrary format data in pulse width counting mode</p></li>
<li><p>Powerful infrared waveform editing capabilities, which can emit waveforms conforming to various protocols</p></li>
<li><p>Power settings of up to 15 gears to suit different power requirements</p></li>
<li><p>Supports up to 64-bit data bits</p></li>
<li><p>64-byte receive FIFO</p></li>
<li><p>Programmable carrier frequency and duty cycle</p></li>
</ul>
</section>
<section id="ir-function-description">
<h2><span class="section-number">8.3. </span>IR function description<a class="headerlink" href="#ir-function-description" title="Permalink to this headline"></a></h2>
<section id="fixed-receiving-protocol">
<h3><span class="section-number">8.3.1. </span>Fixed receiving protocol<a class="headerlink" href="#fixed-receiving-protocol" title="Permalink to this headline"></a></h3>
<p>IR receiver supports two fixed protocols, NEC protocol and RC-5 protocol.</p>
<ul class="simple">
<li><p>NEC protocol</p></li>
</ul>
<p>The logic 1 and logic 0 waveforms of the NEC protocol are shown in the following figure:</p>
<figure class="align-center" id="id1">
<img alt="../_images/IRNecLogical.svg" src="../_images/IRNecLogical.svg" /><figcaption>
<p><span class="caption-number">Fig. 8.1 </span><span class="caption-text">nec logical</span><a class="headerlink" href="#id1" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>Logic 1 is 2.25ms, pulse time is 560us; logic 0 bit is 1.12ms, pulse time is 560us.</p>
<p>The specific format of the NEC protocol is shown in the following figure:</p>
<figure class="align-center" id="id2">
<img alt="../_images/IRNec.svg" src="../_images/IRNec.svg" /><figcaption>
<p><span class="caption-number">Fig. 8.2 </span><span class="caption-text">nec</span><a class="headerlink" href="#id2" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>The first pulse is a high-level pulse of 9ms and a low-level of 4.5ms, followed by an 8-bit address code and its inverse code, and then an 8-bit command code and its inverse code. The tail pulse is 560us high and 560us low.</p>
<ul class="simple">
<li><p>RC-5 protocol</p></li>
</ul>
<p>The logic 1 and logic 0 waveforms of the RC-5 protocol are shown in the following figure:</p>
<figure class="align-center" id="id3">
<img alt="../_images/IRRc5Logical.svg" src="../_images/IRRc5Logical.svg" /><figcaption>
<p><span class="caption-number">Fig. 8.3 </span><span class="caption-text">rc5 logical</span><a class="headerlink" href="#id3" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>Logic 1 is 1.778ms, which is 889us low and then 889us high; logic 0 and logic 1 have opposite waveforms.</p>
<p>The specific format of the RC-5 protocol is shown in the following figure:</p>
<figure class="align-center" id="id4">
<img alt="../_images/IRRc5.svg" src="../_images/IRRc5.svg" /><figcaption>
<p><span class="caption-number">Fig. 8.4 </span><span class="caption-text">rc5</span><a class="headerlink" href="#id4" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>The first two bits are the start bit, fixed to logic 1, and the third bit is
the flip bit. When a key value is issued and then pressed, the bit will be
inverted. The next 5 bits are the address code and the 6 bits command code.
The first two bits are the start bit, fixed to logic 1, and the third bit is the flip bit. When a key value is issued and then pressed, the bit will be inverted. The next 5 digits are the address code and the 6-digit command code.</p>
<p>It should be noted that in order to improve the receiving sensitivity, the common infrared integrated receiver head outputs a low level after receiving a high level, so when the IR receiving function is used, the receiving flip function must be turned on.</p>
</section>
<section id="pulse-width-reception">
<h3><span class="section-number">8.3.2. </span>Pulse width reception<a class="headerlink" href="#pulse-width-reception" title="Permalink to this headline"></a></h3>
<p>For data in any format other than the NEC and RC-5 protocols, the IR will count the duration of each high and low level in turn using its clock, and then store the data in a 64-byte depth receiving FIFO.</p>
</section>
<section id="normal-sending-mode">
<h3><span class="section-number">8.3.3. </span>Normal sending mode<a class="headerlink" href="#normal-sending-mode" title="Permalink to this headline"></a></h3>
<p>Users can configure the corresponding configurations of the head pulse, tail pulse, logic 0 and logic 1 pulses according to specific protocols. When setting, it is necessary to calculate the common pulse width unit of various pulses with different widths in the protocol used, that is, the greatest common divisor, fill in the lower 12 bits of the register IRTX_PULSE_WIDTH, and each pulse fills its corresponding multiple in the register IRTX_PW.</p>
<p>IR supports a maximum of 64-bit data bits and is divided into two 32-bit registers IRTX_DATA_WORD0 and IRTX_DATA_WORD1.</p>
</section>
<section id="pulse-width-transmission">
<h3><span class="section-number">8.3.4. </span>Pulse width transmission<a class="headerlink" href="#pulse-width-transmission" title="Permalink to this headline"></a></h3>
<p>For protocols that are not suitable for normal transmission mode, IR provides
a pulse width transmission method. First calculate the common pulse width unit
of the pulses of different widths in the protocol used, that is, the greatest
common divisor, and fill in the lower 12 bits of the register IRTX_PULSE_WIDTH.
Then fill the register IRTX_SWM_PW_n(0 &lt;= n &lt;= 7)with multiples corresponding
to the respective level widths from the first high level to the last level,
each level width multiple occupies 4-bit .</p>
</section>
<section id="carrier-modulation">
<h3><span class="section-number">8.3.5. </span>Carrier modulation<a class="headerlink" href="#carrier-modulation" title="Permalink to this headline"></a></h3>
<p>Setting the upper 16 bits of the IRTX_PULSE_WIDTH register can generate carriers with different frequencies and duty cycles. The &lt;TXMPH1W&gt; bit in this register sets the width of carrier phase 1, and the &lt;TXMPH0W&gt; bit sets the width of carrier phase 0.</p>
</section>
<section id="ir-interrupt">
<h3><span class="section-number">8.3.6. </span>IR interrupt<a class="headerlink" href="#ir-interrupt" title="Permalink to this headline"></a></h3>
<p>IR has separate transmit and receive interrupts, and a transmit interrupt is
generated when a transmit operation ends. When a piece of data is received,
it will wait for the continuous level to reach the set end threshold to
generate a receive interrupt.</p>
<p>The user can query the send interrupt status and clear the interrupt by register
IRTX_INT_STS, and query the receive interrupt status and clear the interrupt
by register IRRX_INT_STS.</p>
</section>
</section>
<section id="register-description">
<h2><span class="section-number">8.4. </span>Register description<a class="headerlink" href="#register-description" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 41%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Name</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-config">irtx_config</a></p></td>
<td><p>IR TX configuration register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-int-sts">irtx_int_sts</a></p></td>
<td><p>IR TX interrupt status</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-data-word0">irtx_data_word0</a></p></td>
<td><p>IR TX data word0</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-data-word1">irtx_data_word1</a></p></td>
<td><p>IR TX data word1</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-pulse-width">irtx_pulse_width</a></p></td>
<td><p>IR TX pulse width</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-pw">irtx_pw</a></p></td>
<td><p>IR TX pulse width of phase</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-swm-pw-0">irtx_swm_pw_0</a></p></td>
<td><p>IR TX Software Mode pulse width data0</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-swm-pw-1">irtx_swm_pw_1</a></p></td>
<td><p>IR TX Software Mode pulse width data1</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-swm-pw-2">irtx_swm_pw_2</a></p></td>
<td><p>IR TX Software Mode pulse width data2</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-swm-pw-3">irtx_swm_pw_3</a></p></td>
<td><p>IR TX Software Mode pulse width data3</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-swm-pw-4">irtx_swm_pw_4</a></p></td>
<td><p>IR TX Software Mode pulse width data4</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-swm-pw-5">irtx_swm_pw_5</a></p></td>
<td><p>IR TX Software Mode pulse width data5</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-swm-pw-6">irtx_swm_pw_6</a></p></td>
<td><p>IR TX Software Mode pulse width data6</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-swm-pw-7">irtx_swm_pw_7</a></p></td>
<td><p>IR TX Software Mode pulse width data7</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irrx-config">irrx_config</a></p></td>
<td><p>IR RX configuration register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irrx-int-sts">irrx_int_sts</a></p></td>
<td><p>IR RX interrupt status</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irrx-pw-config">irrx_pw_config</a></p></td>
<td><p>IR RX pulse width configuration</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irrx-data-count">irrx_data_count</a></p></td>
<td><p>IR RX data bit count</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irrx-data-word0">irrx_data_word0</a></p></td>
<td><p>IR RX data word0</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irrx-data-word1">irrx_data_word1</a></p></td>
<td><p>IR RX data word1</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irrx-swm-fifo-config-0">irrx_swm_fifo_config_0</a></p></td>
<td><p>IR RX FIFO configuration</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irrx-swm-fifo-rdata">irrx_swm_fifo_rdata</a></p></td>
<td><p>IR RX software mode pulse width data</p></td>
</tr>
</tbody>
</table>
<section id="irtx-config">
<h3><span class="section-number">8.4.1. </span>irtx_config<a class="headerlink" href="#irtx-config" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a600</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_config.svg" src="../_images/ir_irtx_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:18</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>17:12</p></td>
<td><p>cr_irtx_data_num</p></td>
<td><p>r/w</p></td>
<td><p>6’d31</p></td>
<td><p>Bit count of Data phase (unit: bit / PW for normal / SWM)</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>11</p></td>
<td rowspan="3"><p>cr_irtx_tail_hl_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Tail pulse H/L inverse signal (Don’t care if SWM is enabled)</p>
<p>0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -&gt; L)</p>
<p>1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -&gt; H)</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>cr_irtx_tail_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Enable signal of tail pulse (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>9</p></td>
<td rowspan="3"><p>cr_irtx_head_hl_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Tail pulse H/L inverse signal (Don’t care if SWM is enabled)</p>
<p>0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -&gt; L)</p>
<p>1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -&gt; H)</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_irtx_head_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Enable signal of head pulse (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>6</p></td>
<td rowspan="3"><p>cr_irtx_logic1_hl_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Logic 1 H/L inverse signal (Don’t care if SWM is enabled)</p>
<p>0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -&gt; L)</p>
<p>1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -&gt; H)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>cr_irtx_logic0_hl_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Logic 0 H/L inverse signal (Don’t care if SWM is enabled)</p>
<p>0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -&gt; L)</p>
<p>1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -&gt; H)</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>cr_irtx_data_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Enable signal of data phase (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>cr_irtx_swm_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of IRTX Software Mode (SWM)</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>cr_irtx_mod_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of output modulation</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>1</p></td>
<td rowspan="3"><p>cr_irtx_out_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Output inverse signal</p>
<p>1’b0: Output stays at Low during idle state</p>
<p>1’b1: Output stays at High during idle state</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>cr_irtx_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>Enable signal of IRTX function</p>
<p>Asserting this bit will trigger the transaction, and should be de-asserted after finish</p>
</td>
</tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="irtx-int-sts">
<h3><span class="section-number">8.4.2. </span>irtx_int_sts<a class="headerlink" href="#irtx-int-sts" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a604</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_int_sts.svg" src="../_images/ir_irtx_int_sts.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:25</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>cr_irtx_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of irtx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>23:17</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>cr_irtx_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of irtx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>15:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_irtx_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of irtx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>7:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>irtx_end_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>IRTX transfer end interrupt</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-data-word0">
<h3><span class="section-number">8.4.3. </span>irtx_data_word0<a class="headerlink" href="#irtx-data-word0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a608</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_data_word0.svg" src="../_images/ir_irtx_data_word0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>cr_irtx_data_word0</p></td>
<td><p>r/w</p></td>
<td><p>32’h0</p></td>
<td><p>TX data word 0 (Don’t care if SWM is enabled)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-data-word1">
<h3><span class="section-number">8.4.4. </span>irtx_data_word1<a class="headerlink" href="#irtx-data-word1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a60c</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_data_word1.svg" src="../_images/ir_irtx_data_word1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>cr_irtx_data_word1</p></td>
<td><p>r/w</p></td>
<td><p>32’h0</p></td>
<td><p>TX data word 1 (Don’t care if SWM is enabled)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-pulse-width">
<h3><span class="section-number">8.4.5. </span>irtx_pulse_width<a class="headerlink" href="#irtx-pulse-width" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a610</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_pulse_width.svg" src="../_images/ir_irtx_pulse_width.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>cr_irtx_mod_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>8’d34</p></td>
<td><p>Modulation phase 1 width</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>cr_irtx_mod_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>8’d17</p></td>
<td><p>Modulation phase 0 width</p></td>
</tr>
<tr class="row-even"><td><p>15:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>cr_irtx_pw_unit</p></td>
<td><p>r/w</p></td>
<td><p>12’d1124</p></td>
<td><p>Pulse width unit</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-pw">
<h3><span class="section-number">8.4.6. </span>irtx_pw<a class="headerlink" href="#irtx-pw" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a614</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_pw.svg" src="../_images/ir_irtx_pw.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:28</p></td>
<td><p>cr_irtx_tail_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>4’d0</p></td>
<td><p>Pulse width of tail pulse phase 1 (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>27:24</p></td>
<td><p>cr_irtx_tail_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>4’d0</p></td>
<td><p>Pulse width of tail pulse phase 0 (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-even"><td><p>23:20</p></td>
<td><p>cr_irtx_head_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>4’d7</p></td>
<td><p>Pulse width of head pulse phase 1 (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>19:16</p></td>
<td><p>cr_irtx_head_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>4’d15</p></td>
<td><p>Pulse width of head pulse phase 0 (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-even"><td><p>15:12</p></td>
<td><p>cr_irtx_logic1_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>4’d2</p></td>
<td><p>Pulse width of logic1 phase 1 (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>11:8</p></td>
<td><p>cr_irtx_logic1_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>4’d0</p></td>
<td><p>Pulse width of logic1 phase 0 (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-even"><td><p>7:4</p></td>
<td><p>cr_irtx_logic0_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>4’d0</p></td>
<td><p>Pulse width of logic0 phase 1 (Don’t care if SWM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>3:0</p></td>
<td><p>cr_irtx_logic0_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>4’d0</p></td>
<td><p>Pulse width of logic0 phase 0 (Don’t care if SWM is enabled)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-swm-pw-0">
<h3><span class="section-number">8.4.7. </span>irtx_swm_pw_0<a class="headerlink" href="#irtx-swm-pw-0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a640</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_swm_pw_0.svg" src="../_images/ir_irtx_swm_pw_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:0</p></td>
<td rowspan="2"><p>cr_irtx_swm_pw_0</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>32’h0</p></td>
<td rowspan="2"><p>IRTX Software Mode pulse width data #0~#7, each pulse is represented by 4-bit</p>
<p>([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irtx-swm-pw-1">
<h3><span class="section-number">8.4.8. </span>irtx_swm_pw_1<a class="headerlink" href="#irtx-swm-pw-1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a644</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_swm_pw_1.svg" src="../_images/ir_irtx_swm_pw_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:0</p></td>
<td rowspan="2"><p>cr_irtx_swm_pw_1</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>32’h0</p></td>
<td rowspan="2"><p>IRTX Software Mode pulse width data #8~#15, each pulse is represented by 4-bit</p>
<p>([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irtx-swm-pw-2">
<h3><span class="section-number">8.4.9. </span>irtx_swm_pw_2<a class="headerlink" href="#irtx-swm-pw-2" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a648</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_swm_pw_2.svg" src="../_images/ir_irtx_swm_pw_2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:0</p></td>
<td rowspan="2"><p>cr_irtx_swm_pw_2</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>32’h0</p></td>
<td rowspan="2"><p>IRTX Software Mode pulse width data #16~#23, each pulse is represented by 4-bit</p>
<p>([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irtx-swm-pw-3">
<h3><span class="section-number">8.4.10. </span>irtx_swm_pw_3<a class="headerlink" href="#irtx-swm-pw-3" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a64c</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_swm_pw_3.svg" src="../_images/ir_irtx_swm_pw_3.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:0</p></td>
<td rowspan="2"><p>cr_irtx_swm_pw_3</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>32’h0</p></td>
<td rowspan="2"><p>IRTX Software Mode pulse width data #24~#31, each pulse is represented by 4-bit</p>
<p>([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irtx-swm-pw-4">
<h3><span class="section-number">8.4.11. </span>irtx_swm_pw_4<a class="headerlink" href="#irtx-swm-pw-4" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a650</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_swm_pw_4.svg" src="../_images/ir_irtx_swm_pw_4.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:0</p></td>
<td rowspan="2"><p>cr_irtx_swm_pw_4</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>32’h0</p></td>
<td rowspan="2"><p>IRTX Software Mode pulse width data #32~#39, each pulse is represented by 4-bit</p>
<p>([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irtx-swm-pw-5">
<h3><span class="section-number">8.4.12. </span>irtx_swm_pw_5<a class="headerlink" href="#irtx-swm-pw-5" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a654</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_swm_pw_5.svg" src="../_images/ir_irtx_swm_pw_5.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:0</p></td>
<td rowspan="2"><p>cr_irtx_swm_pw_5</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>32’h0</p></td>
<td rowspan="2"><p>IRTX Software Mode pulse width data #40~#47, each pulse is represented by 4-bit</p>
<p>([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irtx-swm-pw-6">
<h3><span class="section-number">8.4.13. </span>irtx_swm_pw_6<a class="headerlink" href="#irtx-swm-pw-6" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a658</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_swm_pw_6.svg" src="../_images/ir_irtx_swm_pw_6.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:0</p></td>
<td rowspan="2"><p>cr_irtx_swm_pw_6</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>32’h0</p></td>
<td rowspan="2"><p>IRTX Software Mode pulse width data #48~#55, each pulse is represented by 4-bit</p>
<p>([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irtx-swm-pw-7">
<h3><span class="section-number">8.4.14. </span>irtx_swm_pw_7<a class="headerlink" href="#irtx-swm-pw-7" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a65c</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_swm_pw_7.svg" src="../_images/ir_irtx_swm_pw_7.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:0</p></td>
<td rowspan="2"><p>cr_irtx_swm_pw_7</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>32’h0</p></td>
<td rowspan="2"><p>IRTX Software Mode pulse width data #56~#63, each pulse is represented by 4-bit</p>
<p>([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irrx-config">
<h3><span class="section-number">8.4.15. </span>irrx_config<a class="headerlink" href="#irrx-config" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a680</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_config.svg" src="../_images/ir_irrx_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:8</p></td>
<td><p>cr_irrx_deg_cnt</p></td>
<td><p>r/w</p></td>
<td><p>4’d0</p></td>
<td><p>De-glitch function cycle count</p></td>
</tr>
<tr class="row-even"><td><p>7:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>cr_irrx_deg_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of IRRX input de-glitch function</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>3:2</p></td>
<td rowspan="5"><p>cr_irrx_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2’d0</p></td>
<td rowspan="5"><p>IRRX mode</p>
<p>0: NEC</p>
<p>1: RC5</p>
<p>2: SW pulse-width detection mode (SWM)</p>
<p>3: Reserved</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_irrx_in_inv</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Input inverse signal</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>cr_irrx_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>Enable signal of IRRX function</p>
<p>Asserting this bit will trigger the transaction, and should be de-asserted after finish</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irrx-int-sts">
<h3><span class="section-number">8.4.16. </span>irrx_int_sts<a class="headerlink" href="#irrx-int-sts" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a684</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_int_sts.svg" src="../_images/ir_irrx_int_sts.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:25</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>cr_irrx_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of irrx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>23:17</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>cr_irrx_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of irrx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>15:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_irrx_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of irrx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>7:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>irrx_end_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>IRRX transfer end interrupt</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-pw-config">
<h3><span class="section-number">8.4.17. </span>irrx_pw_config<a class="headerlink" href="#irrx-pw-config" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a688</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_pw_config.svg" src="../_images/ir_irrx_pw_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>cr_irrx_end_th</p></td>
<td><p>r/w</p></td>
<td><p>16’d8999</p></td>
<td><p>Pulse width threshold to trigger END condition</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>cr_irrx_data_th</p></td>
<td><p>r/w</p></td>
<td><p>16’d3399</p></td>
<td><p>Pulse width threshold for Logic0/1 detection (Don’t care if SWM is enabled)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-data-count">
<h3><span class="section-number">8.4.18. </span>irrx_data_count<a class="headerlink" href="#irrx-data-count" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a690</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_data_count.svg" src="../_images/ir_irrx_data_count.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6:0</p></td>
<td><p>sts_irrx_data_cnt</p></td>
<td><p>r</p></td>
<td><p>7’d0</p></td>
<td><p>RX data bit count (pulse-width count for SWM)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-data-word0">
<h3><span class="section-number">8.4.19. </span>irrx_data_word0<a class="headerlink" href="#irrx-data-word0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a694</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_data_word0.svg" src="../_images/ir_irrx_data_word0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>sts_irrx_data_word0</p></td>
<td><p>r</p></td>
<td><p>32’h0</p></td>
<td><p>RX data word 0</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-data-word1">
<h3><span class="section-number">8.4.20. </span>irrx_data_word1<a class="headerlink" href="#irrx-data-word1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a698</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_data_word1.svg" src="../_images/ir_irrx_data_word1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>sts_irrx_data_word1</p></td>
<td><p>r</p></td>
<td><p>32’h0</p></td>
<td><p>RX data word 1</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-swm-fifo-config-0">
<h3><span class="section-number">8.4.21. </span>irrx_swm_fifo_config_0<a class="headerlink" href="#irrx-swm-fifo-config-0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a6c0</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_swm_fifo_config_0.svg" src="../_images/ir_irrx_swm_fifo_config_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>10:4</p></td>
<td><p>rx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>7’d0</p></td>
<td><p>RX FIFO available count</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>rx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Underflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>rx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Overflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>rx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Clear signal of RX FIFO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-swm-fifo-rdata">
<h3><span class="section-number">8.4.22. </span>irrx_swm_fifo_rdata<a class="headerlink" href="#irrx-swm-fifo-rdata" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x4000a6c4</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_swm_fifo_rdata.svg" src="../_images/ir_irrx_swm_fifo_rdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>rx_fifo_rdata</p></td>
<td><p>r</p></td>
<td><p>16’h0</p></td>
<td><p>IRRX Software Mode pulse width data</p></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="L1C.html" class="btn btn-neutral float-left" title="7. L1C" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="SPI.html" class="btn btn-neutral float-right" title="9. SPI" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>