<!doctype html>
<html lang="en"><head><meta charSet="utf-8"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="viewport" content="width=device-width, initial-scale=1"/><title>Mochawesome Report</title><link rel="stylesheet" href="assets/app.css"/></head><body data-raw="{&quot;stats&quot;:{&quot;suites&quot;:56,&quot;tests&quot;:195,&quot;passes&quot;:191,&quot;pending&quot;:4,&quot;failures&quot;:0,&quot;start&quot;:&quot;2022-08-13T19:52:56.427Z&quot;,&quot;end&quot;:&quot;2022-08-13T19:53:09.986Z&quot;,&quot;duration&quot;:13559,&quot;testsRegistered&quot;:197,&quot;passPercent&quot;:98.96373056994818,&quot;pendingPercent&quot;:2.030456852791878,&quot;other&quot;:0,&quot;hasOther&quot;:false,&quot;skipped&quot;:2,&quot;hasSkipped&quot;:true},&quot;results&quot;:[{&quot;uuid&quot;:&quot;2a2f909a-f78d-4942-ab48-9e671db77de4&quot;,&quot;title&quot;:&quot;&quot;,&quot;fullFile&quot;:&quot;&quot;,&quot;file&quot;:&quot;&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Get top level VHDL&quot;,&quot;fullTitle&quot;:&quot;Get top level VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nlibrary ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\nentity test_entity_name is\ngeneric (\n    a : integer;\n    b : unsigned;\n    c : signed;\n    d : std_logic;\n    e : std_logic_vector;\n    f : std_logic_vector(5 downto 0)\n  );\nport(\n  g : in std_logic;\n  h : out std_logic;\n  i : inout std_logic\n);\nend test_entity_name;  \narchitecture e_arch of test_entity_name is\nbegin \nend e_arch;\n`;\nconst expected = &#x27;test_entity_name&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c4ec1dde-8e30-43a6-bff4-d48181c4381f&quot;,&quot;parentUUID&quot;:&quot;2a2f909a-f78d-4942-ab48-9e671db77de4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true},{&quot;title&quot;:&quot;Get top level Verilog&quot;,&quot;fullTitle&quot;:&quot;Get top level Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nmodule test_entity_name2 \n    #(\n        parameter a=8,\n        parameter b=9,\n        parameter c=10, d=11\n    )\n    (\n        input e,\n        output f,\n        input reg g,\n        input wire h,\n        input reg [7:0] i, j,\n        input wire [9:0] k,\n        output wire [9:0] l\n    );  \n\n    function [7:0] sum;  \n        input [7:0] a, b;  \n        begin  \n            sum = a + b;  \n        end  \n    endfunction\n\n    wire m;\n    wire n, p;\n    reg [1:0] q;\n\n    localparam r = 2;\n\n    always @(posedge a) begin : label_0\n    end\n\n    always_comb begin\n    end\n\n    always_ff begin : label_1\n    end\n\n    always_latch begin\n    end\n\n    test_entity_name \n    #(\n      .a(a ),\n      .b(b ),\n      .c(c ),\n      .d (d )\n    )\n    test_entity_name_dut (\n      .e (e ),\n      .f (f ),\n      .g (g ),\n      .h (h ),\n      .i (i ),\n      .j (j ),\n      .k (k ),\n      .l  ( l)\n    );\n  \nendmodule\n`;\nconst expected = &#x27;test_entity_name2&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1eb913b8-9f79-4184-ab39-7acf0613f05b&quot;,&quot;parentUUID&quot;:&quot;2a2f909a-f78d-4942-ab48-9e671db77de4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true}],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;7d2dddd5-3493-4b31-a90e-d35716bfcc6b&quot;,&quot;title&quot;:&quot;Check diagram generator&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/diagram.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/diagram.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;With ports and generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:255,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e0311c7c-a4e7-4efa-a1a3-30e2a40c7236&quot;,&quot;parentUUID&quot;:&quot;7d2dddd5-3493-4b31-a90e-d35716bfcc6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only ports and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only ports and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8d48001e-72b1-4a13-8a97-f8ddf2ff089e&quot;,&quot;parentUUID&quot;:&quot;7d2dddd5-3493-4b31-a90e-d35716bfcc6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:14,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5aede272-9476-4db0-820e-f73bf76120fa&quot;,&quot;parentUUID&quot;:&quot;7d2dddd5-3493-4b31-a90e-d35716bfcc6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Empty and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Empty and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 3;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9abe2a37-a424-4604-af55-6d8ff5f6b8d9&quot;,&quot;parentUUID&quot;:&quot;7d2dddd5-3493-4b31-a90e-d35716bfcc6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;With ports and generics and black and white&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and black and white&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 4;\nconst OPT = {\n    blackandwhite: true\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1d5303fb-5a85-4b6d-a101-963f8c146fa3&quot;,&quot;parentUUID&quot;:&quot;7d2dddd5-3493-4b31-a90e-d35716bfcc6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;e0311c7c-a4e7-4efa-a1a3-30e2a40c7236&quot;,&quot;8d48001e-72b1-4a13-8a97-f8ddf2ff089e&quot;,&quot;5aede272-9476-4db0-820e-f73bf76120fa&quot;,&quot;9abe2a37-a424-4604-af55-6d8ff5f6b8d9&quot;,&quot;1d5303fb-5a85-4b6d-a101-963f8c146fa3&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:317,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2a8eb76f-5c8d-4698-89ef-80447855bdd9&quot;,&quot;title&quot;:&quot;Check documenter creator with html&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/documenter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:764,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6a48670b-9a49-47e7-bb56-112f41c5ba2b&quot;,&quot;parentUUID&quot;:&quot;2a8eb76f-5c8d-4698-89ef-80447855bdd9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:395,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1bfdc172-c1d3-4741-b9c1-e2e88f73a9f1&quot;,&quot;parentUUID&quot;:&quot;2a8eb76f-5c8d-4698-89ef-80447855bdd9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:990,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a0d69d81-f9e0-4b8e-80fc-a6497fca5490&quot;,&quot;parentUUID&quot;:&quot;2a8eb76f-5c8d-4698-89ef-80447855bdd9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:264,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a49fb4e8-c97a-47e7-b344-fa8196b722eb&quot;,&quot;parentUUID&quot;:&quot;2a8eb76f-5c8d-4698-89ef-80447855bdd9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:257,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3e2dbe45-e7a4-4a32-b2de-f325ad34bfc2&quot;,&quot;parentUUID&quot;:&quot;2a8eb76f-5c8d-4698-89ef-80447855bdd9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;6a48670b-9a49-47e7-bb56-112f41c5ba2b&quot;,&quot;1bfdc172-c1d3-4741-b9c1-e2e88f73a9f1&quot;,&quot;a0d69d81-f9e0-4b8e-80fc-a6497fca5490&quot;,&quot;a49fb4e8-c97a-47e7-b344-fa8196b722eb&quot;,&quot;3e2dbe45-e7a4-4a32-b2de-f325ad34bfc2&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2670,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f4b1c529-5364-4eb2-ae9d-2c3f4e8dc786&quot;,&quot;title&quot;:&quot;Check documenter creator with markdown&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/documenter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:274,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7135b0cb-46cc-44c0-9f03-922cae6b586c&quot;,&quot;parentUUID&quot;:&quot;f4b1c529-5364-4eb2-ae9d-2c3f4e8dc786&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:253,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2a53c45e-3407-460b-b256-3ed31018081e&quot;,&quot;parentUUID&quot;:&quot;f4b1c529-5364-4eb2-ae9d-2c3f4e8dc786&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:529,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;04f0b8a3-47c4-4fb0-a916-4226ac2fdc18&quot;,&quot;parentUUID&quot;:&quot;f4b1c529-5364-4eb2-ae9d-2c3f4e8dc786&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:278,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f79bc344-f158-47a3-8088-a1dd1b5383bf&quot;,&quot;parentUUID&quot;:&quot;f4b1c529-5364-4eb2-ae9d-2c3f4e8dc786&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:298,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7dcfbd03-c3ef-466d-9a6a-43e0811bea5b&quot;,&quot;parentUUID&quot;:&quot;f4b1c529-5364-4eb2-ae9d-2c3f4e8dc786&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7135b0cb-46cc-44c0-9f03-922cae6b586c&quot;,&quot;2a53c45e-3407-460b-b256-3ed31018081e&quot;,&quot;04f0b8a3-47c4-4fb0-a916-4226ac2fdc18&quot;,&quot;f79bc344-f158-47a3-8088-a1dd1b5383bf&quot;,&quot;7dcfbd03-c3ef-466d-9a6a-43e0811bea5b&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1632,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;30b78c3c-dd37-4cd1-80b7-00e849557dff&quot;,&quot;title&quot;:&quot;Test Doxygen elements single line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/doxygen.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b8e24d5a-d276-4c90-b155-cbf55cbcf092&quot;,&quot;parentUUID&quot;:&quot;30b78c3c-dd37-4cd1-80b7-00e849557dff&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;31adacc0-5a14-436d-8b33-f7938395ba09&quot;,&quot;parentUUID&quot;:&quot;30b78c3c-dd37-4cd1-80b7-00e849557dff&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e20cf965-28db-4fa9-8516-61a8f04db97a&quot;,&quot;parentUUID&quot;:&quot;30b78c3c-dd37-4cd1-80b7-00e849557dff&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1cef57bd-6c84-42ba-99e1-9223bde08105&quot;,&quot;parentUUID&quot;:&quot;30b78c3c-dd37-4cd1-80b7-00e849557dff&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;27ce5afd-0b42-4848-a2f2-ec83e90924bc&quot;,&quot;parentUUID&quot;:&quot;30b78c3c-dd37-4cd1-80b7-00e849557dff&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7974d788-c5d4-4fcb-bc2e-8fd06f3abd57&quot;,&quot;parentUUID&quot;:&quot;30b78c3c-dd37-4cd1-80b7-00e849557dff&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;665428f7-5e9c-45d0-a5ed-0feb9eb78dd7&quot;,&quot;parentUUID&quot;:&quot;30b78c3c-dd37-4cd1-80b7-00e849557dff&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3a9cb850-ec5c-4b1a-aa32-6ccbe2843d21&quot;,&quot;parentUUID&quot;:&quot;30b78c3c-dd37-4cd1-80b7-00e849557dff&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;b8e24d5a-d276-4c90-b155-cbf55cbcf092&quot;,&quot;31adacc0-5a14-436d-8b33-f7938395ba09&quot;,&quot;e20cf965-28db-4fa9-8516-61a8f04db97a&quot;,&quot;1cef57bd-6c84-42ba-99e1-9223bde08105&quot;,&quot;27ce5afd-0b42-4848-a2f2-ec83e90924bc&quot;,&quot;7974d788-c5d4-4fcb-bc2e-8fd06f3abd57&quot;,&quot;665428f7-5e9c-45d0-a5ed-0feb9eb78dd7&quot;,&quot;3a9cb850-ec5c-4b1a-aa32-6ccbe2843d21&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7d109467-eb00-4e3b-b271-7f618adc1b61&quot;,&quot;title&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/doxygen.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7809a340-a846-48c3-9497-ba2de69dd0c8&quot;,&quot;parentUUID&quot;:&quot;7d109467-eb00-4e3b-b271-7f618adc1b61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6113a21e-41ed-4028-b605-46cea3e847f6&quot;,&quot;parentUUID&quot;:&quot;7d109467-eb00-4e3b-b271-7f618adc1b61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d1e99021-7eba-4e76-8dfb-72155878de79&quot;,&quot;parentUUID&quot;:&quot;7d109467-eb00-4e3b-b271-7f618adc1b61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f9684ff7-2f07-4c85-81ed-a3a1d2061b39&quot;,&quot;parentUUID&quot;:&quot;7d109467-eb00-4e3b-b271-7f618adc1b61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;54d22bbf-67f6-4d28-b9d7-8f04172be759&quot;,&quot;parentUUID&quot;:&quot;7d109467-eb00-4e3b-b271-7f618adc1b61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3789e3cd-ee0a-483a-a41e-1bfc65bd34ea&quot;,&quot;parentUUID&quot;:&quot;7d109467-eb00-4e3b-b271-7f618adc1b61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6082616e-fe97-4d44-83fe-31af2a3f48a4&quot;,&quot;parentUUID&quot;:&quot;7d109467-eb00-4e3b-b271-7f618adc1b61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dc52626e-139c-4f65-adc3-0213e8c10e24&quot;,&quot;parentUUID&quot;:&quot;7d109467-eb00-4e3b-b271-7f618adc1b61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7809a340-a846-48c3-9497-ba2de69dd0c8&quot;,&quot;6113a21e-41ed-4028-b605-46cea3e847f6&quot;,&quot;d1e99021-7eba-4e76-8dfb-72155878de79&quot;,&quot;f9684ff7-2f07-4c85-81ed-a3a1d2061b39&quot;,&quot;54d22bbf-67f6-4d28-b9d7-8f04172be759&quot;,&quot;3789e3cd-ee0a-483a-a41e-1bfc65bd34ea&quot;,&quot;6082616e-fe97-4d44-83fe-31af2a3f48a4&quot;,&quot;dc52626e-139c-4f65-adc3-0213e8c10e24&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;title&quot;:&quot;Check sections creator with html&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/section_creator.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b3193410-8a55-44f8-a24d-f1a56ee59878&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;009c22ae-f46e-427e-8fb7-063c38b158c5&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0b6df8e0-8089-4bc0-b2e4-9a1ea20da312&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;afa0468e-e834-49da-9b63-c837379ca330&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:104,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3a80313b-b1eb-4892-a021-a8858c841506&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4ee0bbac-186c-46f6-a760-6a7396f64529&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:5,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;if (configuration.output_type === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;818bd8ab-1175-49da-abd6-f0031c5c2299&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dfccfe4d-50eb-43ca-852f-c41312349de8&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;69ebf8b4-52b9-48b8-810d-9f8d12712c54&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f6935924-42c3-44ad-8e03-763c3fa54999&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:3,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8240f8a6-d5ed-451e-8f91-c403d6af9058&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0abe377a-5dd7-4bf3-9c6d-161983ab8266&quot;,&quot;parentUUID&quot;:&quot;14763966-0689-45b3-b5b8-e7eb8c830b31&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;b3193410-8a55-44f8-a24d-f1a56ee59878&quot;,&quot;009c22ae-f46e-427e-8fb7-063c38b158c5&quot;,&quot;0b6df8e0-8089-4bc0-b2e4-9a1ea20da312&quot;,&quot;3a80313b-b1eb-4892-a021-a8858c841506&quot;,&quot;4ee0bbac-186c-46f6-a760-6a7396f64529&quot;,&quot;818bd8ab-1175-49da-abd6-f0031c5c2299&quot;,&quot;dfccfe4d-50eb-43ca-852f-c41312349de8&quot;,&quot;69ebf8b4-52b9-48b8-810d-9f8d12712c54&quot;,&quot;f6935924-42c3-44ad-8e03-763c3fa54999&quot;,&quot;8240f8a6-d5ed-451e-8f91-c403d6af9058&quot;,&quot;0abe377a-5dd7-4bf3-9c6d-161983ab8266&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;afa0468e-e834-49da-9b63-c837379ca330&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:119,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;title&quot;:&quot;Check sections creator with markdown&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/section_creator.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5ac56429-6dce-498b-9369-e9395fc0e242&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8d80a166-7c3b-4721-ad1d-e3d8d9817381&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;576dbef8-d4d9-4587-8284-711598f6c699&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4ce5fcc8-8a58-4444-b880-af674b848bfe&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4e1da2e4-8861-4579-baf0-f467ec614e1f&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fab4f8fa-59de-41d5-a509-2a41af2d3fc2&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;if (configuration.output_type === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a315387d-baf2-41ff-9748-e75b692e5b6e&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;57551eed-c507-458d-96d5-7401333f8727&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f344bc09-eaf3-4d7c-8a62-71d4b4c09504&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2ca8232e-19eb-4ce9-b891-a0f6a22a6266&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;334e9381-b180-4462-9c27-3d3c11410aa3&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d742bf49-b6a0-4291-ba59-2ad0d62cb3bd&quot;,&quot;parentUUID&quot;:&quot;0ecbfe28-4ac0-494d-941c-ab8a4cce9c6b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5ac56429-6dce-498b-9369-e9395fc0e242&quot;,&quot;8d80a166-7c3b-4721-ad1d-e3d8d9817381&quot;,&quot;576dbef8-d4d9-4587-8284-711598f6c699&quot;,&quot;4e1da2e4-8861-4579-baf0-f467ec614e1f&quot;,&quot;fab4f8fa-59de-41d5-a509-2a41af2d3fc2&quot;,&quot;57551eed-c507-458d-96d5-7401333f8727&quot;,&quot;f344bc09-eaf3-4d7c-8a62-71d4b4c09504&quot;,&quot;2ca8232e-19eb-4ce9-b891-a0f6a22a6266&quot;,&quot;334e9381-b180-4462-9c27-3d3c11410aa3&quot;,&quot;d742bf49-b6a0-4291-ba59-2ad0d62cb3bd&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;4ce5fcc8-8a58-4444-b880-af674b848bfe&quot;,&quot;a315387d-baf2-41ff-9748-e75b692e5b6e&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:4,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;de1d7148-b2f5-4c40-83a9-61f8f219e791&quot;,&quot;title&quot;:&quot;Check standalone VHDL formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check align comments true, indentation and keyworks lowercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments true, indentation and keyworks lowercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:27,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    remove_comments: false,\n    remove_asserts: false,\n    remove_report: false,\n    check_alias: false,\n    align_comments: true,\n    sign_align_settings: {\n        is_regional: true,\n        is_all: true,\n        mode: common.ALIGN_MODE.LOCAL,\n        keyWords: [\&quot;FUNCTION\&quot;, \&quot;IMPURE FUNCTION\&quot;, \&quot;GENERIC\&quot;, \&quot;PORT\&quot;, \&quot;PROCEDURE\&quot;]\n    },\n    keyword_case: common.LETTER_CASE.LOWERCASE,\n    type_name_case: common.LETTER_CASE.LOWERCASE,\n    indentation: \&quot;    \&quot;,\n    new_line_settings: {\n        new_line_after: [\&quot;;\&quot;, \&quot;then\&quot;],\n        no_new_line_after: []\n    },\n    end_of_line: \&quot;\\n\&quot;\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8cafc269-4d46-4d29-bc37-31919d0f9d40&quot;,&quot;parentUUID&quot;:&quot;de1d7148-b2f5-4c40-83a9-61f8f219e791&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check align comments false, indentation and keyworks uppercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments false, indentation and keyworks uppercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:4,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    remove_comments: false,\n    remove_asserts: false,\n    remove_report: false,\n    check_alias: false,\n    align_comments: false,\n    sign_align_settings: {\n        is_regional: true,\n        is_all: true,\n        mode: common.ALIGN_MODE.LOCAL,\n        keyWords: [\&quot;FUNCTION\&quot;, \&quot;IMPURE FUNCTION\&quot;, \&quot;GENERIC\&quot;, \&quot;PORT\&quot;, \&quot;PROCEDURE\&quot;]\n    },\n    keyword_case: common.LETTER_CASE.UPPERCASE,\n    type_name_case: common.LETTER_CASE.UPPERCASE,\n    indentation: \&quot;      \&quot;,\n    new_line_settings: {\n        new_line_after: [\&quot;;\&quot;, \&quot;then\&quot;],\n        no_new_line_after: []\n    },\n    end_of_line: \&quot;\\n\&quot;\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;346adcfa-3215-498c-9db1-6c9554e1875f&quot;,&quot;parentUUID&quot;:&quot;de1d7148-b2f5-4c40-83a9-61f8f219e791&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8cafc269-4d46-4d29-bc37-31919d0f9d40&quot;,&quot;346adcfa-3215-498c-9db1-6c9554e1875f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:31,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;1acd80b1-b0fb-4e9c-b02e-2aee7d1b8569&quot;,&quot;title&quot;:&quot;Check istyle formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check ansi with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;32bdc4e0-22fb-4c6e-ac8a-5ef14e5f7a19&quot;,&quot;parentUUID&quot;:&quot;1acd80b1-b0fb-4e9c-b02e-2aee7d1b8569&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:13,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d9779379-da7d-4ea3-8926-9fb505260463&quot;,&quot;parentUUID&quot;:&quot;1acd80b1-b0fb-4e9c-b02e-2aee7d1b8569&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;912c766e-5f59-477f-bd2c-311862fccf83&quot;,&quot;parentUUID&quot;:&quot;1acd80b1-b0fb-4e9c-b02e-2aee7d1b8569&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check onlyindent with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check onlyindent with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f45dc54c-0424-404d-a1df-d2437b93432f&quot;,&quot;parentUUID&quot;:&quot;1acd80b1-b0fb-4e9c-b02e-2aee7d1b8569&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check ansi with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;93963dff-cb58-4d5e-89b7-54ad848d248d&quot;,&quot;parentUUID&quot;:&quot;1acd80b1-b0fb-4e9c-b02e-2aee7d1b8569&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;449f188a-96dd-4a53-b3dc-08719c3fc312&quot;,&quot;parentUUID&quot;:&quot;1acd80b1-b0fb-4e9c-b02e-2aee7d1b8569&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9da8001b-a434-4af6-a163-dc4c6dcabe73&quot;,&quot;parentUUID&quot;:&quot;1acd80b1-b0fb-4e9c-b02e-2aee7d1b8569&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check onlyindent with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check onlyindent with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;40fb6e70-2ccb-4f3e-9d11-6182f2446e3a&quot;,&quot;parentUUID&quot;:&quot;1acd80b1-b0fb-4e9c-b02e-2aee7d1b8569&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;32bdc4e0-22fb-4c6e-ac8a-5ef14e5f7a19&quot;,&quot;d9779379-da7d-4ea3-8926-9fb505260463&quot;,&quot;912c766e-5f59-477f-bd2c-311862fccf83&quot;,&quot;f45dc54c-0424-404d-a1df-d2437b93432f&quot;,&quot;93963dff-cb58-4d5e-89b7-54ad848d248d&quot;,&quot;449f188a-96dd-4a53-b3dc-08719c3fc312&quot;,&quot;9da8001b-a434-4af6-a163-dc4c6dcabe73&quot;,&quot;40fb6e70-2ccb-4f3e-9d11-6182f2446e3a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:99,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;0c733d7a-1505-4f7d-b594-1e3653b8dc14&quot;,&quot;title&quot;:&quot;Check s3sv formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check config 0&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:178,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    python3_path: \&quot;\&quot;,\n    use_tabs: false,\n    indent_size: 2,\n    one_bind_per_line: true,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;39d01a2a-5fb3-4cdb-8f2b-ca14781e3c46&quot;,&quot;parentUUID&quot;:&quot;0c733d7a-1505-4f7d-b594-1e3653b8dc14&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 1&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:147,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    python3_path: \&quot;\&quot;,\n    use_tabs: true,\n    indent_size: 4,\n    one_bind_per_line: true,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c6de20d3-7fec-46fa-a2cc-ef17b184bfd1&quot;,&quot;parentUUID&quot;:&quot;0c733d7a-1505-4f7d-b594-1e3653b8dc14&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 2 and bad python3 path&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 2 and bad python3 path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:148,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst options = {\n    python3_path: \&quot;asdf\&quot;,\n    use_tabs: true,\n    indent_size: 2,\n    one_bind_per_line: false,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;090cb76d-cf2b-421d-b263-f241967c4e4f&quot;,&quot;parentUUID&quot;:&quot;0c733d7a-1505-4f7d-b594-1e3653b8dc14&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;39d01a2a-5fb3-4cdb-8f2b-ca14781e3c46&quot;,&quot;c6de20d3-7fec-46fa-a2cc-ef17b184bfd1&quot;,&quot;090cb76d-cf2b-421d-b263-f241967c4e4f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:473,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;3c7c6667-85cf-41ec-a3bc-2c9fa50df643&quot;,&quot;title&quot;:&quot;Check FSM for vhdl&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/fsm.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for vhdl Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:165,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e09c5dcc-833c-4a2b-a236-e5bd0d5c90db&quot;,&quot;parentUUID&quot;:&quot;3c7c6667-85cf-41ec-a3bc-2c9fa50df643&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;e09c5dcc-833c-4a2b-a236-e5bd0d5c90db&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:165,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;193537d5-8304-4587-aed3-22bdef6fafd9&quot;,&quot;title&quot;:&quot;Check FSM for verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/fsm.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for verilog Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:311,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;20ec3ac5-203d-4844-9b92-c4a211aa5470&quot;,&quot;parentUUID&quot;:&quot;193537d5-8304-4587-aed3-22bdef6fafd9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;20ec3ac5-203d-4844-9b92-c4a211aa5470&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:311,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;1d2b354d-88d5-4613-90e6-8ff9b36f3f4b&quot;,&quot;title&quot;:&quot;Check entity Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;8c13937f-a8b0-4d30-b3ac-28ab7f0a92b8&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:213,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;56f728bb-74a3-4976-9887-2134b3015c88&quot;,&quot;parentUUID&quot;:&quot;8c13937f-a8b0-4d30-b3ac-28ab7f0a92b8&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8f5ad8f4-aeb4-4769-8db1-84a7f965bfec&quot;,&quot;parentUUID&quot;:&quot;8c13937f-a8b0-4d30-b3ac-28ab7f0a92b8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;68e473af-9689-4f01-84a7-74896201edbc&quot;,&quot;parentUUID&quot;:&quot;8c13937f-a8b0-4d30-b3ac-28ab7f0a92b8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8f5ad8f4-aeb4-4769-8db1-84a7f965bfec&quot;,&quot;68e473af-9689-4f01-84a7-74896201edbc&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;4dc42849-9e65-4f8c-aa47-cfe77886d3a4&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:251,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9a4e21ad-e16a-41fc-aa00-324bbad5ba3e&quot;,&quot;parentUUID&quot;:&quot;4dc42849-9e65-4f8c-aa47-cfe77886d3a4&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;619cf02d-9427-4d0e-8900-c669b257ec93&quot;,&quot;parentUUID&quot;:&quot;4dc42849-9e65-4f8c-aa47-cfe77886d3a4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a268475b-17c7-4ff5-bd11-a455b07fda14&quot;,&quot;parentUUID&quot;:&quot;4dc42849-9e65-4f8c-aa47-cfe77886d3a4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7483faaf-c7ad-484b-ae02-f5a257ec544b&quot;,&quot;parentUUID&quot;:&quot;4dc42849-9e65-4f8c-aa47-cfe77886d3a4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;11\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;437a37ae-6b94-4487-bc99-48dc4e66c5ac&quot;,&quot;parentUUID&quot;:&quot;4dc42849-9e65-4f8c-aa47-cfe77886d3a4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;619cf02d-9427-4d0e-8900-c669b257ec93&quot;,&quot;a268475b-17c7-4ff5-bd11-a455b07fda14&quot;,&quot;7483faaf-c7ad-484b-ae02-f5a257ec544b&quot;,&quot;437a37ae-6b94-4487-bc99-48dc4e66c5ac&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:199,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fea74f7c-ed08-4a25-9f0a-08a3b8ef1c41&quot;,&quot;parentUUID&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0cbe4b8d-be76-434a-8fdc-dad828df7883&quot;,&quot;parentUUID&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6aad7f42-d416-4b44-b23c-30fc709066e1&quot;,&quot;parentUUID&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input reg port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input reg port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;g\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c2151109-fd46-40fb-99d0-29f98d939822&quot;,&quot;parentUUID&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;h\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;843bdd9b-ed09-4373-a9e1-dd783e6fbbbf&quot;,&quot;parentUUID&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;i\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b138e362-f7d4-4d64-b649-f2ae70df934c&quot;,&quot;parentUUID&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;j\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c0245ec9-282f-4765-8de6-77f5d0564089&quot;,&quot;parentUUID&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;k\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b868734e-06a4-44a4-861b-338b08cc7f6a&quot;,&quot;parentUUID&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[7];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;l\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ffe64656-d98d-45f3-9392-ce3f00cba9cf&quot;,&quot;parentUUID&quot;:&quot;1e4383f3-0e1c-47fb-baf9-46937d7c7826&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;0cbe4b8d-be76-434a-8fdc-dad828df7883&quot;,&quot;6aad7f42-d416-4b44-b23c-30fc709066e1&quot;,&quot;c2151109-fd46-40fb-99d0-29f98d939822&quot;,&quot;843bdd9b-ed09-4373-a9e1-dd783e6fbbbf&quot;,&quot;b138e362-f7d4-4d64-b649-f2ae70df934c&quot;,&quot;b868734e-06a4-44a4-861b-338b08cc7f6a&quot;,&quot;ffe64656-d98d-45f3-9392-ce3f00cba9cf&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;c0245ec9-282f-4765-8de6-77f5d0564089&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;e8e847be-d0f6-414e-8e94-01d18a0ace9f&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:230,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7a4eccb0-d97a-4907-873a-d3d9c76f87d7&quot;,&quot;parentUUID&quot;:&quot;e8e847be-d0f6-414e-8e94-01d18a0ace9f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;70f4854d-6558-47d0-8108-0068e814dcad&quot;,&quot;parentUUID&quot;:&quot;e8e847be-d0f6-414e-8e94-01d18a0ace9f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;n\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2bdae50c-afc3-4c3b-ba38-0deda3fd462b&quot;,&quot;parentUUID&quot;:&quot;e8e847be-d0f6-414e-8e94-01d18a0ace9f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;p\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;067350cb-4542-41b3-a7ba-f396b48afea2&quot;,&quot;parentUUID&quot;:&quot;e8e847be-d0f6-414e-8e94-01d18a0ace9f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;q\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;reg [1:0]\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c42ae9fd-3e01-4236-a70b-24a53061eaeb&quot;,&quot;parentUUID&quot;:&quot;e8e847be-d0f6-414e-8e94-01d18a0ace9f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;70f4854d-6558-47d0-8108-0068e814dcad&quot;,&quot;2bdae50c-afc3-4c3b-ba38-0deda3fd462b&quot;,&quot;067350cb-4542-41b3-a7ba-f396b48afea2&quot;,&quot;c42ae9fd-3e01-4236-a70b-24a53061eaeb&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;167ee592-5fff-4a29-ba28-a3edfe05921a&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:202,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2d6b456d-9c71-4cef-9710-7f95046d67a1&quot;,&quot;parentUUID&quot;:&quot;167ee592-5fff-4a29-ba28-a3edfe05921a&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;r\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;2\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;39ee6366-c580-4450-957c-bb7414184515&quot;,&quot;parentUUID&quot;:&quot;167ee592-5fff-4a29-ba28-a3edfe05921a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;39ee6366-c580-4450-957c-bb7414184515&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f831b97b-b610-4836-925e-228b9c575e95&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:209,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dcc84c8f-55dc-4e46-ba4c-f757ae0d25fb&quot;,&quot;parentUUID&quot;:&quot;f831b97b-b610-4836-925e-228b9c575e95&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;586bbb10-3249-40df-87bc-1b6468cd229f&quot;,&quot;parentUUID&quot;:&quot;f831b97b-b610-4836-925e-228b9c575e95&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;586bbb10-3249-40df-87bc-1b6468cd229f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c8e755d4-aba9-4dbd-80c0-f62f8366c69f&quot;,&quot;title&quot;:&quot;Check always.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. \&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:243,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;92c48f25-be52-444d-ba76-f10b42af4094&quot;,&quot;parentUUID&quot;:&quot;c8e755d4-aba9-4dbd-80c0-f62f8366c69f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check always with sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always with sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;@(posedge a)\&quot;,\n    type: \&quot;always\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7ec985ae-b07b-4778-b19e-5a6fd88d9d3b&quot;,&quot;parentUUID&quot;:&quot;c8e755d4-aba9-4dbd-80c0-f62f8366c69f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_comb without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_comb without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_comb\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0035c83d-4b6e-4669-a030-8bc187d5be6b&quot;,&quot;parentUUID&quot;:&quot;c8e755d4-aba9-4dbd-80c0-f62f8366c69f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_ff without sensitive list and with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_ff without sensitive list and with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_ff\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a7ab7678-7423-4919-a445-b4cc3224f722&quot;,&quot;parentUUID&quot;:&quot;c8e755d4-aba9-4dbd-80c0-f62f8366c69f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_latch without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_latch without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_latch\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7f4cfbfe-dd23-40d0-a71e-8f2bf63800eb&quot;,&quot;parentUUID&quot;:&quot;c8e755d4-aba9-4dbd-80c0-f62f8366c69f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7ec985ae-b07b-4778-b19e-5a6fd88d9d3b&quot;,&quot;0035c83d-4b6e-4669-a030-8bc187d5be6b&quot;,&quot;a7ab7678-7423-4919-a445-b4cc3224f722&quot;,&quot;7f4cfbfe-dd23-40d0-a71e-8f2bf63800eb&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;da2d5173-261d-4171-bea4-6db9fd2e1fe2&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:305,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c601aa75-e5f0-4ba6-9bde-3c9d832f7599&quot;,&quot;parentUUID&quot;:&quot;da2d5173-261d-4171-bea4-6db9fd2e1fe2&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;test_entity_name_dut\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;test_entity_name\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0c24bdf2-4383-4586-a0b3-3afcf1de4718&quot;,&quot;parentUUID&quot;:&quot;da2d5173-261d-4171-bea4-6db9fd2e1fe2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;0c24bdf2-4383-4586-a0b3-3afcf1de4718&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;25042e31-fba7-47a3-8cec-fe161d154254&quot;,&quot;title&quot;:&quot;Check interface declaration Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;b78e4629-22f7-416b-84ee-34e7a295700f&quot;,&quot;title&quot;:&quot;Check global.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. \&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:232,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1048d805-a7ff-4325-bbe3-6971e65b2cd2&quot;,&quot;parentUUID&quot;:&quot;b78e4629-22f7-416b-84ee-34e7a295700f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eaa71c64-acb6-45b4-9dd5-1b7a1ff2e24f&quot;,&quot;parentUUID&quot;:&quot;b78e4629-22f7-416b-84ee-34e7a295700f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is interface declaration&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check type is interface declaration&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.INTERFACE_DECLARATION);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;800dd2d0-a1b7-49f4-abf4-a0ea265862bf&quot;,&quot;parentUUID&quot;:&quot;b78e4629-22f7-416b-84ee-34e7a295700f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;eaa71c64-acb6-45b4-9dd5-1b7a1ff2e24f&quot;,&quot;800dd2d0-a1b7-49f4-abf4-a0ea265862bf&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;a0203dd2-d88f-47fe-8a71-8b34b2aca3d6&quot;,&quot;title&quot;:&quot;Check interfaces.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. \&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:302,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_interface_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8186069e-6212-4e57-8feb-a23b154d6154&quot;,&quot;parentUUID&quot;:&quot;a0203dd2-d88f-47fe-8a71-8b34b2aca3d6&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check interface 0&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[0], \&quot;interface_0\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;710ccff5-0af2-4c39-af36-a61eb35b8160&quot;,&quot;parentUUID&quot;:&quot;a0203dd2-d88f-47fe-8a71-8b34b2aca3d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check interface 1&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[1], \&quot;interface_1\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;69efe525-97d5-4409-8676-5fae8c539f2a&quot;,&quot;parentUUID&quot;:&quot;a0203dd2-d88f-47fe-8a71-8b34b2aca3d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;710ccff5-0af2-4c39-af36-a61eb35b8160&quot;,&quot;69efe525-97d5-4409-8676-5fae8c539f2a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;709e381e-db4b-4e9f-bba4-1c7c426b8486&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:235,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;108d41f8-98f3-46aa-9fd3-f59399c1e206&quot;,&quot;parentUUID&quot;:&quot;709e381e-db4b-4e9f-bba4-1c7c426b8486&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst logic_item_0 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 9,\n            column: 0\n        },\n        name: \&quot;l_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst logic_item_1 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 10,\n            column: 0\n        },\n        name: \&quot;l_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;slot_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    logic: [logic_item_0, logic_item_1]\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;62994096-7c71-4187-964d-054fe4280e81&quot;,&quot;parentUUID&quot;:&quot;709e381e-db4b-4e9f-bba4-1c7c426b8486&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;62994096-7c71-4187-964d-054fe4280e81&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;5e7f181a-d5da-4f1a-8e32-d3cf85d82b9f&quot;,&quot;title&quot;:&quot;Check package Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;628024de-a950-4c47-b788-ca4fd0867a1b&quot;,&quot;title&quot;:&quot;Check package.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. \&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:296,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1621f6c1-2337-4e63-b410-f834aef6ca57&quot;,&quot;parentUUID&quot;:&quot;628024de-a950-4c47-b788-ca4fd0867a1b&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_pkg&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;939f4fae-de51-4b75-8395-f40cf9e3aa40&quot;,&quot;parentUUID&quot;:&quot;628024de-a950-4c47-b788-ca4fd0867a1b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is package&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check type is package&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e7b6fa9c-d5a8-4bb5-abe4-62cad7fd8204&quot;,&quot;parentUUID&quot;:&quot;628024de-a950-4c47-b788-ca4fd0867a1b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;939f4fae-de51-4b75-8395-f40cf9e3aa40&quot;,&quot;e7b6fa9c-d5a8-4bb5-abe4-62cad7fd8204&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;96b2d3e4-66ed-465d-9d00-1f427a454d4f&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:217,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;40cca4e5-8a1d-4d25-9e61-3b555a2b7fbc&quot;,&quot;parentUUID&quot;:&quot;96b2d3e4-66ed-465d-9d00-1f427a454d4f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e8a9be42-d9b0-41c7-8529-f1209b9d5c09&quot;,&quot;parentUUID&quot;:&quot;96b2d3e4-66ed-465d-9d00-1f427a454d4f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d6ea93d1-8875-4795-8fe5-c6f105cb8735&quot;,&quot;parentUUID&quot;:&quot;96b2d3e4-66ed-465d-9d00-1f427a454d4f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7a6e9042-4990-496e-9933-e8fc210d15e5&quot;,&quot;parentUUID&quot;:&quot;96b2d3e4-66ed-465d-9d00-1f427a454d4f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;e8a9be42-d9b0-41c7-8529-f1209b9d5c09&quot;,&quot;d6ea93d1-8875-4795-8fe5-c6f105cb8735&quot;,&quot;7a6e9042-4990-496e-9933-e8fc210d15e5&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;84a0ea63-5643-4abf-88f8-36facff874a0&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:293,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2d58d8c3-f1f4-4f2e-b940-9254f433d76e&quot;,&quot;parentUUID&quot;:&quot;84a0ea63-5643-4abf-88f8-36facff874a0&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;058c65a9-550b-45f3-98e5-59db6afd5ecb&quot;,&quot;parentUUID&quot;:&quot;84a0ea63-5643-4abf-88f8-36facff874a0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;058c65a9-550b-45f3-98e5-59db6afd5ecb&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;37664e92-dd4a-470a-8118-d179f5015a87&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:241,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ab514680-644e-44a2-872f-fe050b4887be&quot;,&quot;parentUUID&quot;:&quot;37664e92-dd4a-470a-8118-d179f5015a87&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;op_list\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;enum {ADD, SUB}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4c1d01de-e444-4ec3-a104-a8b331920d2d&quot;,&quot;parentUUID&quot;:&quot;37664e92-dd4a-470a-8118-d179f5015a87&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;port_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;struct {logic [4:0] a, b; logic [9:0] m;}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;560e2630-3aee-4098-a423-97deabb7faad&quot;,&quot;parentUUID&quot;:&quot;37664e92-dd4a-470a-8118-d179f5015a87&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4c1d01de-e444-4ec3-a104-a8b331920d2d&quot;,&quot;560e2630-3aee-4098-a423-97deabb7faad&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;876001d7-843c-4806-94bf-daf9aea19883&quot;,&quot;title&quot;:&quot;Check entity VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;6c3d9d8a-40af-48ad-9eef-2a91d2d84934&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3eb5c65e-428f-402d-b420-574167f8893b&quot;,&quot;parentUUID&quot;:&quot;6c3d9d8a-40af-48ad-9eef-2a91d2d84934&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;921a8780-a3cc-4516-8365-42ec3ceefc0e&quot;,&quot;parentUUID&quot;:&quot;6c3d9d8a-40af-48ad-9eef-2a91d2d84934&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;00b5b9df-f62c-4d82-b456-38e782243b2c&quot;,&quot;parentUUID&quot;:&quot;6c3d9d8a-40af-48ad-9eef-2a91d2d84934&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;921a8780-a3cc-4516-8365-42ec3ceefc0e&quot;,&quot;00b5b9df-f62c-4d82-b456-38e782243b2c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f9c9ff28-e62c-4773-ac4c-47f090bb53b9&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e95de804-5825-40fc-8e24-cb46121adcb7&quot;,&quot;parentUUID&quot;:&quot;f9c9ff28-e62c-4773-ac4c-47f090bb53b9&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;integer\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;865fa7f4-43a7-4f3a-b27f-cfd1a14097ee&quot;,&quot;parentUUID&quot;:&quot;f9c9ff28-e62c-4773-ac4c-47f090bb53b9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;302a60da-a473-4e45-8d97-e570b68f59af&quot;,&quot;parentUUID&quot;:&quot;f9c9ff28-e62c-4773-ac4c-47f090bb53b9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c654be23-9fe3-4bec-8f52-c5f1fe622e69&quot;,&quot;parentUUID&quot;:&quot;f9c9ff28-e62c-4773-ac4c-47f090bb53b9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;716dc824-c522-4b08-ab90-eec18c5f4dbd&quot;,&quot;parentUUID&quot;:&quot;f9c9ff28-e62c-4773-ac4c-47f090bb53b9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;865fa7f4-43a7-4f3a-b27f-cfd1a14097ee&quot;,&quot;302a60da-a473-4e45-8d97-e570b68f59af&quot;,&quot;c654be23-9fe3-4bec-8f52-c5f1fe622e69&quot;,&quot;716dc824-c522-4b08-ab90-eec18c5f4dbd&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;521d6b2a-d532-4c71-a2b8-3ff655ff917f&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e852802f-ceda-48d2-a168-ef72b6df29fa&quot;,&quot;parentUUID&quot;:&quot;521d6b2a-d532-4c71-a2b8-3ff655ff917f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;x\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aa2ce07e-e036-4235-97a1-d13b6b6778cd&quot;,&quot;parentUUID&quot;:&quot;521d6b2a-d532-4c71-a2b8-3ff655ff917f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;y\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;out\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9d94449d-0060-4b92-a149-7e53536eebfb&quot;,&quot;parentUUID&quot;:&quot;521d6b2a-d532-4c71-a2b8-3ff655ff917f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check inout port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check inout port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;z\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;inout\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9a004c71-1b7d-44c5-a25c-89e15fdba919&quot;,&quot;parentUUID&quot;:&quot;521d6b2a-d532-4c71-a2b8-3ff655ff917f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check std_logic_vector port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check std_logic_vector port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;393e4c89-6d6b-4b61-be12-8908efe5566b&quot;,&quot;parentUUID&quot;:&quot;521d6b2a-d532-4c71-a2b8-3ff655ff917f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check port with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check port with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: &#x27;\&quot;0010\&quot;&#x27;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6809b864-d5a5-4445-8bff-f0ad87c5dccd&quot;,&quot;parentUUID&quot;:&quot;521d6b2a-d532-4c71-a2b8-3ff655ff917f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4b9923e2-ca89-402f-975d-6e35fa30799c&quot;,&quot;parentUUID&quot;:&quot;521d6b2a-d532-4c71-a2b8-3ff655ff917f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fed4c09f-65e6-44f1-a226-313329d94709&quot;,&quot;parentUUID&quot;:&quot;521d6b2a-d532-4c71-a2b8-3ff655ff917f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;aa2ce07e-e036-4235-97a1-d13b6b6778cd&quot;,&quot;9d94449d-0060-4b92-a149-7e53536eebfb&quot;,&quot;9a004c71-1b7d-44c5-a25c-89e15fdba919&quot;,&quot;393e4c89-6d6b-4b61-be12-8908efe5566b&quot;,&quot;6809b864-d5a5-4445-8bff-f0ad87c5dccd&quot;,&quot;4b9923e2-ca89-402f-975d-6e35fa30799c&quot;,&quot;fed4c09f-65e6-44f1-a226-313329d94709&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;633ab930-4718-4823-9c30-16d911e1ca06&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b473d019-b3c2-4d30-99ab-bbde1b63094b&quot;,&quot;parentUUID&quot;:&quot;633ab930-4718-4823-9c30-16d911e1ca06&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;364cf899-5c24-490e-bada-582fda4661da&quot;,&quot;parentUUID&quot;:&quot;633ab930-4718-4823-9c30-16d911e1ca06&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;45086250-1eaf-41d9-962a-90c24c33a06c&quot;,&quot;parentUUID&quot;:&quot;633ab930-4718-4823-9c30-16d911e1ca06&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c822a567-a355-4731-b132-9f2d061bbab8&quot;,&quot;parentUUID&quot;:&quot;633ab930-4718-4823-9c30-16d911e1ca06&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;364cf899-5c24-490e-bada-582fda4661da&quot;,&quot;45086250-1eaf-41d9-962a-90c24c33a06c&quot;,&quot;c822a567-a355-4731-b132-9f2d061bbab8&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2338ada4-0206-4e95-ba64-76334bc21e17&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ec01607f-cfda-493b-af8a-37a81b06602b&quot;,&quot;parentUUID&quot;:&quot;2338ada4-0206-4e95-ba64-76334bc21e17&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8e4268ba-7095-4a2a-9056-1ae594e9ec29&quot;,&quot;parentUUID&quot;:&quot;2338ada4-0206-4e95-ba64-76334bc21e17&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e8812710-224c-4de6-a995-79f92238b83c&quot;,&quot;parentUUID&quot;:&quot;2338ada4-0206-4e95-ba64-76334bc21e17&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8e4268ba-7095-4a2a-9056-1ae594e9ec29&quot;,&quot;e8812710-224c-4de6-a995-79f92238b83c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7fad5c60-221a-4069-9f34-c0051a5ab4a8&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fa497563-389a-4b83-a534-2ab56481d77b&quot;,&quot;parentUUID&quot;:&quot;7fad5c60-221a-4069-9f34-c0051a5ab4a8&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, END)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;09cbc6a0-e3c3-4db0-9aa3-27efee2df255&quot;,&quot;parentUUID&quot;:&quot;7fad5c60-221a-4069-9f34-c0051a5ab4a8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;09cbc6a0-e3c3-4db0-9aa3-27efee2df255&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;fc7fe8ad-f9f8-489c-8534-c0a6ddc3af19&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;57691e3c-771f-4db1-a940-f1c06691338b&quot;,&quot;parentUUID&quot;:&quot;fc7fe8ad-f9f8-489c-8534-c0a6ddc3af19&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(minutes : integer := 0; seconds : integer := 0)\&quot;,\n    return: \&quot;return integer\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aafbfcdf-76ba-4c56-af93-28c05106d8b4&quot;,&quot;parentUUID&quot;:&quot;fc7fe8ad-f9f8-489c-8534-c0a6ddc3af19&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;aafbfcdf-76ba-4c56-af93-28c05106d8b4&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;d8fae642-054d-4cb8-93e3-7b432fc5bc9a&quot;,&quot;title&quot;:&quot;Check process.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. \&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:117,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;46d48811-73e2-47a2-8442-dfb6f3dc09fb&quot;,&quot;parentUUID&quot;:&quot;d8fae642-054d-4cb8-93e3-7b432fc5bc9a&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check without sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6a05893f-44f9-4b1d-84d6-8e2a8298f472&quot;,&quot;parentUUID&quot;:&quot;d8fae642-054d-4cb8-93e3-7b432fc5bc9a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check with sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;clk0, reset\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9ecac8dc-3589-48db-a9ca-80c27f77f1e6&quot;,&quot;parentUUID&quot;:&quot;d8fae642-054d-4cb8-93e3-7b432fc5bc9a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;331624e5-90f8-4848-9ada-5d633dcef9e7&quot;,&quot;parentUUID&quot;:&quot;d8fae642-054d-4cb8-93e3-7b432fc5bc9a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;6a05893f-44f9-4b1d-84d6-8e2a8298f472&quot;,&quot;9ecac8dc-3589-48db-a9ca-80c27f77f1e6&quot;,&quot;331624e5-90f8-4848-9ada-5d633dcef9e7&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f640df6c-1799-41ff-a41f-5cf2923359e2&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e24b57dd-4afe-46b1-a545-413c38e176ae&quot;,&quot;parentUUID&quot;:&quot;f640df6c-1799-41ff-a41f-5cf2923359e2&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;uut_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c2fbdb26-930d-4240-b312-ab32bd93c2c4&quot;,&quot;parentUUID&quot;:&quot;f640df6c-1799-41ff-a41f-5cf2923359e2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9a83bfdc-3ceb-4db0-abe3-8fbcd9090a12&quot;,&quot;parentUUID&quot;:&quot;f640df6c-1799-41ff-a41f-5cf2923359e2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c2fbdb26-930d-4240-b312-ab32bd93c2c4&quot;,&quot;9a83bfdc-3ceb-4db0-abe3-8fbcd9090a12&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;435915c4-f3e3-48f8-9547-8c101fde08aa&quot;,&quot;title&quot;:&quot;Check package VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;e9c84ae8-1b9a-4766-b13a-6520952acad2&quot;,&quot;title&quot;:&quot;Check pacakge.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. \&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a5aa6daa-2e24-4b05-a41b-7000b7f42206&quot;,&quot;parentUUID&quot;:&quot;e9c84ae8-1b9a-4766-b13a-6520952acad2&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_package_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a21c6ebb-d558-4352-989a-7e00fa7ab7e1&quot;,&quot;parentUUID&quot;:&quot;e9c84ae8-1b9a-4766-b13a-6520952acad2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common_1.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;99187082-c860-48a9-badf-355914feaf71&quot;,&quot;parentUUID&quot;:&quot;e9c84ae8-1b9a-4766-b13a-6520952acad2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;a21c6ebb-d558-4352-989a-7e00fa7ab7e1&quot;,&quot;99187082-c860-48a9-badf-355914feaf71&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;8af30120-cecf-4add-bf65-5af39f652eb1&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4592966f-dfb8-4e0f-9d03-7a58598f84f7&quot;,&quot;parentUUID&quot;:&quot;8af30120-cecf-4add-bf65-5af39f652eb1&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;38cf4477-572a-4244-9a14-929cd575ddea&quot;,&quot;parentUUID&quot;:&quot;8af30120-cecf-4add-bf65-5af39f652eb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fa1bca94-1b46-48d2-87f1-cc5472da4e34&quot;,&quot;parentUUID&quot;:&quot;8af30120-cecf-4add-bf65-5af39f652eb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;720d7df4-4688-4b32-b8e3-cab03b1b70ee&quot;,&quot;parentUUID&quot;:&quot;8af30120-cecf-4add-bf65-5af39f652eb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;38cf4477-572a-4244-9a14-929cd575ddea&quot;,&quot;fa1bca94-1b46-48d2-87f1-cc5472da4e34&quot;,&quot;720d7df4-4688-4b32-b8e3-cab03b1b70ee&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;202a6a58-9b94-4a6a-ac0a-4f7d1aeda943&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b3cdcfb0-7a23-4f46-af05-d2bd49941c43&quot;,&quot;parentUUID&quot;:&quot;202a6a58-9b94-4a6a-ac0a-4f7d1aeda943&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a67da585-9830-4672-94ba-d8ba9216f5aa&quot;,&quot;parentUUID&quot;:&quot;202a6a58-9b94-4a6a-ac0a-4f7d1aeda943&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5f2511c4-6ef4-4e71-a7ae-5155a57fdd70&quot;,&quot;parentUUID&quot;:&quot;202a6a58-9b94-4a6a-ac0a-4f7d1aeda943&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eec7be66-a769-46b3-a561-e3435218f261&quot;,&quot;parentUUID&quot;:&quot;202a6a58-9b94-4a6a-ac0a-4f7d1aeda943&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;a67da585-9830-4672-94ba-d8ba9216f5aa&quot;,&quot;5f2511c4-6ef4-4e71-a7ae-5155a57fdd70&quot;,&quot;eec7be66-a769-46b3-a561-e3435218f261&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;b6caad4e-a43a-46de-a5c5-057ef77690bf&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5cf5a0de-7dc8-4662-9f78-0e4a8d43ff8c&quot;,&quot;parentUUID&quot;:&quot;b6caad4e-a43a-46de-a5c5-057ef77690bf&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, ENDS)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5d7f97dd-325f-401c-adfd-7e85c24792ad&quot;,&quot;parentUUID&quot;:&quot;b6caad4e-a43a-46de-a5c5-057ef77690bf&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5d7f97dd-325f-401c-adfd-7e85c24792ad&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;d63162bd-0718-4cd3-9bf6-3f2dd518a937&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7ba55caf-c1a9-4ea4-8dcd-324b45ea74b5&quot;,&quot;parentUUID&quot;:&quot;d63162bd-0718-4cd3-9bf6-3f2dd518a937&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(signal minutes: in integer; signal seconds: out integer;)\&quot;,\n    return: \&quot;\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5dbf553b-7594-404f-9e7a-337092ccb52e&quot;,&quot;parentUUID&quot;:&quot;d63162bd-0718-4cd3-9bf6-3f2dd518a937&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5dbf553b-7594-404f-9e7a-337092ccb52e&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;3736d1eb-6f4a-4e2f-894d-f8f3ced5e75d&quot;,&quot;title&quot;:&quot;Test local process&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/process/process.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check exec successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:14,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;echo \&quot;hello world!\&quot;&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;hello world!&#x27;,\n    stderr: &#x27;&#x27;,\n    return_value: 0,\n    successful: true\n};\nconst os = process.platform;\nif (os === &#x27;win32&#x27;) {\n    expected_result.stdout = \&quot;\\\&quot;hello world!\\\&quot;\&quot;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bd96149d-1460-490c-9965-f325378b318b&quot;,&quot;parentUUID&quot;:&quot;3736d1eb-6f4a-4e2f-894d-f8f3ced5e75d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check exec not successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec not successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;asdf&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;&#x27;,\n    stderr: &#x27;/bin/sh: 1: asdf: not found&#x27;,\n    return_value: -1,\n    successful: false\n};\nconst os = process.platform;\nif (os === &#x27;darwin&#x27; || os === &#x27;win32&#x27;) {\n    expected_result.stderr = &#x27;&#x27;;\n    result.stderr = &#x27;&#x27;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9b17cfcb-3e1d-40f4-b3c9-ea5d8dbcd5c3&quot;,&quot;parentUUID&quot;:&quot;3736d1eb-6f4a-4e2f-894d-f8f3ced5e75d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;bd96149d-1460-490c-9965-f325378b318b&quot;,&quot;9b17cfcb-3e1d-40f4-b3c9-ea5d8dbcd5c3&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:26,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;80f3636c-1fb5-49ed-b3ac-84c5a4c0e5bb&quot;,&quot;title&quot;:&quot;Test utils&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/process/process.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check create temporal file&quot;,&quot;fullTitle&quot;:&quot;Test utils Check create temporal file&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const expected_text = \&quot;sample of text\&quot;;\nconst tmp_file_path = await (0, utils_1.create_temp_file)(expected_text);\nconst fs = require(&#x27;fs&#x27;);\nconst current_text = fs.readFileSync(tmp_file_path);\n(0, assert_1.equal)(current_text, expected_text);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;480096eb-a7a3-4e06-a4e4-11c9c583f571&quot;,&quot;parentUUID&quot;:&quot;80f3636c-1fb5-49ed-b3ac-84c5a4c0e5bb&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;480096eb-a7a3-4e06-a4e4-11c9c583f571&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f6c7438a-47f4-482b-af5e-7fb5026069ef&quot;,&quot;title&quot;:&quot;Test Python utils&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/process/python.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/python.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check get_python3_path in system path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in system path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:93,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5fb27ee3-ee49-4c14-b5de-2dbb630727d4&quot;,&quot;parentUUID&quot;:&quot;f6c7438a-47f4-482b-af5e-7fb5026069ef&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in custom path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in custom path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:63,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;medium&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;this.timeout(5000);\nconst opt = {\n    path: \&quot;/usr/bin/python3\&quot;\n};\nconst system_os = (0, utils_1.get_os)();\nif (system_os === common.OS.MAC) {\n    opt.path = \&quot;/usr/local/opt/python@3.9/bin/python3.9\&quot;;\n}\nelse if (system_os === common.OS.WINDOWS) {\n    opt.path = \&quot;C:\\\\hostedtoolcache\\\\windows\\\\Python\\\\3.9.13\\\\x64\\\\python3.exe\&quot;;\n}\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b4f17261-6577-4dbd-8d83-e172ca0b17b9&quot;,&quot;parentUUID&quot;:&quot;f6c7438a-47f4-482b-af5e-7fb5026069ef&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in a bad custom path &quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in a bad custom path &quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:95,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;/usr/bin/python999\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;33613491-afcc-40e8-b9a7-3e065187de6e&quot;,&quot;parentUUID&quot;:&quot;f6c7438a-47f4-482b-af5e-7fb5026069ef&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package and true&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package and true&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:135,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = &#x27;time&#x27;;\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package(result_path.python_path, package_name);\n(0, assert_1.equal)(result, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8470c154-542c-49c0-903e-c1ece4fbb522&quot;,&quot;parentUUID&quot;:&quot;f6c7438a-47f4-482b-af5e-7fb5026069ef&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package and false&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package and false&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:252,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = &#x27;time1234&#x27;;\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package(result_path.python_path, package_name);\n(0, assert_1.equal)(result, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e2ac1a0a-339f-4d6c-92f2-dafda42fd292&quot;,&quot;parentUUID&quot;:&quot;f6c7438a-47f4-482b-af5e-7fb5026069ef&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and true&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and true&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:172,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ef1153f0-e722-4fd2-899a-0bcab1e74a6c&quot;,&quot;parentUUID&quot;:&quot;f6c7438a-47f4-482b-af5e-7fb5026069ef&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and false&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and false&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:245,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os123&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b4ea2856-717d-480b-9ad3-2d3d7dc53c89&quot;,&quot;parentUUID&quot;:&quot;f6c7438a-47f4-482b-af5e-7fb5026069ef&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5fb27ee3-ee49-4c14-b5de-2dbb630727d4&quot;,&quot;b4f17261-6577-4dbd-8d83-e172ca0b17b9&quot;,&quot;33613491-afcc-40e8-b9a7-3e065187de6e&quot;,&quot;8470c154-542c-49c0-903e-c1ece4fbb522&quot;,&quot;e2ac1a0a-339f-4d6c-92f2-dafda42fd292&quot;,&quot;ef1153f0-e722-4fd2-899a-0bcab1e74a6c&quot;,&quot;b4ea2856-717d-480b-9ad3-2d3d7dc53c89&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1055,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;title&quot;:&quot;Check template vhdl element&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/template/template.spec.ts&quot;,&quot;file&quot;:&quot;/tests/template/template.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check cocotb&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check cocotb&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:34,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cd7d64c8-4894-45f7-a34a-5a8af17e818e&quot;,&quot;parentUUID&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:35,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;175e0f6d-c036-49bf-b2cd-4ce6bf8d4c7f&quot;,&quot;parentUUID&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:25,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d0d5e5b2-f396-4d1b-90dd-1ccd52e6d135&quot;,&quot;parentUUID&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_component&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_component&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;648d3ad2-77c7-4d47-b254-5d7311e74705&quot;,&quot;parentUUID&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_instance&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_instance&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c6c80c07-f330-4f78-aa2a-f8acf4595ba3&quot;,&quot;parentUUID&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_signal&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_signal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;58e755d9-f12f-4a35-a3e5-d51d5dfd08a6&quot;,&quot;parentUUID&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_instance&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_mix_instance&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:25,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f21c734b-7caf-4ff1-a373-5f88eb9bcdd0&quot;,&quot;parentUUID&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_mix_testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:25,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9c9f9eb4-b93c-449e-b56f-80521125b78d&quot;,&quot;parentUUID&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_mix_testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:149,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;68ffbdf2-0e90-4536-8cdb-65671e027177&quot;,&quot;parentUUID&quot;:&quot;7c060b2b-bcfc-46a5-9937-bd564b86386d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;cd7d64c8-4894-45f7-a34a-5a8af17e818e&quot;,&quot;175e0f6d-c036-49bf-b2cd-4ce6bf8d4c7f&quot;,&quot;d0d5e5b2-f396-4d1b-90dd-1ccd52e6d135&quot;,&quot;648d3ad2-77c7-4d47-b254-5d7311e74705&quot;,&quot;c6c80c07-f330-4f78-aa2a-f8acf4595ba3&quot;,&quot;58e755d9-f12f-4a35-a3e5-d51d5dfd08a6&quot;,&quot;f21c734b-7caf-4ff1-a373-5f88eb9bcdd0&quot;,&quot;9c9f9eb4-b93c-449e-b56f-80521125b78d&quot;,&quot;68ffbdf2-0e90-4536-8cdb-65671e027177&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:355,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;44008be7-59e3-481d-bcbe-e0c1681eae57&quot;,&quot;title&quot;:&quot;Check template verilog element&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/template/template.spec.ts&quot;,&quot;file&quot;:&quot;/tests/template/template.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check cocotb&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check cocotb&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:251,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4b4bb3ee-6161-4603-9371-2298cf525817&quot;,&quot;parentUUID&quot;:&quot;44008be7-59e3-481d-bcbe-e0c1681eae57&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:286,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;72a20413-dcf5-4d32-b51c-49360d2f2062&quot;,&quot;parentUUID&quot;:&quot;44008be7-59e3-481d-bcbe-e0c1681eae57&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:204,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;318a0ca7-77b8-43e9-b3c7-44ce80ea60d7&quot;,&quot;parentUUID&quot;:&quot;44008be7-59e3-481d-bcbe-e0c1681eae57&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:294,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0a8d009c-1c16-4ed8-9a49-3561648fd501&quot;,&quot;parentUUID&quot;:&quot;44008be7-59e3-481d-bcbe-e0c1681eae57&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_signal&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check hdl_element_signal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:221,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b61a27e7-526b-4bf7-928d-1346fe46a44a&quot;,&quot;parentUUID&quot;:&quot;44008be7-59e3-481d-bcbe-e0c1681eae57&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_instance&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check hdl_element_mix_instance&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:287,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;167e791b-32ca-4755-bc63-f155e6dcc5e2&quot;,&quot;parentUUID&quot;:&quot;44008be7-59e3-481d-bcbe-e0c1681eae57&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check hdl_element_mix_testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:226,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a381b250-6590-4bc9-ab49-1398472d88c6&quot;,&quot;parentUUID&quot;:&quot;44008be7-59e3-481d-bcbe-e0c1681eae57&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check hdl_element_mix_testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:294,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: common.TYPE_INSTANCE_DECLARATION.INLINE,\n    clock_generation_style: common.TYPE_CLOCK_GENERATION_STYLE.IFELSE\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b70eaa9d-7d3e-4ffc-b7f5-461d7363b1b7&quot;,&quot;parentUUID&quot;:&quot;44008be7-59e3-481d-bcbe-e0c1681eae57&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4b4bb3ee-6161-4603-9371-2298cf525817&quot;,&quot;72a20413-dcf5-4d32-b51c-49360d2f2062&quot;,&quot;318a0ca7-77b8-43e9-b3c7-44ce80ea60d7&quot;,&quot;0a8d009c-1c16-4ed8-9a49-3561648fd501&quot;,&quot;b61a27e7-526b-4bf7-928d-1346fe46a44a&quot;,&quot;167e791b-32ca-4755-bc63-f155e6dcc5e2&quot;,&quot;a381b250-6590-4bc9-ab49-1398472d88c6&quot;,&quot;b70eaa9d-7d3e-4ffc-b7f5-461d7363b1b7&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2063,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c0a33d7d-780a-47c9-8bca-45423623df9e&quot;,&quot;title&quot;:&quot;Check get language&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From path Verilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.v&#x27;;\nconst lang_expected = general_1.HDL_LANG.VERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;01f19110-d135-4518-b012-0114ca3d7d59&quot;,&quot;parentUUID&quot;:&quot;c0a33d7d-780a-47c9-8bca-45423623df9e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.sv&#x27;;\nconst lang_expected = general_1.HDL_LANG.SYSTEMVERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7984dd83-dbab-4176-b88f-b2acc24083ba&quot;,&quot;parentUUID&quot;:&quot;c0a33d7d-780a-47c9-8bca-45423623df9e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path VHDL&quot;,&quot;fullTitle&quot;:&quot;Check get language From path VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.vhd&#x27;;\nconst lang_expected = general_1.HDL_LANG.VHDL;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6718bfff-1d07-4878-8832-5d8150663d8e&quot;,&quot;parentUUID&quot;:&quot;c0a33d7d-780a-47c9-8bca-45423623df9e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path NONE&quot;,&quot;fullTitle&quot;:&quot;Check get language From path NONE&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.txt&#x27;;\nconst lang_expected = general_1.HDL_LANG.NONE;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9d9d1b6b-265c-4ec6-9912-9238990f69ad&quot;,&quot;parentUUID&quot;:&quot;c0a33d7d-780a-47c9-8bca-45423623df9e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;01f19110-d135-4518-b012-0114ca3d7d59&quot;,&quot;7984dd83-dbab-4176-b88f-b2acc24083ba&quot;,&quot;6718bfff-1d07-4878-8832-5d8150663d8e&quot;,&quot;9d9d1b6b-265c-4ec6-9912-9238990f69ad&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;e0943d96-4446-464e-8017-caed76eca56f&quot;,&quot;title&quot;:&quot;Check remove comments&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Remove comments VHDL&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n-- One line comment\n-- One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n/           \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_vhdl(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;66bd998f-58ce-4eff-a2a1-014104aa406a&quot;,&quot;parentUUID&quot;:&quot;e0943d96-4446-464e-8017-caed76eca56f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Remove comments Verilog&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n// One line comment\n// One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n            \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_verilog(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bba510bc-6b64-4fd3-b6b6-12c9d2f90162&quot;,&quot;parentUUID&quot;:&quot;e0943d96-4446-464e-8017-caed76eca56f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;66bd998f-58ce-4eff-a2a1-014104aa406a&quot;,&quot;bba510bc-6b64-4fd3-b6b6-12c9d2f90162&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;807a47c9-3b3b-4a5b-b55e-6233eb99127f&quot;,&quot;title&quot;:&quot;Check get top level with regex&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From VHDL code&quot;,&quot;fullTitle&quot;:&quot;Check get top level with regex From VHDL code&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;it(`Get top level VHDL`, async function () {\n    const code_dummy = `\n    library ieee;\n    use ieee.std_logic_1164.all;\n    use ieee.numeric_std.all;\n    entity test_entity_name is\n    generic (\n        a : integer;\n        b : unsigned;\n        c : signed;\n        d : std_logic;\n        e : std_logic_vector;\n        f : std_logic_vector(5 downto 0)\n      );\n    port(\n      g : in std_logic;\n      h : out std_logic;\n      i : inout std_logic\n    );\n    end test_entity_name;  \n    architecture e_arch of test_entity_name is\n    begin \n    end e_arch;\n    `;\n    const expected = &#x27;test_entity_name&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n    (0, assert_1.equal)(current, expected);\n});\nit(`Get top level Verilog`, async function () {\n    const code_dummy = `\n    module test_entity_name2 \n        #(\n            parameter a=8,\n            parameter b=9,\n            parameter c=10, d=11\n        )\n        (\n            input e,\n            output f,\n            input reg g,\n            input wire h,\n            input reg [7:0] i, j,\n            input wire [9:0] k,\n            output wire [9:0] l\n        );  \n    \n        function [7:0] sum;  \n            input [7:0] a, b;  \n            begin  \n                sum = a + b;  \n            end  \n        endfunction\n    \n        wire m;\n        wire n, p;\n        reg [1:0] q;\n    \n        localparam r = 2;\n    \n        always @(posedge a) begin : label_0\n        end\n    \n        always_comb begin\n        end\n    \n        always_ff begin : label_1\n        end\n    \n        always_latch begin\n        end\n    \n        test_entity_name \n        #(\n          .a(a ),\n          .b(b ),\n          .c(c ),\n          .d (d )\n        )\n        test_entity_name_dut (\n          .e (e ),\n          .f (f ),\n          .g (g ),\n          .h (h ),\n          .i (i ),\n          .j (j ),\n          .k (k ),\n          .l  ( l)\n        );\n      \n    endmodule\n    `;\n    const expected = &#x27;test_entity_name2&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n    (0, assert_1.equal)(current, expected);\n});&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9f93b087-6801-477e-827f-31fc3bd757b3&quot;,&quot;parentUUID&quot;:&quot;807a47c9-3b3b-4a5b-b55e-6233eb99127f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9f93b087-6801-477e-827f-31fc3bd757b3&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;title&quot;:&quot;Check hover VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/number.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;0011\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;de4245f7-870f-43f6-aa7d-e46d328cb5c9&quot;,&quot;parentUUID&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1101\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a17c06be-35ec-4ffe-9402-cd19a5cb183d&quot;,&quot;parentUUID&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1_10_0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e261fb15-8fef-4b37-8689-82967eb8af0f&quot;,&quot;parentUUID&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;0aB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;661cebe0-ef6e-4bb8-a9d9-361e5878dc9b&quot;,&quot;parentUUID&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;aaB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;754f977a-cb24-4920-ad91-e69dce403b40&quot;,&quot;parentUUID&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;a_a_b0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6cd31433-e164-4a79-9d2d-917f8c48e1b2&quot;,&quot;parentUUID&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;0175\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;30b5033b-9d77-4b42-816d-647d2b618556&quot;,&quot;parentUUID&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;O\&quot;232\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cff61ccf-9e86-4eec-a8eb-c5b4121619b3&quot;,&quot;parentUUID&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;2_3_2\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;250cbf96-d02a-49ab-bde9-82acf7d2f9d9&quot;,&quot;parentUUID&quot;:&quot;5ccbed2d-11d3-49a6-b2a1-83ca93401f89&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;de4245f7-870f-43f6-aa7d-e46d328cb5c9&quot;,&quot;a17c06be-35ec-4ffe-9402-cd19a5cb183d&quot;,&quot;e261fb15-8fef-4b37-8689-82967eb8af0f&quot;,&quot;661cebe0-ef6e-4bb8-a9d9-361e5878dc9b&quot;,&quot;754f977a-cb24-4920-ad91-e69dce403b40&quot;,&quot;6cd31433-e164-4a79-9d2d-917f8c48e1b2&quot;,&quot;30b5033b-9d77-4b42-816d-647d2b618556&quot;,&quot;cff61ccf-9e86-4eec-a8eb-c5b4121619b3&quot;,&quot;250cbf96-d02a-49ab-bde9-82acf7d2f9d9&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;title&quot;:&quot;Check hover Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/number.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b0011&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c11ee010-fca3-4aa4-b951-c32f072e2fe5&quot;,&quot;parentUUID&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1101&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;69cb784d-15b5-4195-a98b-d8e240483cfc&quot;,&quot;parentUUID&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1_10_0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6ba19a64-ac58-470f-8043-bdae1384c132&quot;,&quot;parentUUID&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;h0aB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b5511ed4-5003-4009-8c6d-cb442382703c&quot;,&quot;parentUUID&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;haaB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;03551b4b-79ec-4d71-aaac-92ae1d469d19&quot;,&quot;parentUUID&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;ha_a_b0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7243c8b4-b291-4226-8996-66f5fce41ecc&quot;,&quot;parentUUID&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o0175&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7fe7afb6-b977-42a3-9b87-1437b2de8b84&quot;,&quot;parentUUID&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o232&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0959f5e3-91ce-4133-b8b8-839a240e266e&quot;,&quot;parentUUID&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o2_3_2&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;92cc3c80-c1ef-4a2f-920b-d527b2996171&quot;,&quot;parentUUID&quot;:&quot;2167651e-e6e0-4fb8-899a-4c03bc916d61&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c11ee010-fca3-4aa4-b951-c32f072e2fe5&quot;,&quot;69cb784d-15b5-4195-a98b-d8e240483cfc&quot;,&quot;6ba19a64-ac58-470f-8043-bdae1384c132&quot;,&quot;b5511ed4-5003-4009-8c6d-cb442382703c&quot;,&quot;03551b4b-79ec-4d71-aaac-92ae1d469d19&quot;,&quot;7243c8b4-b291-4226-8996-66f5fce41ecc&quot;,&quot;7fe7afb6-b977-42a3-9b87-1437b2de8b84&quot;,&quot;0959f5e3-91ce-4133-b8b8-839a240e266e&quot;,&quot;92cc3c80-c1ef-4a2f-920b-d527b2996171&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:3,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[&quot;c4ec1dde-8e30-43a6-bff4-d48181c4381f&quot;,&quot;1eb913b8-9f79-4184-ab39-7acf0613f05b&quot;],&quot;duration&quot;:0,&quot;root&quot;:true,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;meta&quot;:{&quot;mocha&quot;:{&quot;version&quot;:&quot;9.2.2&quot;},&quot;mochawesome&quot;:{&quot;options&quot;:{&quot;quiet&quot;:false,&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;saveHtml&quot;:true,&quot;saveJson&quot;:true,&quot;consoleReporter&quot;:&quot;spec&quot;,&quot;useInlineDiffs&quot;:false,&quot;code&quot;:true},&quot;version&quot;:&quot;7.1.3&quot;},&quot;marge&quot;:{&quot;options&quot;:{&quot;id&quot;:&quot;default&quot;},&quot;version&quot;:&quot;6.2.0&quot;}}}" data-config="{&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;reportDir&quot;:&quot;mochawesome-report&quot;,&quot;reportTitle&quot;:&quot;colibri2&quot;,&quot;reportPageTitle&quot;:&quot;Mochawesome Report&quot;,&quot;inline&quot;:false,&quot;inlineAssets&quot;:false,&quot;cdn&quot;:false,&quot;charts&quot;:false,&quot;enableCharts&quot;:false,&quot;code&quot;:true,&quot;enableCode&quot;:true,&quot;autoOpen&quot;:false,&quot;overwrite&quot;:true,&quot;timestamp&quot;:false,&quot;ts&quot;:false,&quot;showPassed&quot;:true,&quot;showFailed&quot;:true,&quot;showPending&quot;:true,&quot;showSkipped&quot;:false,&quot;showHooks&quot;:&quot;failed&quot;,&quot;saveJson&quot;:true,&quot;saveHtml&quot;:true,&quot;dev&quot;:false,&quot;assetsDir&quot;:&quot;mochawesome-report/assets&quot;,&quot;jsonFile&quot;:&quot;/home/runner/work/colibri2/colibri2/mochawesome-report/mochawesome.json&quot;,&quot;htmlFile&quot;:&quot;/home/runner/work/colibri2/colibri2/mochawesome-report/mochawesome.html&quot;}"><div id="report"></div><script src="assets/app.js"></script></body></html>