#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023f2f9d4400 .scope module, "controller_test" "controller_test" 2 3;
 .timescale 0 0;
P_0000023f2f9e3520 .param/l "ADD" 1 2 5, +C4<00000000000000000000000000000010>;
P_0000023f2f9e3558 .param/l "AND" 1 2 5, +C4<00000000000000000000000000000011>;
P_0000023f2f9e3590 .param/l "HLT" 1 2 5, +C4<00000000000000000000000000000000>;
P_0000023f2f9e35c8 .param/l "JMP" 1 2 5, +C4<00000000000000000000000000000111>;
P_0000023f2f9e3600 .param/l "LDA" 1 2 5, +C4<00000000000000000000000000000101>;
P_0000023f2f9e3638 .param/l "SKZ" 1 2 5, +C4<00000000000000000000000000000001>;
P_0000023f2f9e3670 .param/l "STO" 1 2 5, +C4<00000000000000000000000000000110>;
P_0000023f2f9e36a8 .param/l "XOR" 1 2 5, +C4<00000000000000000000000000000100>;
v0000023f2fa707f0_0 .net "data_e", 0 0, v0000023f2f9d4630_0;  1 drivers
v0000023f2fa70890_0 .net "halt", 0 0, v0000023f2fa0f4a0_0;  1 drivers
v0000023f2fa70930_0 .net "inc_pc", 0 0, v0000023f2fa0f540_0;  1 drivers
v0000023f2fa706b0_0 .net "ld_ac", 0 0, v0000023f2fa70020_0;  1 drivers
v0000023f2fa70f70_0 .net "ld_ir", 0 0, v0000023f2fa700c0_0;  1 drivers
v0000023f2fa71010_0 .net "ld_pc", 0 0, v0000023f2fa70160_0;  1 drivers
v0000023f2fa709d0_0 .var "opcode", 2 0;
v0000023f2fa70a70_0 .var "phase", 2 0;
v0000023f2fa70b10_0 .net "rd", 0 0, v0000023f2fa70340_0;  1 drivers
v0000023f2fa70cf0_0 .net "sel", 0 0, v0000023f2fa703e0_0;  1 drivers
v0000023f2fa710b0_0 .net "wr", 0 0, v0000023f2fa70480_0;  1 drivers
v0000023f2fa70bb0_0 .var "zero", 0 0;
S_0000023f2f9e36f0 .scope module, "controller_inst" "controller" 2 20, 3 1 0, S_0000023f2f9d4400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero";
    .port_info 1 /INPUT 3 "phase";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 1 "sel";
    .port_info 4 /OUTPUT 1 "rd";
    .port_info 5 /OUTPUT 1 "ld_ir";
    .port_info 6 /OUTPUT 1 "halt";
    .port_info 7 /OUTPUT 1 "inc_pc";
    .port_info 8 /OUTPUT 1 "ld_ac";
    .port_info 9 /OUTPUT 1 "wr";
    .port_info 10 /OUTPUT 1 "ld_pc";
    .port_info 11 /OUTPUT 1 "data_e";
P_0000023f2f9863b0 .param/l "ADD" 1 3 17, +C4<00000000000000000000000000000010>;
P_0000023f2f9863e8 .param/l "ALU_OP" 1 3 18, +C4<00000000000000000000000000000110>;
P_0000023f2f986420 .param/l "AND" 1 3 17, +C4<00000000000000000000000000000011>;
P_0000023f2f986458 .param/l "HLT" 1 3 17, +C4<00000000000000000000000000000000>;
P_0000023f2f986490 .param/l "IDLE" 1 3 18, +C4<00000000000000000000000000000011>;
P_0000023f2f9864c8 .param/l "INST_ADDR" 1 3 18, +C4<00000000000000000000000000000000>;
P_0000023f2f986500 .param/l "INST_FETCH" 1 3 18, +C4<00000000000000000000000000000001>;
P_0000023f2f986538 .param/l "INST_LOAD" 1 3 18, +C4<00000000000000000000000000000010>;
P_0000023f2f986570 .param/l "JMP" 1 3 17, +C4<00000000000000000000000000000111>;
P_0000023f2f9865a8 .param/l "LDA" 1 3 17, +C4<00000000000000000000000000000101>;
P_0000023f2f9865e0 .param/l "OP_ADDR" 1 3 18, +C4<00000000000000000000000000000100>;
P_0000023f2f986618 .param/l "OP_FETCH" 1 3 18, +C4<00000000000000000000000000000101>;
P_0000023f2f986650 .param/l "SKZ" 1 3 17, +C4<00000000000000000000000000000001>;
P_0000023f2f986688 .param/l "STO" 1 3 17, +C4<00000000000000000000000000000110>;
P_0000023f2f9866c0 .param/l "STORE" 1 3 18, +C4<00000000000000000000000000000111>;
P_0000023f2f9866f8 .param/l "XOR" 1 3 17, +C4<00000000000000000000000000000100>;
v0000023f2f986a10_0 .var "INTER_ALUOP", 0 0;
v0000023f2f9c7050_0 .var "INTER_HALT", 0 0;
v0000023f2f986da0_0 .var "INTER_JMP", 0 0;
v0000023f2f9e3880_0 .var "INTER_SKZ", 0 0;
v0000023f2f9d4590_0 .var "INTER_STO", 0 0;
v0000023f2f9d4630_0 .var "data_e", 0 0;
v0000023f2fa0f4a0_0 .var "halt", 0 0;
v0000023f2fa0f540_0 .var "inc_pc", 0 0;
v0000023f2fa70020_0 .var "ld_ac", 0 0;
v0000023f2fa700c0_0 .var "ld_ir", 0 0;
v0000023f2fa70160_0 .var "ld_pc", 0 0;
v0000023f2fa70200_0 .net "opcode", 2 0, v0000023f2fa709d0_0;  1 drivers
v0000023f2fa702a0_0 .net "phase", 2 0, v0000023f2fa70a70_0;  1 drivers
v0000023f2fa70340_0 .var "rd", 0 0;
v0000023f2fa703e0_0 .var "sel", 0 0;
v0000023f2fa70480_0 .var "wr", 0 0;
v0000023f2fa70d90_0 .net "zero", 0 0, v0000023f2fa70bb0_0;  1 drivers
E_0000023f2fa140d0/0 .event anyedge, v0000023f2fa70200_0, v0000023f2fa70d90_0, v0000023f2fa702a0_0, v0000023f2f9c7050_0;
E_0000023f2fa140d0/1 .event anyedge, v0000023f2f986a10_0, v0000023f2f9e3880_0, v0000023f2f986da0_0, v0000023f2f9d4590_0;
E_0000023f2fa140d0 .event/or E_0000023f2fa140d0/0, E_0000023f2fa140d0/1;
S_0000023f2fa71a40 .scope task, "expect" "expect" 2 36, 2 36 0, S_0000023f2f9d4400;
 .timescale 0 0;
v0000023f2fa71290_0 .var "exp_out", 8 0;
TD_controller_test.expect ;
    %load/vec4 v0000023f2fa70cf0_0;
    %load/vec4 v0000023f2fa70b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023f2fa70f70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023f2fa70930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023f2fa70890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023f2fa71010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023f2fa707f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023f2fa706b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023f2fa710b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023f2fa71290_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 39 "$display", "\012TEST FAILED" {0 0 0};
    %vpi_call 2 40 "$display", "time\011opcode phase zero sel rd ld_ir inc_pc halt ld_pc data_e ld_ac wr" {0 0 0};
    %vpi_call 2 41 "$display", "====\011====== ===== ==== === == ===== ====== ==== ===== ====== ===== ==" {0 0 0};
    %vpi_call 2 42 "$display", "%0d\011%d      %d     %b    %b   %b  %b     %b      %b    %b     %b      %b     %b", $time, v0000023f2fa709d0_0, v0000023f2fa70a70_0, v0000023f2fa70bb0_0, v0000023f2fa70cf0_0, v0000023f2fa70b10_0, v0000023f2fa70f70_0, v0000023f2fa70930_0, v0000023f2fa70890_0, v0000023f2fa71010_0, v0000023f2fa707f0_0, v0000023f2fa706b0_0, v0000023f2fa710b0_0 {0 0 0};
    %vpi_call 2 45 "$display", "WANT\011                  %b   %b  %b     %b      %b    %b     %b      %b     %b", &PV<v0000023f2fa71290_0, 8, 1>, &PV<v0000023f2fa71290_0, 7, 1>, &PV<v0000023f2fa71290_0, 6, 1>, &PV<v0000023f2fa71290_0, 5, 1>, &PV<v0000023f2fa71290_0, 4, 1>, &PV<v0000023f2fa71290_0, 3, 1>, &PV<v0000023f2fa71290_0, 2, 1>, &PV<v0000023f2fa71290_0, 1, 1>, &PV<v0000023f2fa71290_0, 0, 1> {0 0 0};
    %vpi_call 2 47 "$finish" {0 0 0};
T_0.0 ;
    %end;
    .scope S_0000023f2f9e36f0;
T_1 ;
    %wait E_0000023f2fa140d0;
    %load/vec4 v0000023f2fa70200_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023f2fa70200_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_1.2;
    %jmp/1 T_1.1, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023f2fa70200_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
T_1.1;
    %flag_get/vec4 4;
    %jmp/1 T_1.0, 4;
    %load/vec4 v0000023f2fa70200_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_1.0;
    %store/vec4 v0000023f2f986a10_0, 0, 1;
    %load/vec4 v0000023f2fa70200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000023f2f9c7050_0, 0, 1;
    %load/vec4 v0000023f2fa70200_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.3, 4;
    %load/vec4 v0000023f2fa70d90_0;
    %and;
T_1.3;
    %store/vec4 v0000023f2f9e3880_0, 0, 1;
    %load/vec4 v0000023f2fa70200_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000023f2f986da0_0, 0, 1;
    %load/vec4 v0000023f2fa70200_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000023f2f9d4590_0, 0, 1;
    %load/vec4 v0000023f2fa702a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa703e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2f9d4630_0, 0, 1;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa703e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa70340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2f9d4630_0, 0, 1;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa703e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa70340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2f9d4630_0, 0, 1;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa703e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa70340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2f9d4630_0, 0, 1;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa703e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa700c0_0, 0, 1;
    %load/vec4 v0000023f2f9c7050_0;
    %store/vec4 v0000023f2fa0f4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa0f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2f9d4630_0, 0, 1;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa703e0_0, 0, 1;
    %load/vec4 v0000023f2f986a10_0;
    %store/vec4 v0000023f2fa70340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2f9d4630_0, 0, 1;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa703e0_0, 0, 1;
    %load/vec4 v0000023f2f986a10_0;
    %store/vec4 v0000023f2fa70340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f4a0_0, 0, 1;
    %load/vec4 v0000023f2f9e3880_0;
    %store/vec4 v0000023f2fa0f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70020_0, 0, 1;
    %load/vec4 v0000023f2f986da0_0;
    %store/vec4 v0000023f2fa70160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70480_0, 0, 1;
    %load/vec4 v0000023f2f9d4590_0;
    %store/vec4 v0000023f2f9d4630_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa703e0_0, 0, 1;
    %load/vec4 v0000023f2f986a10_0;
    %store/vec4 v0000023f2fa70340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa0f540_0, 0, 1;
    %load/vec4 v0000023f2f986a10_0;
    %store/vec4 v0000023f2fa70020_0, 0, 1;
    %load/vec4 v0000023f2f986da0_0;
    %store/vec4 v0000023f2fa70160_0, 0, 1;
    %load/vec4 v0000023f2f9d4590_0;
    %store/vec4 v0000023f2fa70480_0, 0, 1;
    %load/vec4 v0000023f2f9d4590_0;
    %store/vec4 v0000023f2f9d4630_0, 0, 1;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023f2f9d4400;
T_2 ;
    %vpi_call 2 52 "$dumpfile", "controller_test.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023f2f9d4400 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f2fa70bb0_0, 0, 1;
    %vpi_call 2 57 "$write", "Testing opcode HLT phase" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f2fa709d0_0, 0, 3;
    %vpi_call 2 58 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 59 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 60 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 61 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 62 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 48, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 63 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 64 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 65 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 66 "$write", "\012" {0 0 0};
    %vpi_call 2 68 "$write", "Testing opcode SKZ phase" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f2fa709d0_0, 0, 3;
    %vpi_call 2 69 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 70 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 71 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 72 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 73 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 74 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 75 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f2fa70bb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 77 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 78 "$write", "\012" {0 0 0};
    %vpi_call 2 80 "$write", "Testing opcode ADD phase" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f2fa709d0_0, 0, 3;
    %vpi_call 2 81 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 82 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 83 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 84 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 85 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 86 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 87 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 88 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 130, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 89 "$write", "\012" {0 0 0};
    %vpi_call 2 91 "$write", "Testing opcode AND phase" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f2fa709d0_0, 0, 3;
    %vpi_call 2 92 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 93 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 94 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 95 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 96 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 97 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 98 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 99 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 130, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 100 "$write", "\012" {0 0 0};
    %vpi_call 2 102 "$write", "Testing opcode XOR phase" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023f2fa709d0_0, 0, 3;
    %vpi_call 2 103 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 104 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 105 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 106 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 107 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 108 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 109 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 110 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 130, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 111 "$write", "\012" {0 0 0};
    %vpi_call 2 113 "$write", "Testing opcode LDA phase" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023f2fa709d0_0, 0, 3;
    %vpi_call 2 114 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 115 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 116 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 117 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 118 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 119 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 120 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 121 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 130, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 122 "$write", "\012" {0 0 0};
    %vpi_call 2 124 "$write", "Testing opcode STO phase" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023f2fa709d0_0, 0, 3;
    %vpi_call 2 125 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 126 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 127 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 128 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 129 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 130 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 131 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 132 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 5, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 133 "$write", "\012" {0 0 0};
    %vpi_call 2 135 "$write", "Testing opcode JMP phase" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023f2fa709d0_0, 0, 3;
    %vpi_call 2 136 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 137 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 138 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 139 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 140 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 141 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 142 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 143 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023f2fa70a70_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0000023f2fa71290_0, 0, 9;
    %fork TD_controller_test.expect, S_0000023f2fa71a40;
    %join;
    %vpi_call 2 145 "$display", "\012TEST PASSED" {0 0 0};
    %vpi_call 2 146 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\controller_test.v";
    "./controller.v";
