#! /home/zan/App/oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1176-gb86d7c82-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/home/zan/App/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/zan/App/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/zan/App/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/zan/App/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/zan/App/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555556f7b9d0 .scope module, "DUT_code_for_TB" "DUT_code_for_TB" 2 4;
 .timescale -9 -9;
L_0x7fbde59a4018 .functor BUFT 1, C4<00000000010000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x555556f9cd70_0 .net "address", 31 0, L_0x7fbde59a4018;  1 drivers
v0x555556f9ce50_0 .var "clk", 0 0;
v0x555556f9cf10_0 .var "data_in", 7 0;
v0x555556f9d000_0 .net "data_out", 7 0, L_0x555556f9f8f0;  1 drivers
v0x555556f9d0f0_0 .net "done", 0 0, L_0x555556f9e9d0;  1 drivers
v0x555556f9d230_0 .var "en", 0 0;
v0x555556f9d320_0 .var/i "file_input", 31 0;
v0x555556f9d400_0 .var/i "file_output", 31 0;
v0x555556f9d4e0_0 .var "reset", 0 0;
v0x555556f9d580_0 .net "we", 0 0, L_0x555556f9f830;  1 drivers
E_0x555556f6db30 .event anyedge, v0x555556f99cf0_0;
S_0x555556f73e80 .scope module, "test" "uart" 2 16, 3 4 0, S_0x555556f7b9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "we";
    .port_info 7 /OUTPUT 32 "address";
v0x555556f9c5b0_0 .net "address", 31 0, L_0x7fbde59a4018;  alias, 1 drivers
v0x555556f9c6c0_0 .net "clk", 0 0, v0x555556f9ce50_0;  1 drivers
v0x555556f9c760_0 .net "data", 0 0, L_0x555556f9e500;  1 drivers
v0x555556f9c850_0 .net "data_in", 7 0, v0x555556f9cf10_0;  1 drivers
v0x555556f9c8f0_0 .net "data_out", 7 0, L_0x555556f9f8f0;  alias, 1 drivers
v0x555556f9c9e0_0 .net "done", 0 0, L_0x555556f9e9d0;  alias, 1 drivers
v0x555556f9cab0_0 .net "en", 0 0, v0x555556f9d230_0;  1 drivers
v0x555556f9cb80_0 .net "reset", 0 0, v0x555556f9d4e0_0;  1 drivers
v0x555556f9cc70_0 .net "we", 0 0, L_0x555556f9f830;  alias, 1 drivers
S_0x555556f75100 .scope module, "test0" "uart_tx" 3 15, 4 1 0, S_0x555556f73e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 1 "data_tx";
    .port_info 5 /OUTPUT 1 "done";
P_0x555556f74990 .param/l "Baudrate" 0 4 9, +C4<00000000000000000010011100010000>;
P_0x555556f749d0 .param/l "clk_tx" 0 4 8, +C4<00000000000000001100001101010000>;
P_0x555556f74a10 .param/l "halfBaud" 0 4 11, +C4<0000000000000000000000000000000000000000000000000000000000000010>;
L_0x555556f76170 .functor AND 1, L_0x555556f9d620, L_0x555556f9d7b0, C4<1>, C4<1>;
L_0x555556f77060 .functor AND 1, L_0x555556f76170, L_0x555556f9d940, C4<1>, C4<1>;
L_0x555556f4e760 .functor AND 1, L_0x555556f77060, L_0x555556f9dab0, C4<1>, C4<1>;
L_0x555556f4f8a0 .functor AND 1, L_0x555556f9dc30, L_0x555556f9ddb0, C4<1>, C4<1>;
L_0x555556f9e060 .functor AND 1, L_0x555556f4f8a0, L_0x555556f9dfc0, C4<1>, C4<1>;
L_0x555556f9e310 .functor AND 1, L_0x555556f9e060, L_0x555556f9e270, C4<1>, C4<1>;
L_0x555556f9e570 .functor OR 1, v0x555556f9a290_0, L_0x555556f4e760, C4<0>, C4<0>;
L_0x555556f9e500 .functor OR 1, L_0x555556f9e570, L_0x555556f9e6d0, C4<0>, C4<0>;
L_0x555556f9e9d0 .functor BUFZ 1, L_0x555556f4e760, C4<0>, C4<0>, C4<0>;
v0x555556f772f0_0 .net *"_ivl_1", 0 0, L_0x555556f9d620;  1 drivers
v0x555556f4e880_0 .net *"_ivl_10", 0 0, L_0x555556f77060;  1 drivers
v0x555556f4e950_0 .net *"_ivl_13", 0 0, L_0x555556f9dab0;  1 drivers
v0x555556f4fa00_0 .net *"_ivl_17", 0 0, L_0x555556f9dc30;  1 drivers
v0x555556f4fb30_0 .net *"_ivl_19", 0 0, L_0x555556f9dd10;  1 drivers
v0x555556f99110_0 .net *"_ivl_21", 0 0, L_0x555556f9ddb0;  1 drivers
v0x555556f991d0_0 .net *"_ivl_22", 0 0, L_0x555556f4f8a0;  1 drivers
v0x555556f992b0_0 .net *"_ivl_25", 0 0, L_0x555556f9dfc0;  1 drivers
v0x555556f99390_0 .net *"_ivl_26", 0 0, L_0x555556f9e060;  1 drivers
v0x555556f99470_0 .net *"_ivl_29", 0 0, L_0x555556f9e170;  1 drivers
v0x555556f99550_0 .net *"_ivl_3", 0 0, L_0x555556f9d6c0;  1 drivers
v0x555556f99630_0 .net *"_ivl_31", 0 0, L_0x555556f9e270;  1 drivers
v0x555556f996f0_0 .net *"_ivl_36", 0 0, L_0x555556f9e570;  1 drivers
v0x555556f997d0_0 .net *"_ivl_39", 0 0, L_0x555556f9e630;  1 drivers
v0x555556f998b0_0 .net *"_ivl_40", 0 0, L_0x555556f9e6d0;  1 drivers
v0x555556f99990_0 .net *"_ivl_5", 0 0, L_0x555556f9d7b0;  1 drivers
v0x555556f99a50_0 .net *"_ivl_6", 0 0, L_0x555556f76170;  1 drivers
v0x555556f99b30_0 .net *"_ivl_9", 0 0, L_0x555556f9d940;  1 drivers
v0x555556f99c10_0 .var "baud_counter", 3 0;
v0x555556f99cf0_0 .net "clk", 0 0, v0x555556f9ce50_0;  alias, 1 drivers
v0x555556f99db0_0 .var "count", 7 0;
v0x555556f99e90_0 .net "data", 7 0, v0x555556f9cf10_0;  alias, 1 drivers
v0x555556f99f70_0 .var "data_shift", 7 0;
v0x555556f9a050_0 .net "data_tx", 0 0, L_0x555556f9e500;  alias, 1 drivers
v0x555556f9a110_0 .net "done", 0 0, L_0x555556f9e9d0;  alias, 1 drivers
v0x555556f9a1d0_0 .net "en", 0 0, v0x555556f9d230_0;  alias, 1 drivers
v0x555556f9a290_0 .var "idle", 0 0;
v0x555556f9a350_0 .net "parity", 0 0, L_0x555556f9e460;  1 drivers
v0x555556f9a410_0 .net "reset", 0 0, v0x555556f9d4e0_0;  alias, 1 drivers
v0x555556f9a4d0_0 .net "stop", 0 0, L_0x555556f4e760;  1 drivers
v0x555556f9a590_0 .net "switch", 0 0, L_0x555556f9e310;  1 drivers
v0x555556f9a650_0 .var "temp", 0 0;
E_0x555556f7b520 .event posedge, v0x555556f9a410_0, v0x555556f9a650_0;
E_0x555556f7b840 .event posedge, v0x555556f9a410_0, v0x555556f99cf0_0;
L_0x555556f9d620 .part v0x555556f99c10_0, 3, 1;
L_0x555556f9d6c0 .part v0x555556f99c10_0, 2, 1;
L_0x555556f9d7b0 .reduce/nor L_0x555556f9d6c0;
L_0x555556f9d940 .part v0x555556f99c10_0, 1, 1;
L_0x555556f9dab0 .part v0x555556f99c10_0, 0, 1;
L_0x555556f9dc30 .part v0x555556f99c10_0, 3, 1;
L_0x555556f9dd10 .part v0x555556f99c10_0, 2, 1;
L_0x555556f9ddb0 .reduce/nor L_0x555556f9dd10;
L_0x555556f9dfc0 .part v0x555556f99c10_0, 1, 1;
L_0x555556f9e170 .part v0x555556f99c10_0, 0, 1;
L_0x555556f9e270 .reduce/nor L_0x555556f9e170;
L_0x555556f9e460 .reduce/xor v0x555556f9cf10_0;
L_0x555556f9e630 .part v0x555556f99f70_0, 0, 1;
L_0x555556f9e6d0 .functor MUXZ 1, L_0x555556f9e630, L_0x555556f9e460, L_0x555556f9e310, C4<>;
S_0x555556f73470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 57, 4 57 0, S_0x555556f75100;
 .timescale 0 0;
v0x555556f771c0_0 .var/i "i", 31 0;
S_0x555556f9a810 .scope module, "test1" "uart_rx" 3 20, 5 1 0, S_0x555556f73e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data_tx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "we";
P_0x555556f414a0 .param/l "Baudrate" 0 5 10, +C4<00000000000000000010011100010000>;
P_0x555556f414e0 .param/l "address_rx" 0 5 14, C4<00000000010000000000000100000000>;
P_0x555556f41520 .param/l "clk_rx" 0 5 9, +C4<00000000000000001100001101010000>;
P_0x555556f41560 .param/l "halfBaud" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000000000000010>;
L_0x555556f9ea40 .functor OR 1, v0x555556f9d4e0_0, L_0x555556f9f2b0, C4<0>, C4<0>;
L_0x555556f9eab0 .functor NOT 1, v0x555556f9bf80_0, C4<0>, C4<0>, C4<0>;
L_0x555556f9ed80 .functor AND 1, L_0x555556f9eb20, L_0x555556f9ec90, C4<1>, C4<1>;
L_0x555556f9ef60 .functor AND 1, L_0x555556f9ed80, L_0x555556f9ee90, C4<1>, C4<1>;
L_0x555556f9f2b0 .functor AND 1, L_0x555556f9ef60, L_0x555556f9f1d0, C4<1>, C4<1>;
L_0x555556f9f6e0 .functor AND 1, L_0x555556f9f4b0, L_0x555556f9f5f0, C4<1>, C4<1>;
L_0x555556f9f830 .functor AND 1, L_0x555556f9f2b0, L_0x555556f9f6e0, C4<1>, C4<1>;
v0x555556f9afb0_0 .net *"_ivl_10", 0 0, L_0x555556f9ed80;  1 drivers
v0x555556f9b0b0_0 .net *"_ivl_13", 0 0, L_0x555556f9ee90;  1 drivers
v0x555556f9b190_0 .net *"_ivl_14", 0 0, L_0x555556f9ef60;  1 drivers
v0x555556f9b250_0 .net *"_ivl_17", 0 0, L_0x555556f9f0a0;  1 drivers
v0x555556f9b330_0 .net *"_ivl_19", 0 0, L_0x555556f9f1d0;  1 drivers
v0x555556f9b440_0 .net *"_ivl_23", 7 0, L_0x555556f9f410;  1 drivers
v0x555556f9b520_0 .net *"_ivl_27", 0 0, L_0x555556f9f5f0;  1 drivers
v0x555556f9b600_0 .net *"_ivl_28", 0 0, L_0x555556f9f6e0;  1 drivers
v0x555556f9b6e0_0 .net *"_ivl_5", 0 0, L_0x555556f9eb20;  1 drivers
v0x555556f9b7c0_0 .net *"_ivl_7", 0 0, L_0x555556f9ebc0;  1 drivers
v0x555556f9b8a0_0 .net *"_ivl_9", 0 0, L_0x555556f9ec90;  1 drivers
v0x555556f9b960_0 .net "address", 31 0, L_0x7fbde59a4018;  alias, 1 drivers
v0x555556f9ba40_0 .var "baud_counter", 3 0;
v0x555556f9bb20_0 .net "clk", 0 0, v0x555556f9ce50_0;  alias, 1 drivers
v0x555556f9bbc0_0 .var "count", 7 0;
v0x555556f9bc80_0 .net "data_out", 7 0, L_0x555556f9f8f0;  alias, 1 drivers
v0x555556f9bd60_0 .var "data_shift", 8 0;
v0x555556f9be40_0 .net "data_tx", 0 0, L_0x555556f9e500;  alias, 1 drivers
v0x555556f9bee0_0 .net "en", 0 0, L_0x555556f9eab0;  1 drivers
v0x555556f9bf80_0 .var "idle", 0 0;
v0x555556f9c040_0 .net "parity", 0 0, L_0x555556f9f4b0;  1 drivers
v0x555556f9c100_0 .net "reset", 0 0, v0x555556f9d4e0_0;  alias, 1 drivers
v0x555556f9c1d0_0 .net "restore", 0 0, L_0x555556f9ea40;  1 drivers
v0x555556f9c270_0 .net "stop", 0 0, L_0x555556f9f2b0;  1 drivers
v0x555556f9c330_0 .var "temp", 0 0;
v0x555556f9c3f0_0 .net "we", 0 0, L_0x555556f9f830;  alias, 1 drivers
E_0x555556f9abf0 .event posedge, v0x555556f9a410_0, v0x555556f9c330_0;
E_0x555556f9ac50/0 .event negedge, v0x555556f9a050_0;
E_0x555556f9ac50/1 .event posedge, v0x555556f9c1d0_0;
E_0x555556f9ac50 .event/or E_0x555556f9ac50/0, E_0x555556f9ac50/1;
L_0x555556f9eb20 .part v0x555556f9ba40_0, 3, 1;
L_0x555556f9ebc0 .part v0x555556f9ba40_0, 2, 1;
L_0x555556f9ec90 .reduce/nor L_0x555556f9ebc0;
L_0x555556f9ee90 .part v0x555556f9ba40_0, 1, 1;
L_0x555556f9f0a0 .part v0x555556f9ba40_0, 0, 1;
L_0x555556f9f1d0 .reduce/nor L_0x555556f9f0a0;
L_0x555556f9f410 .part v0x555556f9bd60_0, 0, 8;
L_0x555556f9f4b0 .reduce/xor L_0x555556f9f410;
L_0x555556f9f5f0 .part v0x555556f9bd60_0, 8, 1;
L_0x555556f9f8f0 .part v0x555556f9bd60_0, 0, 8;
S_0x555556f9acb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 66, 5 66 0, S_0x555556f9a810;
 .timescale 0 0;
v0x555556f9aeb0_0 .var/i "i", 31 0;
    .scope S_0x555556f75100;
T_0 ;
    %wait E_0x555556f7b840;
    %load/vec4 v0x555556f9a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556f99db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556f9a650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555556f9a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555556f99db0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555556f99db0_0, 0;
T_0.2 ;
    %load/vec4 v0x555556f99db0_0;
    %pad/u 64;
    %cmpi/e 1, 0, 64;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x555556f9a650_0;
    %inv;
    %store/vec4 v0x555556f9a650_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556f99db0_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555556f75100;
T_1 ;
    %wait E_0x555556f7b840;
    %load/vec4 v0x555556f9a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556f9a290_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555556f9a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556f9a290_0, 0;
T_1.2 ;
    %load/vec4 v0x555556f9a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556f9a290_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556f75100;
T_2 ;
    %wait E_0x555556f7b520;
    %load/vec4 v0x555556f9a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556f99c10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555556f9a1d0_0;
    %load/vec4 v0x555556f9a4d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x555556f99c10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556f99c10_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555556f75100;
T_3 ;
    %wait E_0x555556f7b520;
    %load/vec4 v0x555556f9a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556f99f70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555556f99c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x555556f99e90_0;
    %assign/vec4 v0x555556f99f70_0, 0;
T_3.2 ;
    %fork t_1, S_0x555556f73470;
    %jmp t_0;
    .scope S_0x555556f73470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f771c0_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x555556f771c0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v0x555556f99f70_0;
    %load/vec4 v0x555556f771c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0x555556f771c0_0;
    %store/vec4 v0x555556f99f70_0, 4, 1;
    %load/vec4 v0x555556f771c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556f771c0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
    .scope S_0x555556f75100;
t_0 %join;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555556f9a810;
T_4 ;
    %wait E_0x555556f7b840;
    %load/vec4 v0x555556f9c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556f9bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556f9c330_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555556f9bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555556f9bbc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555556f9bbc0_0, 0;
T_4.2 ;
    %load/vec4 v0x555556f9bbc0_0;
    %pad/u 64;
    %cmpi/e 1, 0, 64;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x555556f9c330_0;
    %inv;
    %store/vec4 v0x555556f9c330_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556f9bbc0_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555556f9a810;
T_5 ;
    %wait E_0x555556f9ac50;
    %load/vec4 v0x555556f9c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556f9bf80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556f9bf80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555556f9a810;
T_6 ;
    %wait E_0x555556f9abf0;
    %load/vec4 v0x555556f9c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556f9ba40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555556f9bee0_0;
    %load/vec4 v0x555556f9c270_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555556f9ba40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556f9ba40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555556f9a810;
T_7 ;
    %wait E_0x555556f9abf0;
    %load/vec4 v0x555556f9c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556f9bd60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555556f9bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x555556f9be40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556f9bd60_0, 4, 5;
T_7.2 ;
    %fork t_3, S_0x555556f9acb0;
    %jmp t_2;
    .scope S_0x555556f9acb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f9aeb0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x555556f9aeb0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x555556f9bd60_0;
    %load/vec4 v0x555556f9aeb0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0x555556f9aeb0_0;
    %store/vec4 v0x555556f9bd60_0, 4, 1;
    %load/vec4 v0x555556f9aeb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556f9aeb0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %end;
    .scope S_0x555556f9a810;
t_2 %join;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555556f7b9d0;
T_8 ;
    %vpi_func 2 25 "$fopen" 32, "input.txt", "w" {0 0 0};
    %store/vec4 v0x555556f9d320_0, 0, 32;
    %vpi_func 2 26 "$fopen" 32, "output.txt", "w" {0 0 0};
    %store/vec4 v0x555556f9d400_0, 0, 32;
    %vpi_call 2 27 "$dumpfile", "DUT_code_for_TB.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555556f7b9d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f9ce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556f9d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556f9cf10_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x555556f9ce50_0;
    %inv;
    %store/vec4 v0x555556f9ce50_0, 0, 1;
    %load/vec4 v0x555556f9d4e0_0;
    %inv;
    %store/vec4 v0x555556f9d4e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555556f9ce50_0;
    %inv;
    %store/vec4 v0x555556f9ce50_0, 0, 1;
    %load/vec4 v0x555556f9d230_0;
    %inv;
    %store/vec4 v0x555556f9d230_0, 0, 1;
    %pushi/vec4 22526, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x555556f9ce50_0;
    %inv;
    %store/vec4 v0x555556f9ce50_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call 2 39 "$fclose", v0x555556f9d320_0 {0 0 0};
    %vpi_call 2 40 "$fclose", v0x555556f9d400_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x555556f7b9d0;
T_9 ;
    %wait E_0x555556f6db30;
    %load/vec4 v0x555556f9d0f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.2, 4;
    %load/vec4 v0x555556f9cf10_0;
    %cmpi/u 255, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 2 45 "$fdisplayb", v0x555556f9d320_0, v0x555556f9cf10_0 {0 0 0};
    %vpi_call 2 46 "$fdisplayb", v0x555556f9d400_0, v0x555556f9d000_0 {0 0 0};
    %load/vec4 v0x555556f9cf10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555556f9cf10_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556f9d230_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556f9d4e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556f9d4e0_0, 0;
T_9.0 ;
    %vpi_call 2 54 "$display", "done is done" {0 0 0};
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "DUT_code_for_TB.v";
    "./uart.v";
    "./uart_tx.v";
    "./uart_rx.v";
