[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/zhuyangyang/project/nju_digital_design_chisel/lab2/decoder24/vsrc"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder24|Decoder24>io_y",
    "sources":[
      "~Decoder24|Decoder24>io_en",
      "~Decoder24|Decoder24>io_x"
    ]
  }
]