0.6
2018.2
Jun 14 2018
20:41:02
F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/glbl.v,1544430773,verilog,,,,glbl,,,,,,,,
F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v,1544565740,verilog,,,,FCFO_Protocall;PCI;REARANGE;REQ_THREADER;arbiter_FCFS;arbiter_RobinRound;arbiter_priority;device_A;memory;tb_RTH_AND_MEMORY;tb_arbiter_priority;tb_fcfs,,,,,,,,
