// Seed: 3978155679
module module_0 (
    input supply0 id_0,
    output wor id_1
    , id_16,
    output tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output wor id_8,
    output supply0 id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input wor id_13,
    output uwire id_14
);
  reg id_17, id_18;
  wire id_19;
  final begin
    id_18 <= 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input logic id_2,
    input tri id_3,
    input supply1 id_4
    , id_22,
    output tri0 id_5,
    input supply1 id_6,
    output logic id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    output logic id_11,
    output wire id_12,
    input logic id_13,
    input wand id_14,
    input wor id_15,
    output wire id_16,
    input wor id_17,
    output tri0 id_18,
    output uwire id_19,
    output supply0 id_20
);
  initial
  fork
    id_7 = #1 id_2;
    id_11 <= id_13;
  join_none
  module_0(
      id_9, id_16, id_8, id_4, id_9, id_0, id_4, id_12, id_18, id_19, id_9, id_8, id_10, id_0, id_8
  );
endmodule
