<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8">
<title>Instruction Set</title>
<script>
!function(){var q=null;window.PR_SHOULD_USE_CONTINUATION=!0;
(function(){function R(a){function d(e){var b=e.charCodeAt(0);if(b!==92)return b;var a=e.charAt(1);return(b=r[a])?b:"0"<=a&&a<="7"?parseInt(e.substring(1),8):a==="u"||a==="x"?parseInt(e.substring(2),16):e.charCodeAt(1)}function g(e){if(e<32)return(e<16?"\\x0":"\\x")+e.toString(16);e=String.fromCharCode(e);return e==="\\"||e==="-"||e==="]"||e==="^"?"\\"+e:e}function b(e){var b=e.substring(1,e.length-1).match(/\\u[\dA-Fa-f]{4}|\\x[\dA-Fa-f]{2}|\\[0-3][0-7]{0,2}|\\[0-7]{1,2}|\\[\S\s]|[^\\]/g),e=[],a=
b[0]==="^",c=["["];a&&c.push("^");for(var a=a?1:0,f=b.length;a<f;++a){var h=b[a];if(/\\[bdsw]/i.test(h))c.push(h);else{var h=d(h),l;a+2<f&&"-"===b[a+1]?(l=d(b[a+2]),a+=2):l=h;e.push([h,l]);l<65||h>122||(l<65||h>90||e.push([Math.max(65,h)|32,Math.min(l,90)|32]),l<97||h>122||e.push([Math.max(97,h)&-33,Math.min(l,122)&-33]))}}e.sort(function(e,a){return e[0]-a[0]||a[1]-e[1]});b=[];f=[];for(a=0;a<e.length;++a)h=e[a],h[0]<=f[1]+1?f[1]=Math.max(f[1],h[1]):b.push(f=h);for(a=0;a<b.length;++a)h=b[a],c.push(g(h[0])),
h[1]>h[0]&&(h[1]+1>h[0]&&c.push("-"),c.push(g(h[1])));c.push("]");return c.join("")}function s(e){for(var a=e.source.match(/\[(?:[^\\\] ]|\\[\S\s])*]|\\u[\dA-Fa-f]{4}|\\x[\dA-Fa-f]{2}|\\\d+|\\[^\dux]|\(\?[!:=]|[()^]|[^()[\\^]+/g),c=a.length,d=[],f=0,h=0;f<c;++f){var l=a[f];l==="("?++h:"\\"===l.charAt(0)&&(l=+l.substring(1))&&(l<=h?d[l]=-1:a[f]=g(l))}for(f=1;f<d.length;++f)-1===d[f]&&(d[f]=++x);for(h=f=0;f<c;++f)l=a[f],l==="("?(++h,d[h]||(a[f]="(?:")):"\\"===l.charAt(0)&&(l=+l.substring(1))&&l<=h&&
(a[f]="\\"+d[l]);for(f=0;f<c;++f)"^"===a[f]&&"^"!==a[f+1]&&(a[f]="");if(e.ignoreCase&&m)for(f=0;f<c;++f)l=a[f],e=l.charAt(0),l.length>=2&&e==="["?a[f]=b(l):e!=="\\"&&(a[f]=l.replace(/[A-Za-z]/g,function(a){a=a.charCodeAt(0);return"["+String.fromCharCode(a&-33,a|32)+"]"}));return a.join("")}for(var x=0,m=!1,j=!1,k=0,c=a.length;k<c;++k){var i=a[k];if(i.ignoreCase)j=!0;else if(/[a-z]/i.test(i.source.replace(/\\u[\da-f]{4}|\\x[\da-f]{2}|\\[^UXux]/gi,""))){m=!0;j=!1;break}}for(var r={b:8,t:9,n:10,v:11,
f:12,r:13},n=[],k=0,c=a.length;k<c;++k){i=a[k];if(i.global||i.multiline)throw Error(""+i);n.push("(?:"+s(i)+")")}return RegExp(n.join("|"),j?"gi":"g")}function S(a,d){function g(a){var c=a.nodeType;if(c==1){if(!b.test(a.className)){for(c=a.firstChild;c;c=c.nextSibling)g(c);c=a.nodeName.toLowerCase();if("br"===c||"li"===c)s[j]="\n",m[j<<1]=x++,m[j++<<1|1]=a}}else if(c==3||c==4)c=a.nodeValue,c.length&&(c=d?c.replace(/\r\n?/g,"\n"):c.replace(/[\t\n\r ]+/g," "),s[j]=c,m[j<<1]=x,x+=c.length,m[j++<<1|1]=
a)}var b=/(?:^|\s)nocode(?:\s|$)/,s=[],x=0,m=[],j=0;g(a);return{a:s.join("").replace(/\n$/,""),d:m}}function H(a,d,g,b){d&&(a={a:d,e:a},g(a),b.push.apply(b,a.g))}function T(a){for(var d=void 0,g=a.firstChild;g;g=g.nextSibling)var b=g.nodeType,d=b===1?d?a:g:b===3?U.test(g.nodeValue)?a:d:d;return d===a?void 0:d}function D(a,d){function g(a){for(var j=a.e,k=[j,"pln"],c=0,i=a.a.match(s)||[],r={},n=0,e=i.length;n<e;++n){var z=i[n],w=r[z],t=void 0,f;if(typeof w==="string")f=!1;else{var h=b[z.charAt(0)];
if(h)t=z.match(h[1]),w=h[0];else{for(f=0;f<x;++f)if(h=d[f],t=z.match(h[1])){w=h[0];break}t||(w="pln")}if((f=w.length>=5&&"lang-"===w.substring(0,5))&&!(t&&typeof t[1]==="string"))f=!1,w="src";f||(r[z]=w)}h=c;c+=z.length;if(f){f=t[1];var l=z.indexOf(f),B=l+f.length;t[2]&&(B=z.length-t[2].length,l=B-f.length);w=w.substring(5);H(j+h,z.substring(0,l),g,k);H(j+h+l,f,I(w,f),k);H(j+h+B,z.substring(B),g,k)}else k.push(j+h,w)}a.g=k}var b={},s;(function(){for(var g=a.concat(d),j=[],k={},c=0,i=g.length;c<i;++c){var r=
g[c],n=r[3];if(n)for(var e=n.length;--e>=0;)b[n.charAt(e)]=r;r=r[1];n=""+r;k.hasOwnProperty(n)||(j.push(r),k[n]=q)}j.push(/[\S\s]/);s=R(j)})();var x=d.length;return g}function v(a){var d=[],g=[];a.tripleQuotedStrings?d.push(["str",/^(?:'''(?:[^'\\]|\\[\S\s]|''?(?=[^']))*(?:'''|$)|"""(?:[^"\\]|\\[\S\s]|""?(?=[^"]))*(?:"""|$)|'(?:[^'\\]|\\[\S\s])*(?:'|$)|"(?:[^"\\]|\\[\S\s])*(?:"|$))/,q,"'\""]):a.multiLineStrings?d.push(["str",/^(?:'(?:[^'\\]|\\[\S\s])*(?:'|$)|"(?:[^"\\]|\\[\S\s])*(?:"|$)|`(?:[^\\`]|\\[\S\s])*(?:`|$))/,
q,"'\"`"]):d.push(["str",/^(?:'(?:[^\n\r'\\]|\\.)*(?:'|$)|"(?:[^\n\r"\\]|\\.)*(?:"|$))/,q,"\"'"]);a.verbatimStrings&&g.push(["str",/^@"(?:[^"]|"")*(?:"|$)/,q]);var b=a.hashComments;b&&(a.cStyleComments?(b>1?d.push(["com",/^#(?:##(?:[^#]|#(?!##))*(?:###|$)|.*)/,q,"#"]):d.push(["com",/^#(?:(?:define|e(?:l|nd)if|else|error|ifn?def|include|line|pragma|undef|warning)\b|[^\n\r]*)/,q,"#"]),g.push(["str",/^<(?:(?:(?:\.\.\/)*|\/?)(?:[\w-]+(?:\/[\w-]+)+)?[\w-]+\.h(?:h|pp|\+\+)?|[a-z]\w*)>/,q])):d.push(["com",
/^#[^\n\r]*/,q,"#"]));a.cStyleComments&&(g.push(["com",/^\/\/[^\n\r]*/,q]),g.push(["com",/^\/\*[\S\s]*?(?:\*\/|$)/,q]));if(b=a.regexLiterals){var s=(b=b>1?"":"\n\r")?".":"[\\S\\s]";g.push(["lang-regex",RegExp("^(?:^^\\.?|[+-]|[!=]=?=?|\\#|%=?|&&?=?|\\(|\\*=?|[+\\-]=|->|\\/=?|::?|<<?=?|>>?>?=?|,|;|\\?|@|\\[|~|{|\\^\\^?=?|\\|\\|?=?|break|case|continue|delete|do|else|finally|instanceof|return|throw|try|typeof)\\s*("+("/(?=[^/*"+b+"])(?:[^/\\x5B\\x5C"+b+"]|\\x5C"+s+"|\\x5B(?:[^\\x5C\\x5D"+b+"]|\\x5C"+
s+")*(?:\\x5D|$))+/")+")")])}(b=a.types)&&g.push(["typ",b]);b=(""+a.keywords).replace(/^ | $/g,"");b.length&&g.push(["kwd",RegExp("^(?:"+b.replace(/[\s,]+/g,"|")+")\\b"),q]);d.push(["pln",/^\s+/,q," \r\n\t\u00a0"]);b="^.[^\\s\\w.$@'\"`/\\\\]*";a.regexLiterals&&(b+="(?!s*/)");g.push(["lit",/^@[$_a-z][\w$@]*/i,q],["typ",/^(?:[@_]?[A-Z]+[a-z][\w$@]*|\w+_t\b)/,q],["pln",/^[$_a-z][\w$@]*/i,q],["lit",/^(?:0x[\da-f]+|(?:\d(?:_\d+)*\d*(?:\.\d*)?|\.\d\+)(?:e[+-]?\d+)?)[a-z]*/i,q,"0123456789"],["pln",/^\\[\S\s]?/,
q],["pun",RegExp(b),q]);return D(d,g)}function J(a,d,g){function b(a){var c=a.nodeType;if(c==1&&!x.test(a.className))if("br"===a.nodeName)s(a),a.parentNode&&a.parentNode.removeChild(a);else for(a=a.firstChild;a;a=a.nextSibling)b(a);else if((c==3||c==4)&&g){var d=a.nodeValue,i=d.match(m);if(i)c=d.substring(0,i.index),a.nodeValue=c,(d=d.substring(i.index+i[0].length))&&a.parentNode.insertBefore(j.createTextNode(d),a.nextSibling),s(a),c||a.parentNode.removeChild(a)}}function s(a){function b(a,c){var d=
c?a.cloneNode(!1):a,e=a.parentNode;if(e){var e=b(e,1),g=a.nextSibling;e.appendChild(d);for(var i=g;i;i=g)g=i.nextSibling,e.appendChild(i)}return d}for(;!a.nextSibling;)if(a=a.parentNode,!a)return;for(var a=b(a.nextSibling,0),d;(d=a.parentNode)&&d.nodeType===1;)a=d;c.push(a)}for(var x=/(?:^|\s)nocode(?:\s|$)/,m=/\r\n?|\n/,j=a.ownerDocument,k=j.createElement("li");a.firstChild;)k.appendChild(a.firstChild);for(var c=[k],i=0;i<c.length;++i)b(c[i]);d===(d|0)&&c[0].setAttribute("value",d);var r=j.createElement("ol");
r.className="linenums";for(var d=Math.max(0,d-1|0)||0,i=0,n=c.length;i<n;++i)k=c[i],k.className="L"+(i+d)%10,k.firstChild||k.appendChild(j.createTextNode("\u00a0")),r.appendChild(k);a.appendChild(r)}function p(a,d){for(var g=d.length;--g>=0;){var b=d[g];F.hasOwnProperty(b)?E.console&&console.warn("cannot override language handler %s",b):F[b]=a}}function I(a,d){if(!a||!F.hasOwnProperty(a))a=/^\s*</.test(d)?"default-markup":"default-code";return F[a]}function K(a){var d=a.h;try{var g=S(a.c,a.i),b=g.a;
a.a=b;a.d=g.d;a.e=0;I(d,b)(a);var s=/\bMSIE\s(\d+)/.exec(navigator.userAgent),s=s&&+s[1]<=8,d=/\n/g,x=a.a,m=x.length,g=0,j=a.d,k=j.length,b=0,c=a.g,i=c.length,r=0;c[i]=m;var n,e;for(e=n=0;e<i;)c[e]!==c[e+2]?(c[n++]=c[e++],c[n++]=c[e++]):e+=2;i=n;for(e=n=0;e<i;){for(var p=c[e],w=c[e+1],t=e+2;t+2<=i&&c[t+1]===w;)t+=2;c[n++]=p;c[n++]=w;e=t}c.length=n;var f=a.c,h;if(f)h=f.style.display,f.style.display="none";try{for(;b<k;){var l=j[b+2]||m,B=c[r+2]||m,t=Math.min(l,B),A=j[b+1],G;if(A.nodeType!==1&&(G=x.substring(g,
t))){s&&(G=G.replace(d,"\r"));A.nodeValue=G;var L=A.ownerDocument,o=L.createElement("span");o.className=c[r+1];var v=A.parentNode;v.replaceChild(o,A);o.appendChild(A);g<l&&(j[b+1]=A=L.createTextNode(x.substring(t,l)),v.insertBefore(A,o.nextSibling))}g=t;g>=l&&(b+=2);g>=B&&(r+=2)}}finally{if(f)f.style.display=h}}catch(u){E.console&&console.log(u&&u.stack||u)}}var E=window,y=["break,continue,do,else,for,if,return,while"],C=[[y,"auto,case,char,const,default,double,enum,extern,float,goto,inline,int,long,register,short,signed,sizeof,static,struct,switch,typedef,union,unsigned,void,volatile"],
"catch,class,delete,false,import,new,operator,private,protected,public,this,throw,true,try,typeof"],M=[C,"alignof,align_union,asm,axiom,bool,concept,concept_map,const_cast,constexpr,decltype,delegate,dynamic_cast,explicit,export,friend,generic,late_check,mutable,namespace,nullptr,property,reinterpret_cast,static_assert,static_cast,template,typeid,typename,using,virtual,where"],V=[C,"abstract,assert,boolean,byte,extends,final,finally,implements,import,instanceof,interface,null,native,package,strictfp,super,synchronized,throws,transient"],
N=[C,"abstract,as,base,bool,by,byte,checked,decimal,delegate,descending,dynamic,event,finally,fixed,foreach,from,group,implicit,in,interface,internal,into,is,let,lock,null,object,out,override,orderby,params,partial,readonly,ref,sbyte,sealed,stackalloc,string,select,uint,ulong,unchecked,unsafe,ushort,var,virtual,where"],C=[C,"debugger,eval,export,function,get,null,set,undefined,var,with,Infinity,NaN"],O=[y,"and,as,assert,class,def,del,elif,except,exec,finally,from,global,import,in,is,lambda,nonlocal,not,or,pass,print,raise,try,with,yield,False,True,None"],
P=[y,"alias,and,begin,case,class,def,defined,elsif,end,ensure,false,in,module,next,nil,not,or,redo,rescue,retry,self,super,then,true,undef,unless,until,when,yield,BEGIN,END"],W=[y,"as,assert,const,copy,drop,enum,extern,fail,false,fn,impl,let,log,loop,match,mod,move,mut,priv,pub,pure,ref,self,static,struct,true,trait,type,unsafe,use"],y=[y,"case,done,elif,esac,eval,fi,function,in,local,set,then,until"],Q=/^(DIR|FILE|vector|(de|priority_)?queue|list|stack|(const_)?iterator|(multi)?(set|map)|bitset|u?(int|float)\d*)\b/,
U=/\S/,X=v({keywords:[M,N,C,"caller,delete,die,do,dump,elsif,eval,exit,foreach,for,goto,if,import,last,local,my,next,no,our,print,package,redo,require,sub,undef,unless,until,use,wantarray,while,BEGIN,END",O,P,y],hashComments:!0,cStyleComments:!0,multiLineStrings:!0,regexLiterals:!0}),F={};p(X,["default-code"]);p(D([],[["pln",/^[^<?]+/],["dec",/^<!\w[^>]*(?:>|$)/],["com",/^<\!--[\S\s]*?(?:--\>|$)/],["lang-",/^<\?([\S\s]+?)(?:\?>|$)/],["lang-",/^<%([\S\s]+?)(?:%>|$)/],["pun",/^(?:<[%?]|[%?]>)/],["lang-",
/^<xmp\b[^>]*>([\S\s]+?)<\/xmp\b[^>]*>/i],["lang-js",/^<script\b[^>]*>([\S\s]*?)(<\/script\b[^>]*>)/i],["lang-css",/^<style\b[^>]*>([\S\s]*?)(<\/style\b[^>]*>)/i],["lang-in.tag",/^(<\/?[a-z][^<>]*>)/i] ]),["default-markup","htm","html","mxml","xhtml","xml","xsl"]);p(D([["pln",/^\s+/,q," \t\r\n"],["atv",/^(?:"[^"]*"?|'[^']*'?)/,q,"\"'"] ],[["tag",/^^<\/?[a-z](?:[\w-.:]*\w)?|\/?>$/i],["atn",/^(?!style[\s=]|on)[a-z](?:[\w:-]*\w)?/i],["lang-uq.val",/^=\s*([^\s"'>]*(?:[^\s"'/>]|\/(?=\s)))/],["pun",/^[/<->]+/],
["lang-js",/^on\w+\s*=\s*"([^"]+)"/i],["lang-js",/^on\w+\s*=\s*'([^']+)'/i],["lang-js",/^on\w+\s*=\s*([^\s"'>]+)/i],["lang-css",/^style\s*=\s*"([^"]+)"/i],["lang-css",/^style\s*=\s*'([^']+)'/i],["lang-css",/^style\s*=\s*([^\s"'>]+)/i] ]),["in.tag"]);p(D([],[["atv",/^[\S\s]+/] ]),["uq.val"]);p(v({keywords:M,hashComments:!0,cStyleComments:!0,types:Q}),["c","cc","cpp","cxx","cyc","m"]);p(v({keywords:"null,true,false"}),["json"]);p(v({keywords:N,hashComments:!0,cStyleComments:!0,verbatimStrings:!0,types:Q}),
["cs"]);p(v({keywords:V,cStyleComments:!0}),["java"]);p(v({keywords:y,hashComments:!0,multiLineStrings:!0}),["bash","bsh","csh","sh"]);p(v({keywords:O,hashComments:!0,multiLineStrings:!0,tripleQuotedStrings:!0}),["cv","py","python"]);p(v({keywords:"caller,delete,die,do,dump,elsif,eval,exit,foreach,for,goto,if,import,last,local,my,next,no,our,print,package,redo,require,sub,undef,unless,until,use,wantarray,while,BEGIN,END",hashComments:!0,multiLineStrings:!0,regexLiterals:2}),["perl","pl","pm"]);p(v({keywords:P,
hashComments:!0,multiLineStrings:!0,regexLiterals:!0}),["rb","ruby"]);p(v({keywords:C,cStyleComments:!0,regexLiterals:!0}),["javascript","js"]);p(v({keywords:"all,and,by,catch,class,else,extends,false,finally,for,if,in,is,isnt,loop,new,no,not,null,of,off,on,or,return,super,then,throw,true,try,unless,until,when,while,yes",hashComments:3,cStyleComments:!0,multilineStrings:!0,tripleQuotedStrings:!0,regexLiterals:!0}),["coffee"]);p(v({keywords:W,cStyleComments:!0,multilineStrings:!0}),["rc","rs","rust"]);
p(D([],[["str",/^[\S\s]+/] ]),["regex"]);var Y=E.PR={createSimpleLexer:D,registerLangHandler:p,sourceDecorator:v,PR_ATTRIB_NAME:"atn",PR_ATTRIB_VALUE:"atv",PR_COMMENT:"com",PR_DECLARATION:"dec",PR_KEYWORD:"kwd",PR_LITERAL:"lit",PR_NOCODE:"nocode",PR_PLAIN:"pln",PR_PUNCTUATION:"pun",PR_SOURCE:"src",PR_STRING:"str",PR_TAG:"tag",PR_TYPE:"typ",prettyPrintOne:E.prettyPrintOne=function(a,d,g){var b=document.createElement("div");b.innerHTML="<pre>"+a+"</pre>";b=b.firstChild;g&&J(b,g,!0);K({h:d,j:g,c:b,i:1});
return b.innerHTML},prettyPrint:E.prettyPrint=function(a,d){function g(){for(var b=E.PR_SHOULD_USE_CONTINUATION?c.now()+250:Infinity;i<p.length&&c.now()<b;i++){for(var d=p[i],j=h,k=d;k=k.previousSibling;){var m=k.nodeType,o=(m===7||m===8)&&k.nodeValue;if(o?!/^\??prettify\b/.test(o):m!==3||/\S/.test(k.nodeValue))break;if(o){j={};o.replace(/\b(\w+)=([\w%+\-.:]+)/g,function(a,b,c){j[b]=c});break}}k=d.className;if((j!==h||e.test(k))&&!v.test(k)){m=!1;for(o=d.parentNode;o;o=o.parentNode)if(f.test(o.tagName)&&
o.className&&e.test(o.className)){m=!0;break}if(!m){d.className+=" prettyprinted";m=j.lang;if(!m){var m=k.match(n),y;if(!m&&(y=T(d))&&t.test(y.tagName))m=y.className.match(n);m&&(m=m[1])}if(w.test(d.tagName))o=1;else var o=d.currentStyle,u=s.defaultView,o=(o=o?o.whiteSpace:u&&u.getComputedStyle?u.getComputedStyle(d,q).getPropertyValue("white-space"):0)&&"pre"===o.substring(0,3);u=j.linenums;if(!(u=u==="true"||+u))u=(u=k.match(/\blinenums\b(?::(\d+))?/))?u[1]&&u[1].length?+u[1]:!0:!1;u&&J(d,u,o);r=
{h:m,c:d,j:u,i:o};K(r)}}}i<p.length?setTimeout(g,250):"function"===typeof a&&a()}for(var b=d||document.body,s=b.ownerDocument||document,b=[b.getElementsByTagName("pre"),b.getElementsByTagName("code"),b.getElementsByTagName("xmp")],p=[],m=0;m<b.length;++m)for(var j=0,k=b[m].length;j<k;++j)p.push(b[m][j]);var b=q,c=Date;c.now||(c={now:function(){return+new Date}});var i=0,r,n=/\blang(?:uage)?-([\w.]+)(?!\S)/,e=/\bprettyprint\b/,v=/\bprettyprinted\b/,w=/pre|xmp/i,t=/^code$/i,f=/^(?:pre|code|xmp)$/i,
h={};g()}};typeof define==="function"&&define.amd&&define("google-code-prettify",[],function(){return Y})})();}()
</script>
<style>
.pln{color:#1b181b}.str{color:#918b3b}.kwd{color:#7b59c0}.com{color:#9e8f9e}.typ{color:#516aec}.lit{color:#a65926}.clo,.opn,.pun{color:#1b181b}.tag{color:#ca402b}.atn{color:#a65926}.atv{color:#159393}.dec{color:#a65926}.var{color:#ca402b}.fun{color:#516aec}pre.prettyprint{background:#f7f3f7;color:#ab9bab;font-family:Menlo,Consolas,"Bitstream Vera Sans Mono","DejaVu Sans Mono",Monaco,monospace;font-size:12px;line-height:1.5;border:1px solid #d8cad8;padding:10px}ol.linenums{margin-top:0;margin-bottom:0}
body{min-width:200px;max-width:850px;margin:0 auto;padding:30px;}.chapter-nav{font-size: 10pt;}a:link,a:visited{color:#00f}.codeblock_name,code,pre.prettyprint{font-family:Monaco,"Lucida Console",monospace}body{font-size:14pt}.codeblock_name,.math,.seealso,code{font-size:10pt}.codeblock{page-break-inside:avoid;padding-bottom:15px}.math{text-indent:0}pre.prettyprint{font-size:10pt;padding:10px;border-radius:10px;border:none;white-space:pre-wrap}.codeblock_name{margin-top:1.25em;display:block}a:link{text-decoration:none}a:link:not(.lit):hover{color:#00f;text-decoration:underline}a:link:active{color:red}h4{padding-right:1.25em}h4.noheading{margin-bottom:0}h1{text-align:center}code{padding:2px}pre{-moz-tab-size:4;-o-tab-size:4;tab-size:4}p:not(.notp){margin:0;text-indent:2em}.two-col{list-style-type:none}.two-col li:before{content:'-';padding:5px;margin-right:5px;color:orange;background-color:#fff;display:inline-block}@media print{body{font-size:10pt}pre.prettyprint{font-size:8pt}.seealso{font-size:9pt}.codeblock_name,.math,code{font-size:8pt}.math{text-indent:0}}
</style>
</head>
<body onload="prettyPrint()">
<section>
<h1>Instruction Set</h1>
<a name="2:1"><div class="section"><h4 class="noheading">1. </h4></a>

<div class="codeblock">
<span class="codeblock_name">{isa opcodes <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
// isa.h defines constants for funct3 fields (pseudo opcodes) 
//      and macros to tidy field extraction.

// Macros
#define get_opcode(instruction) (instruction &amp; 0x0000007F)
#define get_rd(instruction) (instruction &amp; 0x00000F80) &gt;&gt; 7
#define get_rs1(instruction) (instruction &amp; 0x000F8000) &gt;&gt; 15
#define get_rs2(instruction) (instruction &amp; 0x01F00000) &gt;&gt; 20
#define get_shamt(instruction) (unsigned)(instruction &amp; 0x00F00000) &gt;&gt; 20
#define get_mod(instruction) instruction &amp; 0x40000000
#define get_funct3(instruction) (unsigned)(instruction &amp; 0x00007000) &gt;&gt; 12
#define get_funct7(instruction) (unsigned)(instruction &amp; 0xFE000000) &gt;&gt; 25

#define get_imm_i(instruction) (signed)(instruction &amp; 0xFFF00000) &gt;&gt; 20

#define get_imm_b(instruction) ((instruction &amp; 0x80000000) &gt;&gt; 19) | ((instruction &amp; 0x00000080) &lt;&lt; 4) | ((instruction &amp; 0x7F000000) &gt;&gt; 20) | ((instruction &amp; 0x0000F00) &gt;&gt; 7)
#define make_imm_b(instruction) (instruction &amp; 0x80000000) ? 0xe000 | get_imm_b(instruction) : get_imm_b(instruction)

#define get_imm_j(instruction) (instruction &amp; 0x80000000) &gt;&gt; 11 | (instruction &amp; 0x000FF000) | ((instruction &amp; 0x00100000) &gt;&gt; 9) | ((instruction &amp; 0x7FE00000) &gt;&gt; 20)
#define make_imm_j(instruction) (instruction &amp; 0x80000000) ? 0xfff00000 | get_imm_j(instruction) : get_imm_j(instruction)

#define get_imm_u(instruction) (unsigned)(instruction &amp; 0xFFFF0000) &gt;&gt; 4

#define get_imm_s(instruction) (instruction &amp; 0xFF000000) &gt;&gt; 20 | ((instruction &amp; 0x00000F80) &gt;&gt; 7)
#define make_imm_s(instruction) (instruction &amp; 0x80000000) ? 0xf000 | get_imm_s(instruction): get_imm_s(instruction)


// Branches
#define Beq 0b000
#define Bne 0b001
#define Blt 0b100
#define Bge 0b101
#define Bltu 0b110
#define Bgeu 0b111

// Loads from RAM
#define Lb 0b000
#define Lh 0b001
#define Lbu 0b100

// Loads from Cache
#define Lbc 0b101
#define Lhc 0b010

// Stores to RAM
#define Sb 0b000
#define Sh 0b001

// Stores to Cache
#define Sbc 0b011
#define Shc 0b010

// Math Register Immediate
#define Addi 0b000
#define Slti 0b010
#define Sltiu 0b011
#define Xori 0b100
#define Ori 0b110
#define Andi 0b111
#define Slli 0b001
#define Srli_Srai 0b101

// Math Register Register
#define Add_Sub 0b000
#define Sll 0b001
#define Slt 0b010
#define Sltu 0b011
#define Xor 0b100
#define Srl_Sra 0b101
#define Or 0b110
#define And 0b111

// System Extension
#define Trap 0b000
#define Ssr 0b001
#define Gsr 0b010
#define Gpsr 0b011

// Supervisor Extension
#define Rti 0b000 
#define Spsr 0b001
			
enum Opcode {
  Lui = 0b0110111,
  Auipc = 0b0010111,
  Jal = 0b1101111,
  Jalr = 0b1100111,

  Branch = 0b1100011,
  Load = 0b0000011,
  Store = 0b0100011,
  MathI = 0b0010011,
  MathR = 0b0110011,

  System = 0b1110011,
  Supervisor = 0b1110001,
};
</pre>


<p class="seealso">Used in section <a href="emu.html#10:1">10:1</a></p>
</div>
<p>Decodification of possible field in an instruction is as follows, best explained in resources for RISC-V. This covers the base Integer Isa (a sort of RISC-V 16I). The only change are the instructions used to load and store to cache (using the opcodes for <code>lw</code>, <code>lhu</code>, <code>sw</code>, and one new), and that the field for <code>lui</code> and <code>auipc</code> are 16bits, not 20.</p>
<div class="codeblock">
<span class="codeblock_name">{isa fields <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
    int16_t opcode = get_opcode(instruction);

    int16_t rd = get_rd(instruction);
    int16_t rs1 = get_rs1(instruction);
    int16_t rs2 = get_rs2(instruction);
    
    int16_t imm_i = get_imm_i(instruction);
    int16_t imm_b = make_imm_b(instruction);

    int32_t imm_j = make_imm_j(instruction);

    int16_t imm_u = get_imm_u(instruction);

    int16_t imm_s = make_imm_s(instruction);

    int16_t shamt = get_shamt(instruction);
    int16_t mod = get_mod(instruction);
    int16_t funct3 = get_funct3(instruction);
    int16_t funct7 = get_funct7(instruction);
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p><code>Lui</code>:</p>
<div class="codeblock">
<span class="codeblock_name">{isa lui <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
    case Lui:
        Cpu_SetSegRegister(cpu, rd, imm_u); // loads high bytes of s:rd with imm_u
        Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p><code>Auipc</code>:</p>
<div class="codeblock">
<span class="codeblock_name">{isa auipc <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
    case Auipc:
        Cpu_SetSegRegister(cpu, rd, Cpu_GetIp(cpu) + imm_u); // loads high bytes of s:rd with imm_u + ip
        Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p><code>Jal</code>:</p>
<div class="codeblock">
<span class="codeblock_name">{isa jal <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
    case Jal:
        Cpu_SetSegRegister(cpu, rd, Cpu_GetIp(cpu) + 4); // Gets return destination
        Cpu_SetIp(cpu, Cpu_GetIp(cpu) + imm_j); // increment jump to offset
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p><code>Jalr</code>:</p>
<div class="codeblock">
<span class="codeblock_name">{isa jalr <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
    case Jalr:
        Cpu_SetSegRegister(cpu, rd, Cpu_GetIp(cpu) + 4); // Gets return destination
        Cpu_SetIp(cpu, (Cpu_GetSegRegister(cpu, rs1) + imm_i) &amp; ~1); // increment ip by imm_i
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p>Branches:</p>
<div class="codeblock">
<span class="codeblock_name">{isa branches <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
    case Branch:
        switch (funct3)
        { 
            case Beq: // BEQ
                Cpu_SetIp(cpu, Cpu_GetIp(cpu) + ((Cpu_GetRegister(cpu, rs1) == Cpu_GetRegister(cpu, rs2)) ? imm_b : 4));
                break; // increment ip by imm_b if rs1 == rs2
            case Bne: // BNE
                Cpu_SetIp(cpu, Cpu_GetIp(cpu) + ((Cpu_GetRegister(cpu, rs1) != Cpu_GetRegister(cpu, rs2)) ? imm_b : 4));
                break; // increment ip by imm_b if rs1 != rs2
            case Blt: // BLT
                Cpu_SetIp(cpu, Cpu_GetIp(cpu) + (((int16_t)Cpu_GetRegister(cpu, rs1) &lt; (int16_t)Cpu_GetRegister(cpu, rs2)) ? imm_b : 4));
                break; // increment ip by imm_b if rs1 &lt; rs2
            case Bge: // BGE
                Cpu_SetIp(cpu, Cpu_GetIp(cpu) + (((int16_t)Cpu_GetRegister(cpu, rs1) &gt;= (int16_t)Cpu_GetRegister(cpu, rs2)) ? imm_b : 4));
                break; // increment ip by imm_b if rs1 == rs2
            case Bltu: // BLTU
                Cpu_SetIp(cpu, Cpu_GetIp(cpu) + ((Cpu_GetRegister(cpu, rs1) &lt; Cpu_GetRegister(cpu, rs2)) ? imm_b : 4));
                break; // increment ip by imm_b if rs1 &lt; rs2
            case Bgeu: // BGEU
                Cpu_SetIp(cpu, Cpu_GetIp(cpu) + ((Cpu_GetRegister(cpu, rs1) &gt;= Cpu_GetRegister(cpu, rs2)) ? imm_b : 4));
                break;
        }
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p>Loads</p>
<div class="codeblock">
<span class="codeblock_name">{isa loads <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
    case Load:
        switch (funct3)
        {
            case Lb: 
              { // LB
                uint8_t byte = Cpu_GetMemory8(cpu, Cpu_GetSegRegister(cpu, rs1) + imm_i);
                Cpu_SetRegister(cpu, rd, (byte &amp; 0x80) ? 0xff00 | byte : 0x0000 | byte); // load byte from memory at rs1 + imm_i into rd
                break;// load sign extended byte from memory at rs1 + imm_i into rd  
              }
            case Lh: // LH
                Cpu_SetRegister(cpu, rd, Cpu_GetMemory16(cpu, Cpu_GetSegRegister(cpu, rs1) + imm_i)); // load halfword from memory at rs1 + imm_i into rd
                break; // load halfword from memory at rs1 + imm_i into rd
            case Lbu: // LBU
                Cpu_SetRegister(cpu, rd, 0x0000 | Cpu_GetMemory8(cpu, Cpu_GetSegRegister(cpu, rs1) + imm_i)); // load byte from memory at rs1 + imm_i into rd
                break; // load unsigned byte from memory at rs1 + imm_i into rd
            case Lhc: // ADDAPT LW to load from cache
            	if (cpu-&gt;Psr &amp; 0x8000) { /* TODO: Raise Privilege Exception*/ break;}
            	Cpu_SetRegister(cpu, rd, Cpu_GetCache16(cpu, Cpu_GetRegister(cpu, rs1) + imm_i));
            	break;
            case Lbc: // ADDAPT LHU to load from cache //TODO: Study if it would be useful to add load byte (signed) from cache
            	if (cpu-&gt;Psr &amp; 0x8000) { /* TODO: Raise Privilege Exception*/ break;}
            	Cpu_SetRegister(cpu, rd, Cpu_GetCache8(cpu, Cpu_GetRegister(cpu, rs1) + imm_i));
            	break;
        }
        Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p>Stores</p>
<div class="codeblock">
<span class="codeblock_name">{isa stores <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
 case Store:
        switch (funct3)
        {
            case Sb: // SB
                Cpu_SetMemory8(cpu, Cpu_GetSegRegister(cpu, rs1) + imm_s, (uint8_t)Cpu_GetRegister(cpu, rs2)); // store byte from rd to memory at rs1 + imm_i
                break; // store byte from rd to memory at rs1 + imm_i
            case Sh: // SH
                Cpu_SetMemory16(cpu, Cpu_GetSegRegister(cpu, rs1) + imm_s, Cpu_GetRegister(cpu, rs2)); // store halfword from rd to memory at rs1 + imm_i
                break; // store halfword from rd to memory at rs1 + imm_i
            case Shc: // Addapt SW to store to cache
            	if (cpu-&gt;Psr &amp; 0x8000) { /* TODO: Raise Privilege Exception*/ break;}
            	Cpu_SetCache16(cpu, Cpu_GetRegister(cpu, rs1) + imm_s, Cpu_GetRegister(cpu, rs2));
            	break;
            case Sbc: // NEW OPCODE TO Store to CACHE
            	if (cpu-&gt;Psr &amp; 0x8000) { /* TODO: Raise Privilege Exception*/ break;}
            	Cpu_SetCache8(cpu, Cpu_GetRegister(cpu, rs1) + imm_s, Cpu_GetRegister(cpu, rs2));
            	break;
        }
        Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p>Arithmetic and logic operation with immediate operand</p>
<div class="codeblock">
<span class="codeblock_name">{isa mathi <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
    case MathI:
        switch (funct3)
        {
            case Addi: // ADDI
                Cpu_SetRegister(cpu, rd, Cpu_GetRegister(cpu, rs1) + imm_i); // add imm_i to rs1 and store in rd
                break; // add imm_i to rs1 and store in rd
            case Slti: // SLTI
                Cpu_SetRegister(cpu, rd, ((int16_t)Cpu_GetRegister(cpu, rs1) &lt; imm_i) ? 1 : 0); // set rd to 1 if rs1 &lt; imm_i, else 0
                break; // set rd to 1 if rs1 &lt; imm_i, else 0
            case Sltiu: // SLTIU
                Cpu_SetRegister(cpu, rd, (Cpu_GetRegister(cpu, rs1) &lt; (uint16_t)imm_i) ? 1 : 0); // set rd to 1 if rs1 &lt; imm_i, else 0
                break; // set rd to 1 if rs1 &lt; imm_i, else 0
            case Xori: // XORI
                Cpu_SetRegister(cpu, rd, Cpu_GetRegister(cpu, rs1) ^ imm_i); // xor imm_i to rs1 and store in rd
                break; // xor imm_i to rs1 and store in rd
            case Ori: // ORI
                Cpu_SetRegister(cpu, rd, Cpu_GetRegister(cpu, rs1) | imm_i); // or imm_i to rs1 and store in rd
                break; // or imm_i to rs1 and store in rd
            case Andi: // ANDI
                Cpu_SetRegister(cpu, rd, Cpu_GetRegister(cpu, rs1) &amp; imm_i); // and imm_i to rs1 and store in rd
                break; // and imm_i to rs1 and store in rd
            case Slli: // SLLI
                Cpu_SetRegister(cpu, rd, Cpu_GetRegister(cpu, rs1) &lt;&lt; shamt); // shift left imm_i to rs1 and store in rd
                break; // shift left imm_i to rs1 and store in rd
            case Srli_Srai: // SRLI/SRAI				ARITHMETIC												LOGICAL
                Cpu_SetRegister(cpu, rd, (mod) ? (int16_t)Cpu_GetRegister(cpu, rs1) &gt;&gt; shamt : Cpu_GetRegister(cpu, rs1) &gt;&gt; shamt); // shift right imm_i to rs1 and store in rd
                break; // shift right imm_i to rs1 and store in rd
        }
        Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p>Arithetic and logic operations with register operands</p>
<div class="codeblock">
<span class="codeblock_name">{isa mathr <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
    case MathR:
        switch (funct3)
        {
            case Add_Sub: // ADD/SUB
                Cpu_SetRegister(cpu, rd, (mod) ? Cpu_GetRegister(cpu, rs1) - Cpu_GetRegister(cpu, rs2) : Cpu_GetRegister(cpu, rs1) + Cpu_GetRegister(cpu, rs2)); // add rs2 to rs1 and store in rd
                break; // add rs2 to rs1 and store in rd
            case Sll: // SLL
                Cpu_SetRegister(cpu, rd, Cpu_GetRegister(cpu, rs1) &lt;&lt; Cpu_GetRegister(cpu, rs2)); // shift left rs2 to rs1 and store in rd
                break; // shift left rs2 to rs1 and store in rd
            case Slt: // SLT
                Cpu_SetRegister(cpu, rd, ((int16_t)Cpu_GetRegister(cpu, rs1) &lt; (int16_t)Cpu_GetRegister(cpu, rs2)) ? 1 : 0); // set rd to 1 if rs1 &lt; rs2, else 0
                break; // set rd to 1 if rs1 &lt; rs2, else 0
            case Sltu: // SLTU
                Cpu_SetRegister(cpu, rd, (Cpu_GetRegister(cpu, rs1) &lt; Cpu_GetRegister(cpu, rs2)) ? 1 : 0); // set rd to 1 if rs1 &lt; rs2, else 0
                break; // set rd to 1 if rs1 &lt; rs2, else 0
            case Xor: // XOR
                Cpu_SetRegister(cpu, rd, Cpu_GetRegister(cpu, rs1) ^ Cpu_GetRegister(cpu, rs2)); // xor rs2 to rs1 and store in rd
                break; // xor rs2 to rs1 and store in rd
            case Srl_Sra: // SRL/SRAI							ARITMETHIC												LOGICAL
                Cpu_SetRegister(cpu, rd, (mod) ? (int16_t)Cpu_GetRegister(cpu, rs1) &gt;&gt; Cpu_GetRegister(cpu, rs2) : Cpu_GetRegister(cpu, rs1) &gt;&gt; Cpu_GetRegister(cpu, rs2)); // shift right rs2 to rs1 and store in rd
                break; // shift right rs2 to rs1 and store in rd
            case Or: // OR
                Cpu_SetRegister(cpu, rd, Cpu_GetRegister(cpu, rs1) | Cpu_GetRegister(cpu, rs2)); // or rs2 to rs1 and store in rd
                break; // or rs2 to rs1 and store in rd
            case And: // AND
                Cpu_SetRegister(cpu, rd, Cpu_GetRegister(cpu, rs1) + Cpu_GetRegister(cpu, rs2)); // add rs2 to rs1 and store in rd
                break; // add rs2 to rs1 and store in rd
        }
        Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p>System Extension:</p>
<div class="codeblock">
<span class="codeblock_name">{isa e <a href="isa.html#2:1">1</a>}</span>
<pre class="prettyprint lang-c">
case System:
        switch (funct3)
            {
                uint8_t imm_8 = (instruction &amp; 0x0ff00000) &gt;&gt; 20; // get 8-bit immediate
                case Trap: // Call trap routine
                    //TODO: Tidy up please
                    
                    if (cpu-&gt;Psr &amp; 0x8000) {
                        // Swap stack pointer and supervisor stack pointer
                        cpu-&gt;Usp = Cpu_GetSegRegister(cpu, x2);
                        Cpu_SetSegRegister(cpu, x2, cpu-&gt;Ssp);
                    }
                    // Push Psr into Supervisor Stack
                    Cpu_SetMemory16(cpu, Cpu_GetSegRegister(cpu, x2) - 2, cpu-&gt;Psr);
                    // Load ip+4 into rd and push into Supervisor stack
                    Cpu_SetSegRegister(cpu, rd, Cpu_GetIp(cpu) + 4);
                    Cpu_SetMemory16(cpu, Cpu_GetSegRegister(cpu, x2) - 4, Cpu_GetIp(cpu) + 4);
                    
                    // Update Ssp
                    Cpu_SetSegRegister(cpu, x2, Cpu_GetSegRegister(cpu, x2) - 4);

                    // Set CPU in Supervisor mode
                    cpu-&gt;Psr &amp;= 0x7fff;
                    // Load ip with the address stored in the trap vector at imm_8 &lt;&lt; 1
                    Cpu_SetIp(cpu, Cpu_GetMemory16(cpu, 0x00ff &amp; (imm_8 &lt;&lt; 1)));
                    break;
                case Ssr: // Set segment register
                    cpu-&gt;Segment[rd] = Cpu_GetRegister(cpu, rs1) + imm_8; // set segment register to rs1 + imm_8
                    Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
                    break;
                case Gsr: // Get segment register
                    Cpu_SetRegister(cpu, rd, (rs1) ? cpu-&gt;Segment[rs1] : 0); // set rd to segment regiter of rs1 
                    Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
                    break;
                case Gpsr:
                    Cpu_SetRegister(cpu, rd, cpu-&gt;Psr); // set rd to psr
                    Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
                    break;
            }
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>
<p>Supervisor Extension:</p>
<div class="codeblock">
<span class="codeblock_name">{isa e <a href="isa.html#2:1">1</a>} +=</span>
<pre class="prettyprint lang-c">
    case Supervisor:
        if (cpu-&gt;Psr &amp; 0x8000) { // Supervisor mode: PSR[15] == 0
            // TODO: Raise exception if supervisor mode is not enabled
            break;
        }

        switch (funct3)
            {
                case Rti: // Retrurn from  interrupt
                    // Pop return address from Supervisor Stack into ip
                    Cpu_SetIp(cpu, Cpu_GetMemory16(cpu, Cpu_GetSegRegister(cpu, x2)));
                    // Pop PSR from Supervisor Stack into PSR
                    cpu-&gt;Psr = Cpu_GetMemory16(cpu, Cpu_GetSegRegister(cpu, x2) + 2);
                    // Update Ssp
                    Cpu_SetSegRegister(cpu, x2, Cpu_GetSegRegister(cpu, x2) + 4);
                    // Swap stack pointer and supervisor stack pointer

                     if (cpu-&gt;Psr &amp; 0x8000) { // Supervisor mode: PSR[15] == 0
                        // If caller was in user mode, return to user mode, else continue in supervisor mode
                        cpu-&gt;Ssp = Cpu_GetSegRegister(cpu, x2);
                        Cpu_SetSegRegister(cpu, x2, cpu-&gt;Usp);
                    }


                    break;
                case Spsr: // Set Processor Status Register
                {
                	uint16_t imm_16 = (instruction &amp; 0xffff0000) &gt;&gt; 16; // get 16-bit immediate
                    cpu-&gt;Psr = Cpu_GetRegister(cpu, rs1) + imm_16; // set segment register to rs1 + imm_8
                    Cpu_SetIp(cpu, Cpu_GetIp(cpu) + 4); // increment ip by 4
                    break;
                		
                }
            }
        break;
</pre>


<p class="seealso">Used in section <a href="emu.html#10:2">10:2</a></p>
</div>

</div>
<br><a style="float:left;" class="chapter-nav" href="arch.html">Previous Chapter</a><a style="float:right;" class="chapter-nav" href="cpu.html">Next Chapter</a></body>
