

================================================================
== Vivado HLS Report for 'MixColumn_AddRoundKe'
================================================================
* Date:           Sat Apr 10 22:35:05 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES_Solutions
* Solution:       unoptimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.706|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)"   --->   Operation 10 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%nb_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nb)"   --->   Operation 11 'read' 'nb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ret = alloca [32 x i32], align 16" [aes/aes_func.c:369]   --->   Operation 12 'alloca' 'ret' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 13 [1/1] (8.51ns)   --->   "%mul_ln383 = mul nsw i32 %n_read, %nb_read" [aes/aes_func.c:383]   --->   Operation 13 'mul' 'mul_ln383' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [aes/aes_func.c:372]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.53>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %0 ], [ %j_2, %._crit_edge_ifconv ]"   --->   Operation 15 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln372 = zext i31 %j_0 to i32" [aes/aes_func.c:372]   --->   Operation 16 'zext' 'zext_ln372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.47ns)   --->   "%icmp_ln372 = icmp slt i32 %zext_ln372, %nb_read" [aes/aes_func.c:372]   --->   Operation 17 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.52ns)   --->   "%j_2 = add i31 %j_0, 1" [aes/aes_func.c:372]   --->   Operation 18 'add' 'j_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln372, label %._crit_edge_ifconv, label %.preheader.preheader" [aes/aes_func.c:372]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln374 = trunc i31 %j_0 to i30" [aes/aes_func.c:374]   --->   Operation 20 'trunc' 'trunc_ln374' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln374, i2 0)" [aes/aes_func.c:374]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln374 = sext i32 %shl_ln to i64" [aes/aes_func.c:374]   --->   Operation 22 'sext' 'sext_ln374' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%statemt_addr = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln374" [aes/aes_func.c:374]   --->   Operation 23 'getelementptr' 'statemt_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%x_6 = load i32* %statemt_addr, align 4" [aes/aes_func.c:374]   --->   Operation 24 'load' 'x_6' <Predicate = (icmp_ln372)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln377 = or i32 %shl_ln, 1" [aes/aes_func.c:377]   --->   Operation 25 'or' 'or_ln377' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln377 = sext i32 %or_ln377 to i64" [aes/aes_func.c:377]   --->   Operation 26 'sext' 'sext_ln377' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%statemt_addr_1 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln377" [aes/aes_func.c:377]   --->   Operation 27 'getelementptr' 'statemt_addr_1' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%x = load i32* %statemt_addr_1, align 4" [aes/aes_func.c:377]   --->   Operation 28 'load' 'x' <Predicate = (icmp_ln372)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%add_ln383 = add nsw i32 %zext_ln372, %mul_ln383" [aes/aes_func.c:383]   --->   Operation 29 'add' 'add_ln383' <Predicate = (icmp_ln372)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln383_2 = sext i32 %add_ln383 to i64" [aes/aes_func.c:383]   --->   Operation 30 'sext' 'sext_ln383_2' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln383 = trunc i32 %add_ln383 to i10" [aes/aes_func.c:383]   --->   Operation 31 'trunc' 'trunc_ln383' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%word_addr = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln383_2" [aes/aes_func.c:383]   --->   Operation 32 'getelementptr' 'word_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln395 = add i10 120, %trunc_ln383" [aes/aes_func.c:395]   --->   Operation 33 'add' 'add_ln395' <Predicate = (icmp_ln372)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln395 = sext i10 %add_ln395 to i64" [aes/aes_func.c:395]   --->   Operation 34 'sext' 'sext_ln395' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%word_addr_1 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln395" [aes/aes_func.c:395]   --->   Operation 35 'getelementptr' 'word_addr_1' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%word_load = load i32* %word_addr, align 4" [aes/aes_func.c:383]   --->   Operation 36 'load' 'word_load' <Predicate = (icmp_ln372)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%word_load_1 = load i32* %word_addr_1, align 4" [aes/aes_func.c:395]   --->   Operation 37 'load' 'word_load_1' <Predicate = (icmp_ln372)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader" [aes/aes_func.c:422]   --->   Operation 38 'br' <Predicate = (!icmp_ln372)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%x_6 = load i32* %statemt_addr, align 4" [aes/aes_func.c:374]   --->   Operation 39 'load' 'x_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_6, i32 7, i32 30)" [aes/aes_func.c:375]   --->   Operation 40 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_2, i8 0)" [aes/aes_func.c:375]   --->   Operation 41 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln375 = icmp eq i32 %and_ln, 256" [aes/aes_func.c:375]   --->   Operation 42 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%x = load i32* %statemt_addr_1, align 4" [aes/aes_func.c:377]   --->   Operation 43 'load' 'x' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln383 = or i32 %shl_ln, 2" [aes/aes_func.c:383]   --->   Operation 44 'or' 'or_ln383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln383 = sext i32 %or_ln383 to i64" [aes/aes_func.c:383]   --->   Operation 45 'sext' 'sext_ln383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%statemt_addr_2 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln383" [aes/aes_func.c:383]   --->   Operation 46 'getelementptr' 'statemt_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%x_2 = load i32* %statemt_addr_2, align 4" [aes/aes_func.c:383]   --->   Operation 47 'load' 'x_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln383_1 = or i32 %shl_ln, 3" [aes/aes_func.c:383]   --->   Operation 48 'or' 'or_ln383_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln383_1 = sext i32 %or_ln383_1 to i64" [aes/aes_func.c:383]   --->   Operation 49 'sext' 'sext_ln383_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%statemt_addr_3 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln383_1" [aes/aes_func.c:383]   --->   Operation 50 'getelementptr' 'statemt_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%x_4 = load i32* %statemt_addr_3, align 4" [aes/aes_func.c:383]   --->   Operation 51 'load' 'x_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln407 = add i10 240, %trunc_ln383" [aes/aes_func.c:407]   --->   Operation 52 'add' 'add_ln407' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln407 = sext i10 %add_ln407 to i64" [aes/aes_func.c:407]   --->   Operation 53 'sext' 'sext_ln407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%word_addr_2 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln407" [aes/aes_func.c:407]   --->   Operation 54 'getelementptr' 'word_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln419 = add i10 360, %trunc_ln383" [aes/aes_func.c:419]   --->   Operation 55 'add' 'add_ln419' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln419 = sext i10 %add_ln419 to i64" [aes/aes_func.c:419]   --->   Operation 56 'sext' 'sext_ln419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%word_addr_3 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln419" [aes/aes_func.c:419]   --->   Operation 57 'getelementptr' 'word_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%word_load = load i32* %word_addr, align 4" [aes/aes_func.c:383]   --->   Operation 58 'load' 'word_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x, i32 7, i32 30)" [aes/aes_func.c:387]   --->   Operation 59 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%and_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_5, i8 0)" [aes/aes_func.c:387]   --->   Operation 60 'bitconcatenate' 'and_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln387 = icmp eq i32 %and_ln2, 256" [aes/aes_func.c:387]   --->   Operation 61 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%word_load_1 = load i32* %word_addr_1, align 4" [aes/aes_func.c:395]   --->   Operation 62 'load' 'word_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%word_load_2 = load i32* %word_addr_2, align 4" [aes/aes_func.c:407]   --->   Operation 63 'load' 'word_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%word_load_3 = load i32* %word_addr_3, align 4" [aes/aes_func.c:419]   --->   Operation 64 'load' 'word_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 8.70>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln374 = shl i32 %x_6, 1" [aes/aes_func.c:374]   --->   Operation 65 'shl' 'shl_ln374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%ret_addr = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln374" [aes/aes_func.c:374]   --->   Operation 66 'getelementptr' 'ret_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln383_1)   --->   "%xor_ln376 = xor i32 %shl_ln374, 283" [aes/aes_func.c:376]   --->   Operation 67 'xor' 'xor_ln376' <Predicate = (icmp_ln375)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln383_1)   --->   "%select_ln375 = select i1 %icmp_ln375, i32 %xor_ln376, i32 %shl_ln374" [aes/aes_func.c:375]   --->   Operation 68 'select' 'select_ln375' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln378 = shl i32 %x, 1" [aes/aes_func.c:378]   --->   Operation 69 'shl' 'shl_ln378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.99ns)   --->   "%x_1 = xor i32 %x, %shl_ln378" [aes/aes_func.c:378]   --->   Operation 70 'xor' 'x_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_1, i32 8, i32 31)" [aes/aes_func.c:379]   --->   Operation 71 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%and_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_4, i8 0)" [aes/aes_func.c:379]   --->   Operation 72 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln379 = icmp eq i32 %and_ln1, 256" [aes/aes_func.c:379]   --->   Operation 73 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln383_1)   --->   "%xor_ln380 = xor i32 %x_1, 283" [aes/aes_func.c:380]   --->   Operation 74 'xor' 'xor_ln380' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln383_1)   --->   "%select_ln379 = select i1 %icmp_ln379, i32 %xor_ln380, i32 %x_1" [aes/aes_func.c:379]   --->   Operation 75 'select' 'select_ln379' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%x_2 = load i32* %statemt_addr_2, align 4" [aes/aes_func.c:383]   --->   Operation 76 'load' 'x_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%x_4 = load i32* %statemt_addr_3, align 4" [aes/aes_func.c:383]   --->   Operation 77 'load' 'x_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln383_2)   --->   "%xor_ln383 = xor i32 %x_2, %x_4" [aes/aes_func.c:383]   --->   Operation 78 'xor' 'xor_ln383' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln383_1 = xor i32 %select_ln375, %select_ln379" [aes/aes_func.c:383]   --->   Operation 79 'xor' 'xor_ln383_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln383_2)   --->   "%xor_ln383_3 = xor i32 %xor_ln383_1, %word_load" [aes/aes_func.c:383]   --->   Operation 80 'xor' 'xor_ln383_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln383_2 = xor i32 %xor_ln383_3, %xor_ln383" [aes/aes_func.c:383]   --->   Operation 81 'xor' 'xor_ln383_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (3.25ns)   --->   "store i32 %xor_ln383_2, i32* %ret_addr, align 16" [aes/aes_func.c:383]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln395_1)   --->   "%xor_ln388 = xor i32 %shl_ln378, 283" [aes/aes_func.c:388]   --->   Operation 83 'xor' 'xor_ln388' <Predicate = (icmp_ln387)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln395_1)   --->   "%select_ln387 = select i1 %icmp_ln387, i32 %xor_ln388, i32 %shl_ln378" [aes/aes_func.c:387]   --->   Operation 84 'select' 'select_ln387' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln390 = shl i32 %x_2, 1" [aes/aes_func.c:390]   --->   Operation 85 'shl' 'shl_ln390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.99ns)   --->   "%x_3 = xor i32 %x_2, %shl_ln390" [aes/aes_func.c:390]   --->   Operation 86 'xor' 'x_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_3, i32 8, i32 31)" [aes/aes_func.c:391]   --->   Operation 87 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_7, i8 0)" [aes/aes_func.c:391]   --->   Operation 88 'bitconcatenate' 'and_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln391 = icmp eq i32 %and_ln3, 256" [aes/aes_func.c:391]   --->   Operation 89 'icmp' 'icmp_ln391' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln395_1)   --->   "%xor_ln392 = xor i32 %x_3, 283" [aes/aes_func.c:392]   --->   Operation 90 'xor' 'xor_ln392' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln395_1)   --->   "%select_ln391 = select i1 %icmp_ln391, i32 %xor_ln392, i32 %x_3" [aes/aes_func.c:391]   --->   Operation 91 'select' 'select_ln391' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln395_2)   --->   "%xor_ln395 = xor i32 %x_4, %x_6" [aes/aes_func.c:395]   --->   Operation 92 'xor' 'xor_ln395' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln395_1 = xor i32 %select_ln391, %select_ln387" [aes/aes_func.c:395]   --->   Operation 93 'xor' 'xor_ln395_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln395_2)   --->   "%xor_ln395_3 = xor i32 %xor_ln395_1, %word_load_1" [aes/aes_func.c:395]   --->   Operation 94 'xor' 'xor_ln395_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln395_2 = xor i32 %xor_ln395_3, %xor_ln395" [aes/aes_func.c:395]   --->   Operation 95 'xor' 'xor_ln395_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_8 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_2, i32 7, i32 30)" [aes/aes_func.c:399]   --->   Operation 96 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%and_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_8, i8 0)" [aes/aes_func.c:399]   --->   Operation 97 'bitconcatenate' 'and_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln399 = icmp eq i32 %and_ln4, 256" [aes/aes_func.c:399]   --->   Operation 98 'icmp' 'icmp_ln399' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln407_1)   --->   "%xor_ln400 = xor i32 %shl_ln390, 283" [aes/aes_func.c:400]   --->   Operation 99 'xor' 'xor_ln400' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln407_1)   --->   "%select_ln399 = select i1 %icmp_ln399, i32 %xor_ln400, i32 %shl_ln390" [aes/aes_func.c:399]   --->   Operation 100 'select' 'select_ln399' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln402 = shl i32 %x_4, 1" [aes/aes_func.c:402]   --->   Operation 101 'shl' 'shl_ln402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.99ns)   --->   "%x_5 = xor i32 %x_4, %shl_ln402" [aes/aes_func.c:402]   --->   Operation 102 'xor' 'x_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_5, i32 8, i32 31)" [aes/aes_func.c:403]   --->   Operation 103 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%and_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_s, i8 0)" [aes/aes_func.c:403]   --->   Operation 104 'bitconcatenate' 'and_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.47ns)   --->   "%icmp_ln403 = icmp eq i32 %and_ln5, 256" [aes/aes_func.c:403]   --->   Operation 105 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln407_1)   --->   "%xor_ln404 = xor i32 %x_5, 283" [aes/aes_func.c:404]   --->   Operation 106 'xor' 'xor_ln404' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln407_1)   --->   "%select_ln403 = select i1 %icmp_ln403, i32 %xor_ln404, i32 %x_5" [aes/aes_func.c:403]   --->   Operation 107 'select' 'select_ln403' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/2] (3.25ns)   --->   "%word_load_2 = load i32* %word_addr_2, align 4" [aes/aes_func.c:407]   --->   Operation 108 'load' 'word_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln407_2)   --->   "%xor_ln407 = xor i32 %x, %x_6" [aes/aes_func.c:407]   --->   Operation 109 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln407_1 = xor i32 %select_ln403, %select_ln399" [aes/aes_func.c:407]   --->   Operation 110 'xor' 'xor_ln407_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln407_2)   --->   "%xor_ln407_3 = xor i32 %xor_ln407_1, %word_load_2" [aes/aes_func.c:407]   --->   Operation 111 'xor' 'xor_ln407_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln407_2 = xor i32 %xor_ln407_3, %xor_ln407" [aes/aes_func.c:407]   --->   Operation 112 'xor' 'xor_ln407_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_4, i32 7, i32 30)" [aes/aes_func.c:411]   --->   Operation 113 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%and_ln6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_1, i8 0)" [aes/aes_func.c:411]   --->   Operation 114 'bitconcatenate' 'and_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln411 = icmp eq i32 %and_ln6, 256" [aes/aes_func.c:411]   --->   Operation 115 'icmp' 'icmp_ln411' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln419_1)   --->   "%xor_ln412 = xor i32 %shl_ln402, 283" [aes/aes_func.c:412]   --->   Operation 116 'xor' 'xor_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln419_1)   --->   "%select_ln411 = select i1 %icmp_ln411, i32 %xor_ln412, i32 %shl_ln402" [aes/aes_func.c:411]   --->   Operation 117 'select' 'select_ln411' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.99ns)   --->   "%x_7 = xor i32 %x_6, %shl_ln374" [aes/aes_func.c:414]   --->   Operation 118 'xor' 'x_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_7, i32 8, i32 31)" [aes/aes_func.c:415]   --->   Operation 119 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%and_ln7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_3, i8 0)" [aes/aes_func.c:415]   --->   Operation 120 'bitconcatenate' 'and_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (2.47ns)   --->   "%icmp_ln415 = icmp eq i32 %and_ln7, 256" [aes/aes_func.c:415]   --->   Operation 121 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln419_1)   --->   "%xor_ln416 = xor i32 %x_7, 283" [aes/aes_func.c:416]   --->   Operation 122 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln419_1)   --->   "%select_ln415 = select i1 %icmp_ln415, i32 %xor_ln416, i32 %x_7" [aes/aes_func.c:415]   --->   Operation 123 'select' 'select_ln415' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/2] (3.25ns)   --->   "%word_load_3 = load i32* %word_addr_3, align 4" [aes/aes_func.c:419]   --->   Operation 124 'load' 'word_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln419_2)   --->   "%xor_ln419 = xor i32 %x_2, %x" [aes/aes_func.c:419]   --->   Operation 125 'xor' 'xor_ln419' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln419_1 = xor i32 %select_ln415, %select_ln411" [aes/aes_func.c:419]   --->   Operation 126 'xor' 'xor_ln419_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln419_2)   --->   "%xor_ln419_3 = xor i32 %xor_ln419_1, %word_load_3" [aes/aes_func.c:419]   --->   Operation 127 'xor' 'xor_ln419_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln419_2 = xor i32 %xor_ln419_3, %xor_ln419" [aes/aes_func.c:419]   --->   Operation 128 'xor' 'xor_ln419_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%ret_addr_5 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln377" [aes/aes_func.c:386]   --->   Operation 129 'getelementptr' 'ret_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (3.25ns)   --->   "store i32 %xor_ln395_2, i32* %ret_addr_5, align 4" [aes/aes_func.c:395]   --->   Operation 130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%ret_addr_6 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln383" [aes/aes_func.c:398]   --->   Operation 131 'getelementptr' 'ret_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (3.25ns)   --->   "store i32 %xor_ln407_2, i32* %ret_addr_6, align 8" [aes/aes_func.c:407]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%ret_addr_7 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln383_1" [aes/aes_func.c:410]   --->   Operation 133 'getelementptr' 'ret_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (3.25ns)   --->   "store i32 %xor_ln419_2, i32* %ret_addr_7, align 4" [aes/aes_func.c:419]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "br label %1" [aes/aes_func.c:372]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 3.25>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%j_1 = phi i31 [ %j, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 136 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln422 = zext i31 %j_1 to i32" [aes/aes_func.c:422]   --->   Operation 137 'zext' 'zext_ln422' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (2.47ns)   --->   "%icmp_ln422 = icmp slt i32 %zext_ln422, %nb_read" [aes/aes_func.c:422]   --->   Operation 138 'icmp' 'icmp_ln422' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (2.52ns)   --->   "%j = add i31 %j_1, 1" [aes/aes_func.c:422]   --->   Operation 139 'add' 'j' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln422, label %2, label %3" [aes/aes_func.c:422]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln424 = trunc i31 %j_1 to i30" [aes/aes_func.c:424]   --->   Operation 141 'trunc' 'trunc_ln424' <Predicate = (icmp_ln422)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln424, i2 0)" [aes/aes_func.c:424]   --->   Operation 142 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln422)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln424 = sext i32 %shl_ln4 to i64" [aes/aes_func.c:424]   --->   Operation 143 'sext' 'sext_ln424' <Predicate = (icmp_ln422)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%ret_addr_1 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln424" [aes/aes_func.c:424]   --->   Operation 144 'getelementptr' 'ret_addr_1' <Predicate = (icmp_ln422)> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (3.25ns)   --->   "%ret_load = load i32* %ret_addr_1, align 16" [aes/aes_func.c:424]   --->   Operation 145 'load' 'ret_load' <Predicate = (icmp_ln422)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln425 = or i32 %shl_ln4, 1" [aes/aes_func.c:425]   --->   Operation 146 'or' 'or_ln425' <Predicate = (icmp_ln422)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln425 = sext i32 %or_ln425 to i64" [aes/aes_func.c:425]   --->   Operation 147 'sext' 'sext_ln425' <Predicate = (icmp_ln422)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%ret_addr_2 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln425" [aes/aes_func.c:425]   --->   Operation 148 'getelementptr' 'ret_addr_2' <Predicate = (icmp_ln422)> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (3.25ns)   --->   "%ret_load_1 = load i32* %ret_addr_2, align 4" [aes/aes_func.c:425]   --->   Operation 149 'load' 'ret_load_1' <Predicate = (icmp_ln422)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 150 'ret' <Predicate = (!icmp_ln422)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 6.50>
ST_8 : Operation 151 [1/2] (3.25ns)   --->   "%ret_load = load i32* %ret_addr_1, align 16" [aes/aes_func.c:424]   --->   Operation 151 'load' 'ret_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%statemt_addr_4 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln424" [aes/aes_func.c:424]   --->   Operation 152 'getelementptr' 'statemt_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (3.25ns)   --->   "store i32 %ret_load, i32* %statemt_addr_4, align 4" [aes/aes_func.c:424]   --->   Operation 153 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 154 [1/2] (3.25ns)   --->   "%ret_load_1 = load i32* %ret_addr_2, align 4" [aes/aes_func.c:425]   --->   Operation 154 'load' 'ret_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%statemt_addr_5 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln425" [aes/aes_func.c:425]   --->   Operation 155 'getelementptr' 'statemt_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (3.25ns)   --->   "store i32 %ret_load_1, i32* %statemt_addr_5, align 4" [aes/aes_func.c:425]   --->   Operation 156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln426 = or i32 %shl_ln4, 2" [aes/aes_func.c:426]   --->   Operation 157 'or' 'or_ln426' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln426 = sext i32 %or_ln426 to i64" [aes/aes_func.c:426]   --->   Operation 158 'sext' 'sext_ln426' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%ret_addr_3 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln426" [aes/aes_func.c:426]   --->   Operation 159 'getelementptr' 'ret_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [2/2] (3.25ns)   --->   "%ret_load_2 = load i32* %ret_addr_3, align 8" [aes/aes_func.c:426]   --->   Operation 160 'load' 'ret_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln427 = or i32 %shl_ln4, 3" [aes/aes_func.c:427]   --->   Operation 161 'or' 'or_ln427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln427 = sext i32 %or_ln427 to i64" [aes/aes_func.c:427]   --->   Operation 162 'sext' 'sext_ln427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%ret_addr_4 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln427" [aes/aes_func.c:427]   --->   Operation 163 'getelementptr' 'ret_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (3.25ns)   --->   "%ret_load_3 = load i32* %ret_addr_4, align 4" [aes/aes_func.c:427]   --->   Operation 164 'load' 'ret_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 4> <Delay = 6.50>
ST_9 : Operation 165 [1/2] (3.25ns)   --->   "%ret_load_2 = load i32* %ret_addr_3, align 8" [aes/aes_func.c:426]   --->   Operation 165 'load' 'ret_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%statemt_addr_6 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln426" [aes/aes_func.c:426]   --->   Operation 166 'getelementptr' 'statemt_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (3.25ns)   --->   "store i32 %ret_load_2, i32* %statemt_addr_6, align 4" [aes/aes_func.c:426]   --->   Operation 167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 168 [1/2] (3.25ns)   --->   "%ret_load_3 = load i32* %ret_addr_4, align 4" [aes/aes_func.c:427]   --->   Operation 168 'load' 'ret_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%statemt_addr_7 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln427" [aes/aes_func.c:427]   --->   Operation 169 'getelementptr' 'statemt_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (3.25ns)   --->   "store i32 %ret_load_3, i32* %statemt_addr_7, align 4" [aes/aes_func.c:427]   --->   Operation 170 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader" [aes/aes_func.c:422]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'n' [5]  (0 ns)
	'mul' operation ('mul_ln383', aes/aes_func.c:383) [8]  (8.51 ns)

 <State 2>: 7.54ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', aes/aes_func.c:372) [11]  (0 ns)
	'add' operation ('add_ln383', aes/aes_func.c:383) [48]  (2.55 ns)
	'add' operation ('add_ln395', aes/aes_func.c:395) [52]  (1.73 ns)
	'getelementptr' operation ('word_addr_1', aes/aes_func.c:395) [54]  (0 ns)
	'load' operation ('word_load_1', aes/aes_func.c:395) on array 'word' [80]  (3.25 ns)

 <State 3>: 5.73ns
The critical path consists of the following:
	'load' operation ('x', aes/aes_func.c:374) on array 'statemt' [21]  (3.25 ns)
	'icmp' operation ('icmp_ln375', aes/aes_func.c:375) [26]  (2.47 ns)

 <State 4>: 8.71ns
The critical path consists of the following:
	'shl' operation ('shl_ln378', aes/aes_func.c:378) [33]  (0 ns)
	'xor' operation ('x', aes/aes_func.c:378) [34]  (0.993 ns)
	'icmp' operation ('icmp_ln379', aes/aes_func.c:379) [37]  (2.47 ns)
	'select' operation ('select_ln379', aes/aes_func.c:379) [39]  (0 ns)
	'xor' operation ('xor_ln383_1', aes/aes_func.c:383) [63]  (0.993 ns)
	'xor' operation ('xor_ln383_3', aes/aes_func.c:383) [64]  (0 ns)
	'xor' operation ('xor_ln383_2', aes/aes_func.c:383) [65]  (0.993 ns)
	'store' operation ('store_ln383', aes/aes_func.c:383) of variable 'xor_ln383_2', aes/aes_func.c:383 on array 'ret', aes/aes_func.c:369 [66]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ret_addr_5', aes/aes_func.c:386) [67]  (0 ns)
	'store' operation ('store_ln395', aes/aes_func.c:395) of variable 'xor_ln395_2', aes/aes_func.c:395 on array 'ret', aes/aes_func.c:369 [85]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ret_addr_7', aes/aes_func.c:410) [105]  (0 ns)
	'store' operation ('store_ln419', aes/aes_func.c:419) of variable 'xor_ln419_2', aes/aes_func.c:419 on array 'ret', aes/aes_func.c:369 [122]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', aes/aes_func.c:422) [127]  (0 ns)
	'getelementptr' operation ('ret_addr_1', aes/aes_func.c:424) [136]  (0 ns)
	'load' operation ('ret_load', aes/aes_func.c:424) on array 'ret', aes/aes_func.c:369 [137]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('ret_load', aes/aes_func.c:424) on array 'ret', aes/aes_func.c:369 [137]  (3.25 ns)
	'store' operation ('store_ln424', aes/aes_func.c:424) of variable 'ret_load', aes/aes_func.c:424 on array 'statemt' [139]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('ret_load_2', aes/aes_func.c:426) on array 'ret', aes/aes_func.c:369 [149]  (3.25 ns)
	'store' operation ('store_ln426', aes/aes_func.c:426) of variable 'ret_load_2', aes/aes_func.c:426 on array 'statemt' [151]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
