dict set slaves control {ports {coefs {type i_ap_none width 64}} mems {} has_ctrl 0}
set datawidth 32
set addrwidth 64
set intr_clr_mode COR
