INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/kavish/opt2/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/kavish/opt2/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_nnet_top glbl -prj nnet.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile /home/kavish/opt2/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s nnet 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8rcU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8rcU_DSP48_13
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8rcU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_6pcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6pcA_DSP48_11
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6pcA
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/conv_layer1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity conv_layer1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_1zec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1zec_DSP48_21
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1zec
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/fifo_w8_d2_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w8_d2_A
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7Ffa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7Ffa_DSP48_27
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7Ffa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7wdI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7wdI_DSP48_18
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7wdI
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7ibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7ibs_DSP48_4
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7ibs
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/Loop_1_proc103.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Loop_1_proc103
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8Ee0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8Ee0_DSP48_26
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8Ee0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_6jbC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6jbC_DSP48_5
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6jbC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7CeG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7CeG_DSP48_24
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7CeG
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_5Bew.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_5Bew_DSP48_23
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_5Bew
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8udo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8udo_DSP48_16
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8udo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7Lf8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7Lf8_DSP48_33
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7Lf8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7g8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7g8j_DSP48_2
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7g8j
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_nnet_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_6eOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6eOg_DSP48_0
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6eOg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8Hfu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8Hfu_DSP48_29
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8Hfu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_1IfE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1IfE_DSP48_30
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1IfE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_1Gfk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1Gfk_DSP48_28
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1Gfk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_1mb6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1mb6_DSP48_8
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1mb6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7qcK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7qcK_DSP48_12
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7qcK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_6DeQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6DeQ_DSP48_25
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6DeQ
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7kbM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7kbM_DSP48_6
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7kbM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/AESL_autofifo_fc3_out_V_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_autofifo_fc3_out_V_V
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_1JfO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1JfO_DSP48_31
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1JfO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_1lbW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1lbW_DSP48_7
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1lbW
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8KfY.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8KfY_DSP48_32
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8KfY
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8xdS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8xdS_DSP48_19
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8xdS
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/Loop_1_proc103_inbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Loop_1_proc103_inbkb_rom
INFO: [VRFC 10-307] analyzing entity Loop_1_proc103_inbkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7yd2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7yd2_DSP48_20
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7yd2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_1ncg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1ncg_DSP48_9
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_1ncg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8ocq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8ocq_DSP48_10
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8ocq
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8sc4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8sc4_DSP48_14
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8sc4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_mul_sub_fYi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_mul_sub_fYi_DSP48_1
INFO: [VRFC 10-307] analyzing entity nnet_mac_mul_sub_fYi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_7vdy.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7vdy_DSP48_17
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_7vdy
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8tde.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8tde_DSP48_15
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8tde
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8hbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8hbi_DSP48_3
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8hbi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_6Ngs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6Ngs_DSP48_35
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_6Ngs
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8Aem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8Aem_DSP48_22
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8Aem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/conv_layer1_conv_cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity conv_layer1_conv_cud_rom
INFO: [VRFC 10-307] analyzing entity conv_layer1_conv_cud
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/nnet_mac_muladd_8Mgi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8Mgi_DSP48_34
INFO: [VRFC 10-307] analyzing entity nnet_mac_muladd_8Mgi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/vhdl/conv_layer1_kernedEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity conv_layer1_kernedEe_ram
INFO: [VRFC 10-307] analyzing entity conv_layer1_kernedEe
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.Loop_1_proc103_inbkb_rom [loop_1_proc103_inbkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.Loop_1_proc103_inbkb [loop_1_proc103_inbkb_default]
Compiling architecture behav of entity xil_defaultlib.Loop_1_proc103 [loop_1_proc103_default]
Compiling architecture rtl of entity xil_defaultlib.conv_layer1_conv_cud_rom [conv_layer1_conv_cud_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_layer1_conv_cud [conv_layer1_conv_cud_default]
Compiling architecture rtl of entity xil_defaultlib.conv_layer1_kernedEe_ram [\conv_layer1_kernedEe_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.conv_layer1_kernedEe [conv_layer1_kernedee_default]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_6eOg_DSP48_0 [nnet_mac_muladd_6eog_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_6eOg [\nnet_mac_muladd_6eOg(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_mul_sub_fYi_DSP48_1 [nnet_mac_mul_sub_fyi_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_mul_sub_fYi [\nnet_mac_mul_sub_fYi(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7g8j_DSP48_2 [nnet_mac_muladd_7g8j_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7g8j [\nnet_mac_muladd_7g8j(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8hbi_DSP48_3 [nnet_mac_muladd_8hbi_dsp48_3_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8hbi [\nnet_mac_muladd_8hbi(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7ibs_DSP48_4 [nnet_mac_muladd_7ibs_dsp48_4_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7ibs [\nnet_mac_muladd_7ibs(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_6jbC_DSP48_5 [nnet_mac_muladd_6jbc_dsp48_5_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_6jbC [\nnet_mac_muladd_6jbC(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7kbM_DSP48_6 [nnet_mac_muladd_7kbm_dsp48_6_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7kbM [\nnet_mac_muladd_7kbM(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_1lbW_DSP48_7 [nnet_mac_muladd_1lbw_dsp48_7_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_1lbW [\nnet_mac_muladd_1lbW(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_1mb6_DSP48_8 [nnet_mac_muladd_1mb6_dsp48_8_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_1mb6 [\nnet_mac_muladd_1mb6(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_1ncg_DSP48_9 [nnet_mac_muladd_1ncg_dsp48_9_def...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_1ncg [\nnet_mac_muladd_1ncg(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8ocq_DSP48_10 [nnet_mac_muladd_8ocq_dsp48_10_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8ocq [\nnet_mac_muladd_8ocq(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_6pcA_DSP48_11 [nnet_mac_muladd_6pca_dsp48_11_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_6pcA [\nnet_mac_muladd_6pcA(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7qcK_DSP48_12 [nnet_mac_muladd_7qck_dsp48_12_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7qcK [\nnet_mac_muladd_7qcK(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8rcU_DSP48_13 [nnet_mac_muladd_8rcu_dsp48_13_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8rcU [\nnet_mac_muladd_8rcU(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8sc4_DSP48_14 [nnet_mac_muladd_8sc4_dsp48_14_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8sc4 [\nnet_mac_muladd_8sc4(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8tde_DSP48_15 [nnet_mac_muladd_8tde_dsp48_15_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8tde [\nnet_mac_muladd_8tde(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8udo_DSP48_16 [nnet_mac_muladd_8udo_dsp48_16_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8udo [\nnet_mac_muladd_8udo(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7vdy_DSP48_17 [nnet_mac_muladd_7vdy_dsp48_17_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7vdy [\nnet_mac_muladd_7vdy(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7wdI_DSP48_18 [nnet_mac_muladd_7wdi_dsp48_18_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7wdI [\nnet_mac_muladd_7wdI(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8xdS_DSP48_19 [nnet_mac_muladd_8xds_dsp48_19_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8xdS [\nnet_mac_muladd_8xdS(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7yd2_DSP48_20 [nnet_mac_muladd_7yd2_dsp48_20_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7yd2 [\nnet_mac_muladd_7yd2(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_1zec_DSP48_21 [nnet_mac_muladd_1zec_dsp48_21_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_1zec [\nnet_mac_muladd_1zec(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8Aem_DSP48_22 [nnet_mac_muladd_8aem_dsp48_22_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8Aem [\nnet_mac_muladd_8Aem(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_5Bew_DSP48_23 [nnet_mac_muladd_5bew_dsp48_23_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_5Bew [\nnet_mac_muladd_5Bew(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7CeG_DSP48_24 [nnet_mac_muladd_7ceg_dsp48_24_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7CeG [\nnet_mac_muladd_7CeG(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_6DeQ_DSP48_25 [nnet_mac_muladd_6deq_dsp48_25_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_6DeQ [\nnet_mac_muladd_6DeQ(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8Ee0_DSP48_26 [nnet_mac_muladd_8ee0_dsp48_26_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8Ee0 [\nnet_mac_muladd_8Ee0(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7Ffa_DSP48_27 [nnet_mac_muladd_7ffa_dsp48_27_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7Ffa [\nnet_mac_muladd_7Ffa(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_1Gfk_DSP48_28 [nnet_mac_muladd_1gfk_dsp48_28_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_1Gfk [\nnet_mac_muladd_1Gfk(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8Hfu_DSP48_29 [nnet_mac_muladd_8hfu_dsp48_29_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8Hfu [\nnet_mac_muladd_8Hfu(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_1IfE_DSP48_30 [nnet_mac_muladd_1ife_dsp48_30_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_1IfE [\nnet_mac_muladd_1IfE(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_1JfO_DSP48_31 [nnet_mac_muladd_1jfo_dsp48_31_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_1JfO [\nnet_mac_muladd_1JfO(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8KfY_DSP48_32 [nnet_mac_muladd_8kfy_dsp48_32_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8KfY [\nnet_mac_muladd_8KfY(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_7Lf8_DSP48_33 [nnet_mac_muladd_7lf8_dsp48_33_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_7Lf8 [\nnet_mac_muladd_7Lf8(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_8Mgi_DSP48_34 [nnet_mac_muladd_8mgi_dsp48_34_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_8Mgi [\nnet_mac_muladd_8Mgi(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.nnet_mac_muladd_6Ngs_DSP48_35 [nnet_mac_muladd_6ngs_dsp48_35_de...]
Compiling architecture arch of entity xil_defaultlib.nnet_mac_muladd_6Ngs [\nnet_mac_muladd_6Ngs(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.conv_layer1 [conv_layer1_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A_shiftReg [fifo_w8_d2_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A [\fifo_w8_d2_A(1,8)\]
Compiling architecture behav of entity xil_defaultlib.nnet [nnet_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autofifo_fc3_out_V_V [aesl_autofifo_fc3_out_v_v_defaul...]
Compiling architecture behav of entity xil_defaultlib.apatb_nnet_top
Built simulation snapshot nnet
