============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  11:40:09 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7215 ps) Setup Check with Pin u_counter/count_enabled_reg/CK->SE
          Group: in2reg
     Startpoint: (R) rst_n
          Clock: (R) clk
       Endpoint: (F) u_counter/count_enabled_reg/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     200                  
       Uncertainty:-      50                  
     Required Time:=    9750                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     535                  
             Slack:=    7215                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15 

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  rst_n                          (i)     -     R     (arrival)             3     0     0    2000 
  u_counter/g419__5107/Y         -       A->Y  F     NAND2_X1A_A9TL        5   266   153    2153 
  u_counter/g792/Y               -       A->Y  R     INV_X2M_A9TL         14   249   244    2397 
  u_counter/g790__7098/Y         -       B->Y  F     NAND2_X1B_A9TL        1   140   138    2535 
  u_counter/count_enabled_reg/SE -       -     F     SDFFRPQ_X1M_A9TL      1     -     0    2535 
#------------------------------------------------------------------------------------------------

(i) : Net is ideal.

