{
    "Misc": {
        "daidir": "simv.daidir",
        "csrc_abs": "/home/eemaj/ckhuu/eecs168/lab4-rtl/counter/csrc",
        "cwd": "/home/eemaj/ckhuu/eecs168/lab4-rtl/counter",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "archive_dir": "archive.0",
        "daidir_abs": "/home/eemaj/ckhuu/eecs168/lab4-rtl/counter/simv.daidir"
    },
    "NameTable": {
        "timeunit": [
            "timeunit",
            "H0Y6L",
            "module"
        ],
        "counter_testbench": [
            "counter_testbench",
            "uuCq7",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStatus": "Successful",
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "stat": {
        "CodeGen(%)": 24.205937857161835,
        "totalObjSize": 53478,
        "ru_self_cgstart": {
            "ru_maxrss_kb": 43064,
            "ru_utime_sec": 0.028516,
            "ru_stime_sec": 0.021122999999999999,
            "ru_nvcsw": 153,
            "ru_minflt": 10261,
            "ru_majflt": 0,
            "ru_nivcsw": 2
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "outputSizePerQuad": 225.0,
        "nMops": 403,
        "nQuads": 237,
        "ru_self_end": {
            "ru_maxrss_kb": 48824,
            "ru_utime_sec": 0.037622999999999997,
            "ru_stime_sec": 0.030098,
            "ru_nvcsw": 225,
            "ru_minflt": 12134,
            "ru_majflt": 0,
            "ru_nivcsw": 2
        },
        "ru_childs_end": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "Frontend(%)": 75.794062142838158
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 34042
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "timeunit",
        "counter_testbench"
    ],
    "CompileProcesses": [
        "cgproc.4335.json"
    ]
}