-makelib ies_lib/xil_defaultlib \
  "../../../bd/Four_Bit_Adder/ipshared/fdb3/sim/one_bit_full_adder.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_0/sim/Four_Bit_Adder_one_bit_full_adder_0_0.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_1/sim/Four_Bit_Adder_one_bit_full_adder_0_1.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_2/sim/Four_Bit_Adder_one_bit_full_adder_0_2.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_3/sim/Four_Bit_Adder_one_bit_full_adder_0_3.v" \
-endlib
-makelib ies_lib/xlslice_v1_0_1 \
  "../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_0/sim/Four_Bit_Adder_xlslice_0_0.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_1_0/sim/Four_Bit_Adder_xlslice_1_0.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_1/sim/Four_Bit_Adder_xlslice_0_1.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_2/sim/Four_Bit_Adder_xlslice_0_2.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_3/sim/Four_Bit_Adder_xlslice_0_3.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_4/sim/Four_Bit_Adder_xlslice_0_4.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_5/sim/Four_Bit_Adder_xlslice_0_5.v" \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_6/sim/Four_Bit_Adder_xlslice_0_6.v" \
-endlib
-makelib ies_lib/xlconcat_v2_1_1 \
  "../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlconcat_0_0/sim/Four_Bit_Adder_xlconcat_0_0.v" \
  "../../../bd/Four_Bit_Adder/sim/Four_Bit_Adder.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

