<module name="NAVSS0_PVU_0_VIRT_ALIAS_7_IO_PVU0_CFG_MMRS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_pid" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_pid" offset="0x0" width="32" description="The Revision Register contains the major and minor revisions for the module.">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID register scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit: 10 = Processors" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1672" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x16" description="RTL revision. Will vary depending on release." range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_config" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_config" offset="0x4" width="32" description="The Config Register contains the configuration values for the module.">
		<bitfield id="TLB_ENTRIES" width="8" begin="23" end="16" resetval="0x8" description="Number of TLB entries per channel" range="23 - 16" rwaccess="R"/> 
		<bitfield id="TLBS" width="16" begin="15" end="0" resetval="0x64" description="Number of TLBs" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_enable" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_enable" offset="0x10" width="32" description="The Enable Register enables the pvu.">
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="PVU Enable bit. 0 = disabled. 1 = enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_virtid_map1" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_virtid_map1" offset="0x14" width="32" description="The Map Register 1 defines the virtid mapping for the pvu.">
		<bitfield id="DMA_CL3" width="2" begin="23" end="22" resetval="0x3" description="Map for DMA sub-class 3. Value is the final sub-class and selects TLB+n." range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="DMA_CL2" width="2" begin="21" end="20" resetval="0x2" description="Map for DMA sub-class 2. Value is the final sub-class and selects TLB+n." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="DMA_CL1" width="2" begin="19" end="18" resetval="0x1" description="Map for DMA sub-class 1. Value is the final sub-class and selects TLB+n." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="DMA_CL0" width="2" begin="17" end="16" resetval="0x0" description="Map for DMA sub-class 0. Value is the final sub-class and selects TLB+n." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="DMA_CNT" width="12" begin="11" end="0" resetval="0x0" description="VirtID count for DMA class that use sub-classes." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_virtid_map2" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_virtid_map2" offset="0x18" width="32" description="The Map Register 2 defines the virtid mapping for the pvu.">
		<bitfield id="MAX_CNT" width="12" begin="11" end="0" resetval="0x0" description="VirtID maximum for PVU." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_disable" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_disable" offset="0x30" width="32" description="The Exception Logging Disable Register defines which types of faults are disabled for logging.">
		<bitfield id="MISS_DIS" width="1" begin="6" end="6" resetval="0x0" description="Disable for PVU miss fault logging. 0 = enable miss fault logging. 1 = disable miss fault logging." range="6" rwaccess="R/W"/> 
		<bitfield id="PREF_DIS" width="1" begin="5" end="5" resetval="0x0" description="Disable for prefetch permissions fault logging. 0 = enable prefetch fault logging. 1 = disable prefetch fault logging." range="5" rwaccess="R/W"/> 
		<bitfield id="EXEC_DIS" width="1" begin="4" end="4" resetval="0x0" description="Disable for execute permissions fault logging. 0 = enable execute fault logging. 1 = disable execute fault logging." range="4" rwaccess="R/W"/> 
		<bitfield id="WRITE_DIS" width="1" begin="3" end="3" resetval="0x0" description="Disable for write permissions fault logging. 0 = enable write fault logging. 1 = disable write fault logging." range="3" rwaccess="R/W"/> 
		<bitfield id="READ_DIS" width="1" begin="2" end="2" resetval="0x0" description="Disable for read permissions fault logging. 0 = enable read fault logging. 1 = disable read fault logging." range="2" rwaccess="R/W"/> 
		<bitfield id="VIRTID_DIS" width="1" begin="0" end="0" resetval="0x0" description="Disable for virtID permission fault logging. 0 = enable virtID fault logging. 1 = disable virtID fault logging." range="0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_destination_id" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_destination_id" offset="0x104" width="32" description="The Destination ID Register defines the destination ID value for error messages.">
		<bitfield id="DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="The destination ID." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_control" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_control" offset="0x120" width="32" description="The Exception Logging Control Register controls the exception logging.">
		<bitfield id="DISABLE_INTR" width="1" begin="1" end="1" resetval="0x0" description="Disables logging interrupt when set. This will not disable logging, so if cleared the current log should also be cleared to guarantee the next log generates the interrupt." range="1" rwaccess="R/W"/> 
		<bitfield id="DISABLE_F" width="1" begin="0" end="0" resetval="0x0" description="Disables logging when set. This will also disable interrupts." range="0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_header0" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_header0" offset="0x124" width="32" description="The Exception Logging Header 0 Register contains the first word of the header.">
		<bitfield id="TYPE_F" width="8" begin="31" end="24" resetval="0x0" description="Type. 6 = PVU." range="31 - 24" rwaccess="R"/> 
		<bitfield id="SRC_ID" width="16" begin="23" end="8" resetval="0x0" description="Source ID." range="23 - 8" rwaccess="R"/> 
		<bitfield id="DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="Destination ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_header1" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_header1" offset="0x128" width="32" description="The Exception Logging Header 1 Register contains the second word of the header.">
		<bitfield id="GROUP" width="8" begin="31" end="24" resetval="0x0" description="Group." range="31 - 24" rwaccess="R"/> 
		<bitfield id="CODE" width="8" begin="23" end="16" resetval="0x0" description="Code. 0 = PVU miss. 1 = Max virtid violation. 2 = reserved. 3 = read permission violation. 4 = write permission violation. 5 = execute permission violation. 6 = prefetch permission violation." range="23 - 16" rwaccess="R"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_data0" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_data0" offset="0x12C" width="32" description="The Exception Logging Data 0 Register contains the first word of the data.">
		<bitfield id="ADDR_L" width="32" begin="31" end="0" resetval="0x0" description="Input virtual address lower 32 bits." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_data1" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_data1" offset="0x130" width="32" description="The Exception Logging Data 1 Register contains the second word of the data.">
		<bitfield id="ADDR_H" width="16" begin="15" end="0" resetval="0x0" description="Input virtual address upper 12 bits." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_data2" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_data2" offset="0x134" width="32" description="The Exception Logging Data 2 Register contains the third word of the data.">
		<bitfield id="ROUTEID" width="12" begin="27" end="16" resetval="0x0" description="Route ID." range="27 - 16" rwaccess="R"/> 
		<bitfield id="WRITE" width="1" begin="13" end="13" resetval="0x0" description="Write." range="13" rwaccess="R"/> 
		<bitfield id="READ" width="1" begin="12" end="12" resetval="0x0" description="Read." range="12" rwaccess="R"/> 
		<bitfield id="DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Debug." range="11" rwaccess="R"/> 
		<bitfield id="CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Cacheable." range="10" rwaccess="R"/> 
		<bitfield id="PRIV" width="1" begin="9" end="9" resetval="0x0" description="Priv." range="9" rwaccess="R"/> 
		<bitfield id="SECURE" width="1" begin="8" end="8" resetval="0x0" description="Secure." range="8" rwaccess="R"/> 
		<bitfield id="PRIV_ID" width="8" begin="7" end="0" resetval="0x0" description="Priv ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_data3" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_logging_data3" offset="0x138" width="32" description="The Exception Logging Data 3 Register contains the third word of the data. Reading this register will clear the error pending bit except when emudbg is set.">
		<bitfield id="BYTECNT" width="10" begin="9" end="0" resetval="0x0" description="Byte count." range="9 - 0" rwaccess="R"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_pend_set" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_pend_set" offset="0x140" width="32" description="The Exception Logging Interrupt Pending Set Register allows to set the pend signal.">
		<bitfield id="PEND_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception pend signal." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_pend_clear" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_pend_clear" offset="0x144" width="32" description="The Exception Logging Interrupt Pending Clear Register allows to clear the pend signal.">
		<bitfield id="PEND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception pend signal." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_enable_set" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_enable_set" offset="0x148" width="32" description="The Exception Logging Interrupt Enable Set Register allows to set the interrupt enable signal.">
		<bitfield id="ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception interrupt enable signal." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_enable_clear" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_exception_enable_clear" offset="0x14C" width="32" description="The Exception Logging Interrupt Enable Clear Register allows to clear the interrupt enable signal.">
		<bitfield id="ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception interrupt enable signal." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_eoi_reg" acronym="VIRT_ALIAS_7_IO_PVU0_CFG_MMRS_eoi_reg" offset="0x150" width="32" description="EOI Register">
		<bitfield id="EOI_WR" width="16" begin="15" end="0" resetval="0x0" description="EOI Register" range="15 - 0" rwaccess="R/W"/>
	</register>
</module>