%!TEX root=paper.tex

\setcounter{secnumdepth}{0}

\section{Timeline Toward Thesis Defense}

\begin{figure}[h]
  \centering
  \captionsetup{width=\columnwidth}
  \includegraphics[trim=0 0 0 0, clip, width=.9\columnwidth]{graphs/timeline.pdf}
  \caption{\small{A plan of action for future research and dissertation writing.}}
  \label{fig:timeline}
\end{figure}

\section{Publications Related to the Proposal}
[\textbf{IEEE MICRO 2017}] Hasan Genc, Yazhou Zu, Ting-Wu Chin, Matthew Halpern, Vijay Janapa Reddi. ``FlyingIoT: Towards a Sensor-Cloud Architecture for Low-Power Cognitive Computer Vision in the Sky.''

[\textbf{DAC 2016}] An Zou, Jingwen Leng, Yazhou Zu, Tao Tong, Vijay Janapa Reddi, David Brooks, Gu-Yeon Wei, Xuan Zhang, ``Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators.''

[\textbf{Top Picks 2017}] Yazhou Zu, Wei Huang, Indrani Paul, Vijay Janapa Reddi. ``\tistates: Power Management in Active Timing Margin Processors.''

[\textbf{MICRO 2016}] Yazhou Zu, Wei Huang, Indrani Paul, Vijay Janapa Reddi. ``\tistates: Processor Power Management in the Temperature Inversion Region.''

[\textbf{MICRO 2015}] Yazhou Zu, Charles R Lefurgy, Jingwen Leng, Matthew Halpern, Michael S Floyd, Vijay Janapa Reddi, ``Adaptive Guardband Scheduling to Improve System-level Efficiency of the POWER7+.''

[\textbf{HPCA 2015}] Jingwen Leng, Yazhou Zu, Vijay Janapa Reddi. ``GPU voltage noise: Characterization and Hierarchical Smoothing of Spatial and Temporal Voltage Noise Interference in GPU Architectures.''

[\textbf{ISLPED 2014}] Jingwen Leng, Yazhou Zu, Minsoo Rhu, Meeta Gupta, Vijay Janapa Reddi, ``GPUVolt: Modeling and Characterizing Voltage Noise in GPU Architectures.''

[\textbf{SELSE 2014}] Jingwen Leng, Yazhou Zu, Vijay Janapa Reddi. ``Energy Efficiency Benefits of Reducing the Voltage Guardband on the Kepler GPU Architectures.''