#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bdf4c1f050 .scope module, "core_tb" "core_tb" 2 5;
 .timescale -9 -12;
L_000001bdf4c21d20 .functor BUFZ 16, L_000001bdf4c76cb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001bdf4c738a0_0 .net *"_ivl_0", 15 0, L_000001bdf4c76cb0;  1 drivers
v000001bdf4c734e0_0 .net *"_ivl_2", 9 0, L_000001bdf4c76df0;  1 drivers
L_000001bdf4cb0478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bdf4c73440_0 .net *"_ivl_5", 1 0, L_000001bdf4cb0478;  1 drivers
v000001bdf4c73580_0 .var "clk", 0 0;
v000001bdf4c740c0 .array "fake_mem", 255 0, 15 0;
v000001bdf4c73d00_0 .net "instr", 15 0, L_000001bdf4c21d20;  1 drivers
v000001bdf4c74160_0 .net "mem_addr", 7 0, L_000001bdf4c213f0;  1 drivers
v000001bdf4c74340_0 .var "mem_data_in", 7 0;
v000001bdf4c75270_0 .net "mem_data_out", 7 0, L_000001bdf4c219a0;  1 drivers
v000001bdf4c76ad0_0 .net "mem_write", 0 0, L_000001bdf4c760d0;  1 drivers
v000001bdf4c76c10_0 .net "pc", 7 0, v000001bdf4c16380_0;  1 drivers
v000001bdf4c77110_0 .var "reset", 0 0;
E_000001bdf4c17ac0 .event posedge, v000001bdf4c16100_0;
L_000001bdf4c76cb0 .array/port v000001bdf4c740c0, L_000001bdf4c76df0;
L_000001bdf4c76df0 .concat [ 8 2 0 0], v000001bdf4c16380_0, L_000001bdf4cb0478;
S_000001bdf4c1f790 .scope module, "uut" "risc_core" 2 16, 3 6 0, S_000001bdf4c1f050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "instr_addr";
    .port_info 3 /INPUT 16 "instr_data";
    .port_info 4 /OUTPUT 8 "data_addr";
    .port_info 5 /OUTPUT 1 "data_write";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /INPUT 8 "data_in";
L_000001bdf4c21930 .functor AND 1, L_000001bdf4c77070, L_000001bdf4c767b0, C4<1>, C4<1>;
L_000001bdf4c213f0 .functor BUFZ 8, v000001bdf4c16560_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bdf4c219a0 .functor BUFZ 8, L_000001bdf4c21f50, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bdf4c742a0_0 .net "alu_op", 1 0, L_000001bdf4c75310;  1 drivers
v000001bdf4c74700_0 .net "alu_result", 7 0, v000001bdf4c16560_0;  1 drivers
v000001bdf4c74980_0 .net "alu_src", 0 0, L_000001bdf4c217e0;  1 drivers
v000001bdf4c73ee0_0 .net "branch", 0 0, L_000001bdf4c77070;  1 drivers
v000001bdf4c74020_0 .net "clk", 0 0, v000001bdf4c73580_0;  1 drivers
v000001bdf4c748e0_0 .net "data_addr", 7 0, L_000001bdf4c213f0;  alias, 1 drivers
v000001bdf4c73da0_0 .net "data_in", 7 0, v000001bdf4c74340_0;  1 drivers
v000001bdf4c74ca0_0 .net "data_out", 7 0, L_000001bdf4c219a0;  alias, 1 drivers
v000001bdf4c73300_0 .net "data_write", 0 0, L_000001bdf4c760d0;  alias, 1 drivers
v000001bdf4c74d40_0 .net "immediate", 7 0, L_000001bdf4c76b70;  1 drivers
v000001bdf4c736c0_0 .net "instr_addr", 7 0, v000001bdf4c16380_0;  alias, 1 drivers
v000001bdf4c74f20_0 .net "instr_data", 15 0, L_000001bdf4c21d20;  alias, 1 drivers
v000001bdf4c73760_0 .net "jump", 0 0, L_000001bdf4c76670;  1 drivers
v000001bdf4c74de0_0 .net "mem_to_reg", 0 0, L_000001bdf4c75770;  1 drivers
v000001bdf4c74fc0_0 .net "opcode", 3 0, L_000001bdf4c76350;  1 drivers
v000001bdf4c73940_0 .net "rd", 1 0, L_000001bdf4c76850;  1 drivers
v000001bdf4c73260_0 .net "reg_data1", 7 0, L_000001bdf4c21cb0;  1 drivers
v000001bdf4c73c60_0 .net "reg_data2", 7 0, L_000001bdf4c21f50;  1 drivers
v000001bdf4c74a20_0 .net "reg_write", 0 0, L_000001bdf4c21c40;  1 drivers
v000001bdf4c73f80_0 .net "reset", 0 0, v000001bdf4c77110_0;  1 drivers
v000001bdf4c73800_0 .net "rs", 1 0, L_000001bdf4c76a30;  1 drivers
v000001bdf4c75060_0 .net "rt", 1 0, L_000001bdf4c76d50;  1 drivers
v000001bdf4c733a0_0 .net "zero_flag", 0 0, L_000001bdf4c767b0;  1 drivers
L_000001bdf4c76350 .part L_000001bdf4c21d20, 12, 4;
L_000001bdf4c76a30 .part L_000001bdf4c21d20, 10, 2;
L_000001bdf4c76d50 .part L_000001bdf4c21d20, 8, 2;
L_000001bdf4c76850 .part L_000001bdf4c21d20, 6, 2;
L_000001bdf4c76b70 .part L_000001bdf4c21d20, 0, 8;
L_000001bdf4c754f0 .functor MUXZ 8, v000001bdf4c16560_0, v000001bdf4c74340_0, L_000001bdf4c75770, C4<>;
L_000001bdf4c76990 .functor MUXZ 8, L_000001bdf4c21f50, L_000001bdf4c76b70, L_000001bdf4c217e0, C4<>;
S_000001bdf4c1f920 .scope module, "alu_unit" "alu" 3 68, 4 1 0, S_000001bdf4c1f790;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 2 "alu_op";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001bdf4cb0430 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001bdf4c16740_0 .net/2u *"_ivl_0", 7 0, L_000001bdf4cb0430;  1 drivers
v000001bdf4c15f20_0 .net "a", 7 0, L_000001bdf4c21cb0;  alias, 1 drivers
v000001bdf4c158e0_0 .net "alu_op", 1 0, L_000001bdf4c75310;  alias, 1 drivers
v000001bdf4c15980_0 .net "b", 7 0, L_000001bdf4c76990;  1 drivers
v000001bdf4c16560_0 .var "result", 7 0;
v000001bdf4c16ce0_0 .net "zero", 0 0, L_000001bdf4c767b0;  alias, 1 drivers
E_000001bdf4c17d00 .event anyedge, v000001bdf4c158e0_0, v000001bdf4c15f20_0, v000001bdf4c15980_0;
L_000001bdf4c767b0 .cmp/eq 8, v000001bdf4c16560_0, L_000001bdf4cb0430;
S_000001bdf4c1fab0 .scope module, "ctrl" "control_unit" 3 43, 5 1 0, S_000001bdf4c1f790;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "mem_to_reg";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 2 "alu_op";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "data_write";
P_000001bdf4bf9f40 .param/l "OP_ADD" 1 5 13, C4<0000>;
P_000001bdf4bf9f78 .param/l "OP_BEQ" 1 5 17, C4<0100>;
P_000001bdf4bf9fb0 .param/l "OP_JMP" 1 5 18, C4<0101>;
P_000001bdf4bf9fe8 .param/l "OP_LW" 1 5 15, C4<0010>;
P_000001bdf4bfa020 .param/l "OP_SUB" 1 5 14, C4<0001>;
P_000001bdf4bfa058 .param/l "OP_SW" 1 5 16, C4<0011>;
L_000001bdf4c21850 .functor OR 1, L_000001bdf4c75bd0, L_000001bdf4c76030, C4<0>, C4<0>;
L_000001bdf4c21c40 .functor OR 1, L_000001bdf4c21850, L_000001bdf4c768f0, C4<0>, C4<0>;
L_000001bdf4c217e0 .functor OR 1, L_000001bdf4c75c70, L_000001bdf4c76f30, C4<0>, C4<0>;
L_000001bdf4cb0088 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001bdf4c15d40_0 .net/2u *"_ivl_0", 3 0, L_000001bdf4cb0088;  1 drivers
L_000001bdf4cb0118 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001bdf4c155c0_0 .net/2u *"_ivl_10", 3 0, L_000001bdf4cb0118;  1 drivers
v000001bdf4c15a20_0 .net *"_ivl_12", 0 0, L_000001bdf4c768f0;  1 drivers
L_000001bdf4cb0160 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001bdf4c15340_0 .net/2u *"_ivl_16", 3 0, L_000001bdf4cb0160;  1 drivers
v000001bdf4c15660_0 .net *"_ivl_18", 0 0, L_000001bdf4c75c70;  1 drivers
v000001bdf4c16600_0 .net *"_ivl_2", 0 0, L_000001bdf4c75bd0;  1 drivers
L_000001bdf4cb01a8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001bdf4c157a0_0 .net/2u *"_ivl_20", 3 0, L_000001bdf4cb01a8;  1 drivers
v000001bdf4c16880_0 .net *"_ivl_22", 0 0, L_000001bdf4c76f30;  1 drivers
L_000001bdf4cb01f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001bdf4c150c0_0 .net/2u *"_ivl_26", 3 0, L_000001bdf4cb01f0;  1 drivers
L_000001bdf4cb0238 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001bdf4c15840_0 .net/2u *"_ivl_30", 3 0, L_000001bdf4cb0238;  1 drivers
L_000001bdf4cb0280 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001bdf4c16a60_0 .net/2u *"_ivl_34", 3 0, L_000001bdf4cb0280;  1 drivers
L_000001bdf4cb02c8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001bdf4c15200_0 .net/2u *"_ivl_38", 3 0, L_000001bdf4cb02c8;  1 drivers
L_000001bdf4cb00d0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001bdf4c16920_0 .net/2u *"_ivl_4", 3 0, L_000001bdf4cb00d0;  1 drivers
L_000001bdf4cb0310 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001bdf4c15480_0 .net/2u *"_ivl_44", 3 0, L_000001bdf4cb0310;  1 drivers
v000001bdf4c16420_0 .net *"_ivl_46", 0 0, L_000001bdf4c76210;  1 drivers
L_000001bdf4cb0358 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001bdf4c16b00_0 .net/2u *"_ivl_51", 3 0, L_000001bdf4cb0358;  1 drivers
v000001bdf4c16ba0_0 .net *"_ivl_53", 0 0, L_000001bdf4c76710;  1 drivers
v000001bdf4c16d80_0 .net *"_ivl_6", 0 0, L_000001bdf4c76030;  1 drivers
v000001bdf4c16c40_0 .net *"_ivl_8", 0 0, L_000001bdf4c21850;  1 drivers
v000001bdf4c15ca0_0 .net "alu_op", 1 0, L_000001bdf4c75310;  alias, 1 drivers
v000001bdf4c15de0_0 .net "alu_src", 0 0, L_000001bdf4c217e0;  alias, 1 drivers
v000001bdf4c16060_0 .net "branch", 0 0, L_000001bdf4c77070;  alias, 1 drivers
v000001bdf4c16e20_0 .net "data_write", 0 0, L_000001bdf4c760d0;  alias, 1 drivers
v000001bdf4c15020_0 .net "jump", 0 0, L_000001bdf4c76670;  alias, 1 drivers
v000001bdf4c15160_0 .net "mem_to_reg", 0 0, L_000001bdf4c75770;  alias, 1 drivers
v000001bdf4c153e0_0 .net "opcode", 3 0, L_000001bdf4c76350;  alias, 1 drivers
v000001bdf4c15520_0 .net "reg_write", 0 0, L_000001bdf4c21c40;  alias, 1 drivers
L_000001bdf4c75bd0 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb0088;
L_000001bdf4c76030 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb00d0;
L_000001bdf4c768f0 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb0118;
L_000001bdf4c75c70 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb0160;
L_000001bdf4c76f30 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb01a8;
L_000001bdf4c75770 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb01f0;
L_000001bdf4c760d0 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb0238;
L_000001bdf4c77070 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb0280;
L_000001bdf4c76670 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb02c8;
L_000001bdf4c76210 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb0310;
L_000001bdf4c75310 .concat8 [ 1 1 0 0], L_000001bdf4c76710, L_000001bdf4c76210;
L_000001bdf4c76710 .cmp/eq 4, L_000001bdf4c76350, L_000001bdf4cb0358;
S_000001bdf4bfa0a0 .scope module, "pc" "program_counter" 3 77, 6 1 0, S_000001bdf4c1f790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 8 "immediate";
    .port_info 5 /OUTPUT 8 "pc";
v000001bdf4c15e80_0 .net "branch", 0 0, L_000001bdf4c21930;  1 drivers
v000001bdf4c16100_0 .net "clk", 0 0, v000001bdf4c73580_0;  alias, 1 drivers
v000001bdf4c161a0_0 .net "immediate", 7 0, L_000001bdf4c76b70;  alias, 1 drivers
v000001bdf4c162e0_0 .net "jump", 0 0, L_000001bdf4c76670;  alias, 1 drivers
v000001bdf4c16380_0 .var "pc", 7 0;
v000001bdf4c74e80_0 .net "reset", 0 0, v000001bdf4c77110_0;  alias, 1 drivers
E_000001bdf4c17600 .event posedge, v000001bdf4c74e80_0, v000001bdf4c16100_0;
S_000001bdf4bfa230 .scope module, "reg_file" "register_file" 3 55, 7 1 0, S_000001bdf4c1f790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 2 "read_reg1";
    .port_info 4 /INPUT 2 "read_reg2";
    .port_info 5 /INPUT 2 "write_reg";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
L_000001bdf4c21cb0 .functor BUFZ 8, L_000001bdf4c762b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bdf4c21f50 .functor BUFZ 8, L_000001bdf4c75810, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bdf4c743e0_0 .net *"_ivl_0", 7 0, L_000001bdf4c762b0;  1 drivers
v000001bdf4c74840_0 .net *"_ivl_10", 3 0, L_000001bdf4c75450;  1 drivers
L_000001bdf4cb03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bdf4c73a80_0 .net *"_ivl_13", 1 0, L_000001bdf4cb03e8;  1 drivers
v000001bdf4c73e40_0 .net *"_ivl_2", 3 0, L_000001bdf4c753b0;  1 drivers
L_000001bdf4cb03a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bdf4c74200_0 .net *"_ivl_5", 1 0, L_000001bdf4cb03a0;  1 drivers
v000001bdf4c747a0_0 .net *"_ivl_8", 7 0, L_000001bdf4c75810;  1 drivers
v000001bdf4c75100_0 .net "clk", 0 0, v000001bdf4c73580_0;  alias, 1 drivers
v000001bdf4c73b20_0 .var/i "i", 31 0;
v000001bdf4c74520_0 .net "read_data1", 7 0, L_000001bdf4c21cb0;  alias, 1 drivers
v000001bdf4c739e0_0 .net "read_data2", 7 0, L_000001bdf4c21f50;  alias, 1 drivers
v000001bdf4c73bc0_0 .net "read_reg1", 1 0, L_000001bdf4c76a30;  alias, 1 drivers
v000001bdf4c73620_0 .net "read_reg2", 1 0, L_000001bdf4c76d50;  alias, 1 drivers
v000001bdf4c745c0_0 .net "reg_write", 0 0, L_000001bdf4c21c40;  alias, 1 drivers
v000001bdf4c74b60 .array "registers", 3 0, 7 0;
v000001bdf4c74660_0 .net "reset", 0 0, v000001bdf4c77110_0;  alias, 1 drivers
v000001bdf4c74ac0_0 .net "write_data", 7 0, L_000001bdf4c754f0;  1 drivers
v000001bdf4c74c00_0 .net "write_reg", 1 0, L_000001bdf4c76850;  alias, 1 drivers
L_000001bdf4c762b0 .array/port v000001bdf4c74b60, L_000001bdf4c753b0;
L_000001bdf4c753b0 .concat [ 2 2 0 0], L_000001bdf4c76a30, L_000001bdf4cb03a0;
L_000001bdf4c75810 .array/port v000001bdf4c74b60, L_000001bdf4c75450;
L_000001bdf4c75450 .concat [ 2 2 0 0], L_000001bdf4c76d50, L_000001bdf4cb03e8;
    .scope S_000001bdf4bfa230;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdf4c73b20_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001bdf4c73b20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001bdf4c73b20_0;
    %store/vec4a v000001bdf4c74b60, 4, 0;
    %load/vec4 v000001bdf4c73b20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdf4c73b20_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000001bdf4bfa230;
T_1 ;
    %wait E_000001bdf4c17600;
    %load/vec4 v000001bdf4c74660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdf4c73b20_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001bdf4c73b20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001bdf4c73b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdf4c74b60, 0, 4;
    %load/vec4 v000001bdf4c73b20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdf4c73b20_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bdf4c745c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001bdf4c74ac0_0;
    %load/vec4 v000001bdf4c74c00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdf4c74b60, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bdf4c1f920;
T_2 ;
    %wait E_000001bdf4c17d00;
    %load/vec4 v000001bdf4c158e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001bdf4c15f20_0;
    %load/vec4 v000001bdf4c15980_0;
    %add;
    %store/vec4 v000001bdf4c16560_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000001bdf4c15f20_0;
    %load/vec4 v000001bdf4c15980_0;
    %sub;
    %store/vec4 v000001bdf4c16560_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001bdf4c15f20_0;
    %load/vec4 v000001bdf4c15980_0;
    %and;
    %store/vec4 v000001bdf4c16560_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001bdf4c15f20_0;
    %load/vec4 v000001bdf4c15980_0;
    %or;
    %store/vec4 v000001bdf4c16560_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001bdf4bfa0a0;
T_3 ;
    %wait E_000001bdf4c17600;
    %load/vec4 v000001bdf4c74e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bdf4c16380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bdf4c162e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001bdf4c161a0_0;
    %assign/vec4 v000001bdf4c16380_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001bdf4c15e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001bdf4c16380_0;
    %addi 1, 0, 8;
    %load/vec4 v000001bdf4c161a0_0;
    %add;
    %assign/vec4 v000001bdf4c16380_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001bdf4c16380_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001bdf4c16380_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bdf4c1f050;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v000001bdf4c73580_0;
    %inv;
    %store/vec4 v000001bdf4c73580_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bdf4c1f050;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdf4c73580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdf4c77110_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bdf4c74340_0, 0, 8;
    %pushi/vec4 8456, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bdf4c740c0, 4, 0;
    %pushi/vec4 8713, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bdf4c740c0, 4, 0;
    %pushi/vec4 108, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bdf4c740c0, 4, 0;
    %pushi/vec4 13066, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bdf4c740c0, 4, 0;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdf4c77110_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001bdf4c74340_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001bdf4c74340_0, 0, 8;
    %delay 200000, 0;
    %vpi_call 2 58 "$display", "Test completed:" {0 0 0};
    %vpi_call 2 59 "$display", "Final PC = %h", v000001bdf4c76c10_0 {0 0 0};
    %vpi_call 2 60 "$display", "R3 value = %h", &A<v000001bdf4c74b60, 3> {0 0 0};
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001bdf4c1f050;
T_6 ;
    %wait E_000001bdf4c17ac0;
    %vpi_call 2 67 "$display", "[%t] PC=%h Instr=%h R1=%h R2=%h R3=%h", $time, v000001bdf4c76c10_0, v000001bdf4c73d00_0, &A<v000001bdf4c74b60, 1>, &A<v000001bdf4c74b60, 2>, &A<v000001bdf4c74b60, 3> {0 0 0};
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "risc_tb.v";
    "./risc_core.v";
    "./core/alu.v";
    "./core/control_unit.v";
    "./core/program_counter.v";
    "./core/register_file.v";
