{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591302789256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591302789263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 17:33:09 2020 " "Processing started: Thu Jun 04 17:33:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591302789263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302789263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV20 -c EV20 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV20 -c EV20" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302789263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591302791147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591302791148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cyblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CYBlock " "Found entity 1: CYBlock" {  } { { "CYBlock.bdf" "" { Schematic "C:/e5-tp2/EV - 20/CYBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302806879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302806879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mem_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_mem_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Mem_tb " "Found entity 1: PC_Mem_tb" {  } { { "PC_Mem_tb.bdf" "" { Schematic "C:/e5-tp2/EV - 20/PC_Mem_tb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302806881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302806881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/e5-tp2/EV - 20/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302806882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302806882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc2-behaviour " "Found design unit 1: uc2-behaviour" {  } { { "uc2.vhd" "" { Text "C:/e5-tp2/EV - 20/uc2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810837 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc2 " "Found entity 1: uc2" {  } { { "uc2.vhd" "" { Text "C:/e5-tp2/EV - 20/uc2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc1-behaviour " "Found design unit 1: uc1-behaviour" {  } { { "uc1.vhd" "" { Text "C:/e5-tp2/EV - 20/uc1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810840 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.vhd" "" { Text "C:/e5-tp2/EV - 20/uc1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ui3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uI3-behaviour " "Found design unit 1: uI3-behaviour" {  } { { "uI3.vhd" "" { Text "C:/e5-tp2/EV - 20/uI3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810841 ""} { "Info" "ISGN_ENTITY_NAME" "1 uI3 " "Found entity 1: uI3" {  } { { "uI3.vhd" "" { Text "C:/e5-tp2/EV - 20/uI3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ui2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uI2-behaviour " "Found design unit 1: uI2-behaviour" {  } { { "uI2.vhd" "" { Text "C:/e5-tp2/EV - 20/uI2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810843 ""} { "Info" "ISGN_ENTITY_NAME" "1 uI2 " "Found entity 1: uI2" {  } { { "uI2.vhd" "" { Text "C:/e5-tp2/EV - 20/uI2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ui1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uI1-behaviour " "Found design unit 1: uI1-behaviour" {  } { { "uI1.vhd" "" { Text "C:/e5-tp2/EV - 20/uI1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810845 ""} { "Info" "ISGN_ENTITY_NAME" "1 uI1 " "Found entity 1: uI1" {  } { { "uI1.vhd" "" { Text "C:/e5-tp2/EV - 20/uI1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCReg-behaviour " "Found design unit 1: PCReg-behaviour" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810847 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCReg " "Found entity 1: PCReg" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrReg-behaviour " "Found design unit 1: InstrReg-behaviour" {  } { { "InstrReg.vhd" "" { Text "C:/e5-tp2/EV - 20/InstrReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810849 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrReg " "Found entity 1: InstrReg" {  } { { "InstrReg.vhd" "" { Text "C:/e5-tp2/EV - 20/InstrReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-behaviour " "Found design unit 1: shifter-behaviour" {  } { { "Shifter.vhd" "" { Text "C:/e5-tp2/EV - 20/Shifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810851 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "Shifter.vhd" "" { Text "C:/e5-tp2/EV - 20/Shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaviour " "Found design unit 1: RegisterBank-behaviour" {  } { { "RegisterBank.vhd" "" { Text "C:/e5-tp2/EV - 20/RegisterBank.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810852 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "C:/e5-tp2/EV - 20/RegisterBank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preloadpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preloadpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preLoadPC-behaviour " "Found design unit 1: preLoadPC-behaviour" {  } { { "preLoadPC.vhd" "" { Text "C:/e5-tp2/EV - 20/preLoadPC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810854 ""} { "Info" "ISGN_ENTITY_NAME" "1 preLoadPC " "Found entity 1: preLoadPC" {  } { { "preLoadPC.vhd" "" { Text "C:/e5-tp2/EV - 20/preLoadPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch16-behaviour " "Found design unit 1: Latch16-behaviour" {  } { { "latch16.vhd" "" { Text "C:/e5-tp2/EV - 20/latch16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810856 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch16 " "Found entity 1: Latch16" {  } { { "latch16.vhd" "" { Text "C:/e5-tp2/EV - 20/latch16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KMux-behaviour " "Found design unit 1: KMux-behaviour" {  } { { "KMux.vhd" "" { Text "C:/e5-tp2/EV - 20/KMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810858 ""} { "Info" "ISGN_ENTITY_NAME" "1 KMux " "Found entity 1: KMux" {  } { { "KMux.vhd" "" { Text "C:/e5-tp2/EV - 20/KMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810861 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EV20 " "Found entity 1: EV20" {  } { { "EV20.bdf" "" { Schematic "C:/e5-tp2/EV - 20/EV20.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchalushift.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latchalushift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LatchAluShift " "Found entity 1: LatchAluShift" {  } { { "LatchAluShift.bdf" "" { Schematic "C:/e5-tp2/EV - 20/LatchAluShift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uirom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uirom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uirom-SYN " "Found design unit 1: uirom-SYN" {  } { { "uIROM.vhd" "" { Text "C:/e5-tp2/EV - 20/uIROM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810867 ""} { "Info" "ISGN_ENTITY_NAME" "1 uIROM " "Found entity 1: uIROM" {  } { { "uIROM.vhd" "" { Text "C:/e5-tp2/EV - 20/uIROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program-SYN " "Found design unit 1: program-SYN" {  } { { "Program.vhd" "" { Text "C:/e5-tp2/EV - 20/Program.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program " "Found entity 1: Program" {  } { { "Program.vhd" "" { Text "C:/e5-tp2/EV - 20/Program.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data-SYN " "Found design unit 1: data-SYN" {  } { { "Data.vhd" "" { Text "C:/e5-tp2/EV - 20/Data.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810871 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data " "Found entity 1: Data" {  } { { "Data.vhd" "" { Text "C:/e5-tp2/EV - 20/Data.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uihandler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uihandler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uIHandler " "Found entity 1: uIHandler" {  } { { "uIHandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uIHandler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latchk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchK-behaviour " "Found design unit 1: LatchK-behaviour" {  } { { "LatchK.vhd" "" { Text "C:/e5-tp2/EV - 20/LatchK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810874 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchK " "Found entity 1: LatchK" {  } { { "LatchK.vhd" "" { Text "C:/e5-tp2/EV - 20/LatchK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mymux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myMux-behaviour " "Found design unit 1: myMux-behaviour" {  } { { "mymux.vhd" "" { Text "C:/e5-tp2/EV - 20/mymux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810876 ""} { "Info" "ISGN_ENTITY_NAME" "1 myMux " "Found entity 1: myMux" {  } { { "mymux.vhd" "" { Text "C:/e5-tp2/EV - 20/mymux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302810876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302810876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EV20 " "Elaborating entity \"EV20\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591302812231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CYBlock CYBlock:CarryBlock " "Elaborating entity \"CYBlock\" for hierarchy \"CYBlock:CarryBlock\"" {  } { { "EV20.bdf" "CarryBlock" { Schematic "C:/e5-tp2/EV - 20/EV20.bdf" { { 872 640 808 968 "CarryBlock" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302813034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMux CYBlock:CarryBlock\|myMux:inst " "Elaborating entity \"myMux\" for hierarchy \"CYBlock:CarryBlock\|myMux:inst\"" {  } { { "CYBlock.bdf" "inst" { Schematic "C:/e5-tp2/EV - 20/CYBlock.bdf" { { 32 800 960 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302813068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchAluShift LatchAluShift:LAS " "Elaborating entity \"LatchAluShift\" for hierarchy \"LatchAluShift:LAS\"" {  } { { "EV20.bdf" "LAS" { Schematic "C:/e5-tp2/EV - 20/EV20.bdf" { { 696 600 808 856 "LAS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302814426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU LatchAluShift:LAS\|ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"LatchAluShift:LAS\|ALU:inst1\"" {  } { { "LatchAluShift.bdf" "inst1" { Schematic "C:/e5-tp2/EV - 20/LatchAluShift.bdf" { { 224 856 1040 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302814532 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[0\] ALU.vhd(23) " "Inferred latch for \"out_aux\[0\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814796 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[1\] ALU.vhd(23) " "Inferred latch for \"out_aux\[1\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814796 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[2\] ALU.vhd(23) " "Inferred latch for \"out_aux\[2\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814796 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[3\] ALU.vhd(23) " "Inferred latch for \"out_aux\[3\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814796 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[4\] ALU.vhd(23) " "Inferred latch for \"out_aux\[4\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814797 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[5\] ALU.vhd(23) " "Inferred latch for \"out_aux\[5\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814797 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[6\] ALU.vhd(23) " "Inferred latch for \"out_aux\[6\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814797 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[7\] ALU.vhd(23) " "Inferred latch for \"out_aux\[7\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814797 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[8\] ALU.vhd(23) " "Inferred latch for \"out_aux\[8\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814797 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[9\] ALU.vhd(23) " "Inferred latch for \"out_aux\[9\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814798 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[10\] ALU.vhd(23) " "Inferred latch for \"out_aux\[10\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814798 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[11\] ALU.vhd(23) " "Inferred latch for \"out_aux\[11\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814798 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[12\] ALU.vhd(23) " "Inferred latch for \"out_aux\[12\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814798 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[13\] ALU.vhd(23) " "Inferred latch for \"out_aux\[13\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814798 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[14\] ALU.vhd(23) " "Inferred latch for \"out_aux\[14\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814799 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[15\] ALU.vhd(23) " "Inferred latch for \"out_aux\[15\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814799 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[16\] ALU.vhd(23) " "Inferred latch for \"out_aux\[16\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/e5-tp2/EV - 20/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302814800 "|EV20|LatchAluShift:LAS|ALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch16 LatchAluShift:LAS\|Latch16:LatchA " "Elaborating entity \"Latch16\" for hierarchy \"LatchAluShift:LAS\|Latch16:LatchA\"" {  } { { "LatchAluShift.bdf" "LatchA" { Schematic "C:/e5-tp2/EV - 20/LatchAluShift.bdf" { { 224 576 768 304 "LatchA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302814906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter LatchAluShift:LAS\|shifter:inst2 " "Elaborating entity \"shifter\" for hierarchy \"LatchAluShift:LAS\|shifter:inst2\"" {  } { { "LatchAluShift.bdf" "inst2" { Schematic "C:/e5-tp2/EV - 20/LatchAluShift.bdf" { { 240 1112 1304 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KMux KMux:KMux " "Elaborating entity \"KMux\" for hierarchy \"KMux:KMux\"" {  } { { "EV20.bdf" "KMux" { Schematic "C:/e5-tp2/EV - 20/EV20.bdf" { { 512 880 992 688 "KMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uIHandler uIHandler:uIControl " "Elaborating entity \"uIHandler\" for hierarchy \"uIHandler:uIControl\"" {  } { { "EV20.bdf" "uIControl" { Schematic "C:/e5-tp2/EV - 20/EV20.bdf" { { 144 1024 1280 360 "uIControl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI1 uIHandler:uIControl\|uI1:inst8 " "Elaborating entity \"uI1\" for hierarchy \"uIHandler:uIControl\|uI1:inst8\"" {  } { { "uIHandler.bdf" "inst8" { Schematic "C:/e5-tp2/EV - 20/uIHandler.bdf" { { 128 752 960 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815116 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold uI1.vhd(29) " "VHDL Process Statement warning at uI1.vhd(29): signal \"hold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uI1.vhd" "" { Text "C:/e5-tp2/EV - 20/uI1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591302815273 "|EV20|uIHandler:uIControl|uI1:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc2 uIHandler:uIControl\|uc2:inst " "Elaborating entity \"uc2\" for hierarchy \"uIHandler:uIControl\|uc2:inst\"" {  } { { "uIHandler.bdf" "inst" { Schematic "C:/e5-tp2/EV - 20/uIHandler.bdf" { { 512 1440 1616 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc1 uIHandler:uIControl\|uc1:inst12 " "Elaborating entity \"uc1\" for hierarchy \"uIHandler:uIControl\|uc1:inst12\"" {  } { { "uIHandler.bdf" "inst12" { Schematic "C:/e5-tp2/EV - 20/uIHandler.bdf" { { 320 960 1176 496 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI2 uIHandler:uIControl\|uI2:inst9 " "Elaborating entity \"uI2\" for hierarchy \"uIHandler:uIControl\|uI2:inst9\"" {  } { { "uIHandler.bdf" "inst9" { Schematic "C:/e5-tp2/EV - 20/uIHandler.bdf" { { 520 760 904 728 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI3 uIHandler:uIControl\|uI3:inst10 " "Elaborating entity \"uI3\" for hierarchy \"uIHandler:uIControl\|uI3:inst10\"" {  } { { "uIHandler.bdf" "inst10" { Schematic "C:/e5-tp2/EV - 20/uIHandler.bdf" { { 768 792 904 936 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrReg InstrReg:InsReg " "Elaborating entity \"InstrReg\" for hierarchy \"InstrReg:InsReg\"" {  } { { "EV20.bdf" "InsReg" { Schematic "C:/e5-tp2/EV - 20/EV20.bdf" { { 80 664 888 192 "InsReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815525 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold InstrReg.vhd(20) " "VHDL Process Statement warning at InstrReg.vhd(20): signal \"hold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InstrReg.vhd" "" { Text "C:/e5-tp2/EV - 20/InstrReg.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591302815526 "|EV20|InstrReg:InsReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program Program:ProgRAM " "Elaborating entity \"Program\" for hierarchy \"Program:ProgRAM\"" {  } { { "EV20.bdf" "ProgRAM" { Schematic "C:/e5-tp2/EV - 20/EV20.bdf" { { 80 200 416 208 "ProgRAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302815541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Program:ProgRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Program:ProgRAM\|altsyncram:altsyncram_component\"" {  } { { "Program.vhd" "altsyncram_component" { Text "C:/e5-tp2/EV - 20/Program.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302818905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Program:ProgRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Program:ProgRAM\|altsyncram:altsyncram_component\"" {  } { { "Program.vhd" "" { Text "C:/e5-tp2/EV - 20/Program.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302819547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Program:ProgRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Program:ProgRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Program.mif " "Parameter \"init_file\" = \"Program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591302819602 ""}  } { { "Program.vhd" "" { Text "C:/e5-tp2/EV - 20/Program.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591302819602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_85s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_85s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_85s3 " "Found entity 1: altsyncram_85s3" {  } { { "db/altsyncram_85s3.tdf" "" { Text "C:/e5-tp2/EV - 20/db/altsyncram_85s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591302822824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302822824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_85s3 Program:ProgRAM\|altsyncram:altsyncram_component\|altsyncram_85s3:auto_generated " "Elaborating entity \"altsyncram_85s3\" for hierarchy \"Program:ProgRAM\|altsyncram:altsyncram_component\|altsyncram_85s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302822824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCReg PCReg:PCReg " "Elaborating entity \"PCReg\" for hierarchy \"PCReg:PCReg\"" {  } { { "EV20.bdf" "PCReg" { Schematic "C:/e5-tp2/EV - 20/EV20.bdf" { { 216 560 736 328 "PCReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302824086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold PCReg.vhd(22) " "VHDL Process Statement warning at PCReg.vhd(22): signal \"hold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591302824087 "|EV20|PCReg:PCReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_load PCReg.vhd(24) " "VHDL Process Statement warning at PCReg.vhd(24): signal \"pre_load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591302824087 "|EV20|PCReg:PCReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold PCReg.vhd(24) " "VHDL Process Statement warning at PCReg.vhd(24): signal \"hold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591302824087 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[0\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[0\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824119 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[0\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[0\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824119 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[1\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[1\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824119 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[1\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[1\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824119 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[2\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[2\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824119 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[2\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[2\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824119 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[3\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[3\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824119 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[3\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[3\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824119 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[4\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[4\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[4\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[4\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[5\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[5\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[5\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[5\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[6\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[6\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[6\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[6\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[7\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[7\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[7\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[7\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[8\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[8\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[8\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[8\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[9\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[9\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[9\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[9\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "auxPC\[10\] PCReg.vhd(22) " "Netlist error at PCReg.vhd(22): can't infer register for auxPC\[10\] because it changes value on both rising and falling edges of the clock" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPC\[10\] PCReg.vhd(20) " "Inferred latch for \"auxPC\[10\]\" at PCReg.vhd(20)" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 "|EV20|PCReg:PCReg"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "PCReg.vhd(22) " "HDL error at PCReg.vhd(22): couldn't implement registers for assignments on this clock edge" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 22 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "PCReg.vhd(24) " "HDL error at PCReg.vhd(24): couldn't implement registers for assignments on this clock edge" {  } { { "PCReg.vhd" "" { Text "C:/e5-tp2/EV - 20/PCReg.vhd" 24 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1591302824120 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PCReg:PCReg " "Can't elaborate user hierarchy \"PCReg:PCReg\"" {  } { { "EV20.bdf" "PCReg" { Schematic "C:/e5-tp2/EV - 20/EV20.bdf" { { 216 560 736 328 "PCReg" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591302824158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591302827644 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 04 17:33:47 2020 " "Processing ended: Thu Jun 04 17:33:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591302827644 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591302827644 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591302827644 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591302827644 ""}
