
---------- Begin Simulation Statistics ----------
final_tick                               655489307500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77110                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702004                       # Number of bytes of host memory used
host_op_rate                                    77341                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8830.85                       # Real time elapsed on the host
host_tick_rate                               74227192                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   680948942                       # Number of instructions simulated
sim_ops                                     682986554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.655489                       # Number of seconds simulated
sim_ticks                                655489307500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.304369                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               84650434                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100410495                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7671189                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132467014                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          14448496                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       14574801                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          126305                       # Number of indirect misses.
system.cpu0.branchPred.lookups              170933067                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1082922                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018218                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5026882                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151192372                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19834916                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058531                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       86636398                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623559338                       # Number of instructions committed
system.cpu0.commit.committedOps             624578840                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1105280796                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565086                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.367970                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    813955825     73.64%     73.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    170262522     15.40%     89.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44148240      3.99%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33727447      3.05%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15515089      1.40%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4546313      0.41%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1666860      0.15%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1623584      0.15%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19834916      1.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1105280796                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13129850                       # Number of function calls committed.
system.cpu0.commit.int_insts                604875044                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190121219                       # Number of loads committed
system.cpu0.commit.membars                    2037606                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037612      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347092664     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400495      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191139429     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78366520     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624578840                       # Class of committed instruction
system.cpu0.commit.refs                     269505977                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623559338                       # Number of Instructions Simulated
system.cpu0.committedOps                    624578840                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.085421                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.085421                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            197172955                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2651641                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            82944535                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             723474200                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               405691077                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                507383532                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5035851                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9474619                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4256537                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  170933067                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                127750243                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    705589672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2415651                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     741938005                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          829                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15360552                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131448                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         406268994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99098930                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570553                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1119539952                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.663628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885198                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               584144334     52.18%     52.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               400624922     35.78%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                83151417      7.43%     95.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                39027599      3.49%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6543249      0.58%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4540178      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  487125      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018109      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3019      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1119539952                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      180843921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5089065                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161513497                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.539377                       # Inst execution rate
system.cpu0.iew.exec_refs                   317828313                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  97215048                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              155794301                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            220339075                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021188                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2496363                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           100427223                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          711199910                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            220613265                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4323646                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            701397121                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                748072                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5682970                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5035851                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7732011                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       198054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14857043                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6379                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10044                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4268459                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30217856                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21042454                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10044                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       679649                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4409416                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                302216043                       # num instructions consuming a value
system.cpu0.iew.wb_count                    693418606                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.844063                       # average fanout of values written-back
system.cpu0.iew.wb_producers                255089327                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533241                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     693467585                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               865307227                       # number of integer regfile reads
system.cpu0.int_regfile_writes              441292394                       # number of integer regfile writes
system.cpu0.ipc                              0.479519                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.479519                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038592      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            378312290     53.61%     53.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4405213      0.62%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542596      0.22%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           222808384     31.57%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           96613641     13.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             705720768                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2015411                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002856                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 359442     17.83%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 193584      9.61%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1265929     62.81%     90.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               196451      9.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             705697531                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2533115412                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    693418554                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        797830299                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 708140805                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                705720768                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059105                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       86620985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           118622                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           574                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19846432                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1119539952                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.630367                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846987                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          616114362     55.03%     55.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          346998275     30.99%     86.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          125459951     11.21%     97.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21396029      1.91%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6518033      0.58%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1169099      0.10%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1575081      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             226585      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              82537      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1119539952                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542702                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11857199                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6476172                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           220339075                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          100427223                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    883                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1300383873                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11104457                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              171558442                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399011516                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7287749                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               411642558                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11573802                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                15769                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            890026236                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             719605250                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          460032452                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                504871807                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6985614                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5035851                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             26338513                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61020869                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       890026192                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92781                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2894                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16779289                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2887                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1796650094                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1436698821                       # The number of ROB writes
system.cpu0.timesIdled                       12443776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  850                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.869828                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7066455                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8631330                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1165544                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10991270                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            797145                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         959356                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          162211                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13334065                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10088                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017936                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           675625                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114691                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2528722                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054472                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        8818895                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57389604                       # Number of instructions committed
system.cpu1.commit.committedOps              58407714                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    214164535                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.272724                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.100109                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    192408198     89.84%     89.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10364789      4.84%     94.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3936817      1.84%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2089794      0.98%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1351611      0.63%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       830481      0.39%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       467577      0.22%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       186546      0.09%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2528722      1.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    214164535                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442853                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55971793                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460689                       # Number of loads committed
system.cpu1.commit.membars                    2035990                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035990      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34546877     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478625     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604730      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58407714                       # Class of committed instruction
system.cpu1.commit.refs                      21083367                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57389604                       # Number of Instructions Simulated
system.cpu1.committedOps                     58407714                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.771194                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.771194                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170643994                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               497147                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6539685                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71018568                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9518635                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 32509324                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                675924                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               964455                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2378784                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13334065                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9681038                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    203681675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94951                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      76639552                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2331686                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061610                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10879142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7863600                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.354112                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         215726661                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.361900                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.825893                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166886881     77.36%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31185797     14.46%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11136341      5.16%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3753841      1.74%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  965977      0.45%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1299855      0.60%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  497738      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     222      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           215726661                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         700665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              711181                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11195171                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.290047                       # Inst execution rate
system.cpu1.iew.exec_refs                    22243965                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6780477                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147326586                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16384664                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188211                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           844983                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7484104                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           67218043                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15463488                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           703938                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62774152                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                853561                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2269736                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                675924                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4362854                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18904                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          512897                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5247                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          136                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1923975                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       861426                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           308                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        77744                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        633437                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36489038                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62437689                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824893                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30099553                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.288493                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62460100                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80140732                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44211050                       # number of integer regfile writes
system.cpu1.ipc                              0.265168                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.265168                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036093      3.21%      3.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38317001     60.36%     63.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248030      0.39%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493528      0.78%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16598893     26.15%     90.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5784533      9.11%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63478090                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1679243                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026454                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 225513     13.43%     13.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   868      0.05%     13.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 221923     13.22%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1093729     65.13%     91.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               137206      8.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63121224                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         344440083                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62437677                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76028631                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63654455                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63478090                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3563588                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        8810328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            78027                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        509116                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5224176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    215726661                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.294252                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.763392                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          175771550     81.48%     81.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26221176     12.15%     93.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8564246      3.97%     97.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2064454      0.96%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2321369      1.08%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             290458      0.13%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             303417      0.14%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             143136      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              46855      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      215726661                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.293300                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7511094                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1435787                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16384664                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7484104                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       216427326                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1094535165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158282109                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41366550                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6764285                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11195972                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1548552                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9836                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             89328709                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              69861130                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49779002                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 32680647                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4251449                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                675924                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12868994                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8412452                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        89328697                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23015                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               606                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13185675                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           606                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   278862123                       # The number of ROB reads
system.cpu1.rob.rob_writes                  136017297                       # The number of ROB writes
system.cpu1.timesIdled                          38316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8600521                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2880                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8616085                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                518113                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8556951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17058073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       771963                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       499946                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37006469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7763102                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     73989210                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8263048                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6487284                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2836574                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5664469                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              365                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2068606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2068606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6487286                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           515                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25613963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25613963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    729117696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               729117696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              525                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8557030                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8557030    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8557030                       # Request fanout histogram
system.membus.respLayer1.occupancy        44421551069                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30835568625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   655489307500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   655489307500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1110446200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1008489439.147952                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3689000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2641734500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   649937076500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5552231000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    112472620                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       112472620                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    112472620                       # number of overall hits
system.cpu0.icache.overall_hits::total      112472620                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15277623                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15277623                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15277623                       # number of overall misses
system.cpu0.icache.overall_misses::total     15277623                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 261196824000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 261196824000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 261196824000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 261196824000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    127750243                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    127750243                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    127750243                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    127750243                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119590                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119590                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119590                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119590                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17096.692594                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17096.692594                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17096.692594                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17096.692594                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1945                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.309524                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14200447                       # number of writebacks
system.cpu0.icache.writebacks::total         14200447                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1077141                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1077141                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1077141                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1077141                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14200482                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14200482                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14200482                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14200482                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 236603746000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 236603746000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 236603746000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 236603746000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111158                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111158                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111158                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111158                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16661.670076                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16661.670076                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16661.670076                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16661.670076                       # average overall mshr miss latency
system.cpu0.icache.replacements              14200447                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    112472620                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      112472620                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15277623                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15277623                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 261196824000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 261196824000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    127750243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    127750243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119590                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119590                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17096.692594                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17096.692594                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1077141                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1077141                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14200482                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14200482                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 236603746000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 236603746000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111158                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111158                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16661.670076                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16661.670076                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999934                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          126672992                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14200449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.920351                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999934                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        269700967                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       269700967                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244218232                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244218232                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244218232                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244218232                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35024683                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35024683                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35024683                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35024683                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 895059700351                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 895059700351                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 895059700351                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 895059700351                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    279242915                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    279242915                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    279242915                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    279242915                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.125427                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.125427                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.125427                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125427                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25555.112101                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25555.112101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25555.112101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25555.112101                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8891952                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14772                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           820070                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            189                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.842918                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.158730                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     21324986                       # number of writebacks
system.cpu0.dcache.writebacks::total         21324986                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14095714                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14095714                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14095714                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14095714                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20928969                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20928969                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20928969                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20928969                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 430657464766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 430657464766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 430657464766                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 430657464766                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074949                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074949                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074949                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074949                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20577.098889                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20577.098889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20577.098889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20577.098889                       # average overall mshr miss latency
system.cpu0.dcache.replacements              21324986                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    179317917                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      179317917                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21560309                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21560309                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 519511619000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 519511619000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    200878226                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    200878226                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.107330                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.107330                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24095.740882                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24095.740882                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5487831                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5487831                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16072478                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16072478                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 305325642500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 305325642500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18996.799529                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18996.799529                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64900315                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64900315                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13464374                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13464374                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 375548081351                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 375548081351                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78364689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78364689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.171817                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.171817                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27891.982305                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27891.982305                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8607883                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8607883                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4856491                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4856491                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 125331822266                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 125331822266                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061973                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061973                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25807.073928                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25807.073928                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1155                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1155                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6615500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6615500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.398124                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.398124                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8659.031414                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8659.031414                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          751                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          751                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       638500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       638500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006774                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49115.384615                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49115.384615                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       626000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       626000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.081666                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.081666                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4145.695364                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4145.695364                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       475000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       475000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.081666                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.081666                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3145.695364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3145.695364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610273                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610273                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407945                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407945                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30351863000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30351863000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018218                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018218                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400646                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400646                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 74401.850740                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 74401.850740                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407945                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407945                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  29943918000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  29943918000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400646                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400646                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 73401.850740                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 73401.850740                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964724                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          266168599                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         21336627                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.474727                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964724                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        581866461                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       581866461                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13327297                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18508186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               46974                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              530486                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32412943                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13327297                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18508186                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              46974                       # number of overall hits
system.l2.overall_hits::.cpu1.data             530486                       # number of overall hits
system.l2.overall_hits::total                32412943                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            873182                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2813610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            876903                       # number of demand (read+write) misses
system.l2.demand_misses::total                4567099                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           873182                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2813610                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3404                       # number of overall misses
system.l2.overall_misses::.cpu1.data           876903                       # number of overall misses
system.l2.overall_misses::total               4567099                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  71960625000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 211779181497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    312935000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  87505953996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     371558695493                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  71960625000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 211779181497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    312935000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  87505953996                       # number of overall miss cycles
system.l2.overall_miss_latency::total    371558695493                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14200479                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        21321796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           50378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1407389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36980042                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14200479                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       21321796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          50378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1407389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36980042                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.061490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.131959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.067569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.623071                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123502                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.061490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.131959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.067569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.623071                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123502                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82411.942756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75269.558147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91931.551116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99789.776060                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81355.515940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82411.942756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75269.558147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91931.551116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99789.776060                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81355.515940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3173896                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2836574                       # number of writebacks
system.l2.writebacks::total                   2836574                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         223374                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          79678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              303151                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        223374                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         79678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             303151                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       873100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2590236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       797225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4263948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       873100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2590236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       797225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4687890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8951838                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  63224772500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 171892370999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    278357500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73759849998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 309155350997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  63224772500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 171892370999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    278357500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73759849998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 340497638821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 649652989818                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.061484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.121483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.067232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.566457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.061484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.121483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.067232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.566457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242072                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72414.124957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66361.663956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82184.086212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92520.743828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72504.484341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72414.124957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66361.663956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82184.086212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92520.743828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72633.453179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72572.022619                       # average overall mshr miss latency
system.l2.replacements                       15846659                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6387750                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6387750                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6387750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6387750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30467540                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30467540                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30467540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30467540                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4687890                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4687890                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 340497638821                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 340497638821                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72633.453179                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72633.453179                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1457000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       154000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1611000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.578947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.822430                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18922.077922                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        14000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18306.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1557000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       226000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1783000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.578947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.822430                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20220.779221                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20545.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20261.363636                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3696387                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           215645                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3912032                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1554200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         642310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2196510                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 106787367998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64799618996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171586986994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5250587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       857955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6108542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.296005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.748652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 68708.897181                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100885.271903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78118.008565                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        97414                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        33211                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           130625                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1456786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       609099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2065885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85470213500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56134329998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141604543498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.277452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.709943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.338196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 58670.397368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92159.616085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68544.252704                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13327297                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         46974                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13374271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       873182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           876586                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  71960625000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    312935000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  72273560000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14200479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        50378                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14250857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.061490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.067569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82411.942756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91931.551116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82448.909748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            99                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       873100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       876487                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  63224772500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    278357500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  63503130000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.061484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.067232                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72414.124957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82184.086212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72451.878921                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14811799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       314841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15126640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1259410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       234593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1494003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 104991813499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22706335000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 127698148499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16071209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       549434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16620643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.078364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.426972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83365.872511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96790.334750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85473.823345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       125960                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        46467                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       172427                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1133450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       188126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1321576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  86422157499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  17625520000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104047677499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.070527                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.342400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76246.995897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93689.973741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78729.999258                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          874                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               884                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1034                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1051                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     33872000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       889500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     34761500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1908                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1935                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.541929                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.629630                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.543152                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32758.220503                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 52323.529412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33074.690771                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          632                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          644                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          402                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          407                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9248894                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       120998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9369892                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.210692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.185185                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.210336                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 23007.199005                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 24199.600000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 23021.847666                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999782                       # Cycle average of tags in use
system.l2.tags.total_refs                    77824995                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15848079                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.910689                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.459559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.793968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.124442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.161666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.433752                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.382181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.059281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.413027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 606547183                       # Number of tag accesses
system.l2.tags.data_accesses                606547183                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      55878336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     166019648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        216768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51059712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    274402496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          547576960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     55878336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       216768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      56095104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181540736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181540736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         873099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2594057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         797808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4287539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8555890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2836574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2836574                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         85246754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        253275906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           330696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77895568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    418622383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             835371308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     85246754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       330696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85577451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      276954534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            276954534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      276954534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        85246754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       253275906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          330696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77895568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    418622383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1112325842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2047713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    873099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1776807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    777472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4251605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003850142750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       124049                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       124049                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15994131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1930868                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8555892                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2836574                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8555892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2836574                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 873522                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                788861                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            237057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            404545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            349664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            340632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1184276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1151465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            447786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            412895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            349775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            325116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           304409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           461001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           342603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           815684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           229550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           325912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            136596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            175724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            179644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            155786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           136240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           141936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86235                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 202528434553                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38411850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            346572872053                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26362.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45112.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5940127                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1394832                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8555892                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2836574                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2676622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1632377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1324920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  707643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  554481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  397760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  139079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  101635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   68582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   28991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  13408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  50473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 126886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 131632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 135052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 143094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 134742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 132355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 130406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 128181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 126921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 127087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2395090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.999088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.143903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.294181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       665895     27.80%     27.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1024453     42.77%     70.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       180863      7.55%     78.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       157248      6.57%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       123771      5.17%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49635      2.07%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40089      1.67%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27052      1.13%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126084      5.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2395090                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       124049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.930044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    285.059539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       124044    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        124049                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       124049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.507082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.470840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.152047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            99824     80.47%     80.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2424      1.95%     82.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11834      9.54%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5718      4.61%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2623      2.11%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              989      0.80%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              390      0.31%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              159      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               52      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        124049                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              491671680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                55905408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               131051968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               547577088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181540736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       750.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    835.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    276.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  655489305500                       # Total gap between requests
system.mem_ctrls.avgGap                      57537.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     55878336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    113715648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       216768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49758208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    272102720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    131051968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 85246754.387370377779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 173482079.263360053301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 330696.469827618042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75910022.376680791378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 415113895.660304129124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 199929985.890730947256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       873099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2594057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       797808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4287541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2836574                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  27261122452                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  72774088515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    135807141                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40738255303                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 205663598642                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16035943302922                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31223.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28054.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40096.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51062.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47967.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5653278.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7082358780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3764351580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22519909860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4722815880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51743468400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     284614845300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12032234880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       386479984680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        589.605323                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28790866633                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21888100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 604810340867                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10018640940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5325014970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32332204800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5966110260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51743468400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     284820712200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11858873280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       402065024850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.381516                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28033296420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21888100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 605567911080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      6837071050                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31719938152.052288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 246437987000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   108523623500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 546965684000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9629870                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9629870                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9629870                       # number of overall hits
system.cpu1.icache.overall_hits::total        9629870                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        51168                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51168                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        51168                       # number of overall misses
system.cpu1.icache.overall_misses::total        51168                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    982358500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    982358500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    982358500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    982358500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9681038                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9681038                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9681038                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9681038                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005285                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005285                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005285                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005285                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19198.688634                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19198.688634                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19198.688634                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19198.688634                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        50346                       # number of writebacks
system.cpu1.icache.writebacks::total            50346                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          790                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          790                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          790                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          790                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        50378                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        50378                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        50378                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        50378                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    910853000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    910853000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    910853000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    910853000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005204                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005204                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005204                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005204                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18080.372385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18080.372385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18080.372385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18080.372385                       # average overall mshr miss latency
system.cpu1.icache.replacements                 50346                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9629870                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9629870                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        51168                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51168                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    982358500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    982358500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9681038                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9681038                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005285                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005285                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19198.688634                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19198.688634                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          790                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          790                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        50378                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        50378                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    910853000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    910853000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005204                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005204                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18080.372385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18080.372385                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984800                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9615157                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            50346                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           190.981548                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        310015000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984800                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999525                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999525                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19412454                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19412454                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16679223                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16679223                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16679223                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16679223                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3810635                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3810635                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3810635                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3810635                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 227502525373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 227502525373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 227502525373                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 227502525373                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20489858                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20489858                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20489858                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20489858                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185977                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59701.998584                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59701.998584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59701.998584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59701.998584                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       970034                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       110482                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20621                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1006                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.041075                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   109.823062                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1406111                       # number of writebacks
system.cpu1.dcache.writebacks::total          1406111                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2820733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2820733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2820733                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2820733                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       989902                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       989902                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       989902                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       989902                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61211801398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61211801398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61211801398                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61211801398                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048312                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048312                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048312                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048312                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61836.223584                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61836.223584                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61836.223584                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61836.223584                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1406111                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12777271                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12777271                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2108288                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2108288                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 108336803000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 108336803000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14885559                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14885559                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 51386.149805                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51386.149805                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1558542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1558542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       549746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       549746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27344380500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27344380500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 49740.026303                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49740.026303                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3901952                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3901952                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1702347                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1702347                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 119165722373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 119165722373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.303757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.303757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70000.841411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70000.841411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1262191                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1262191                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       440156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       440156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33867420898                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33867420898                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078539                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078539                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 76944.130940                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76944.130940                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5616500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5616500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.324034                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.324034                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37195.364238                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37195.364238                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008584                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008584                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       523500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       523500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247727                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247727                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4802.752294                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4802.752294                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       414500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       414500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247727                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247727                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3802.752294                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3802.752294                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588569                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588569                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429367                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429367                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35506587000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35506587000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017936                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017936                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421802                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421802                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82695.193156                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82695.193156                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429366                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429366                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35077220000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35077220000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421801                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421801                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81695.383426                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81695.383426                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.692799                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18686549                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1419135                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.167563                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        310026500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.692799                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927900                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927900                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44436564                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44436564                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 655489307500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30872236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9224324                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30594123                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13010085                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6872272                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             377                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6132512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6132511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14250860                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16621377                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1935                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42601407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     63985855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       151102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4232936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             110971300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1817659200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2729393792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6446336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    180064320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4733563648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22744182                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183123200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         59726264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               50666756     84.83%     84.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8559562     14.33%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 499946      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           59726264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        73976492970                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32025595804                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21554149129                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2130485680                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          75591950                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1282930409500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127346                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722028                       # Number of bytes of host memory used
host_op_rate                                   127962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7236.07                       # Real time elapsed on the host
host_tick_rate                               86710259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   921486463                       # Number of instructions simulated
sim_ops                                     925942378                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.627441                       # Number of seconds simulated
sim_ticks                                627441102000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.003536                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15618894                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17748030                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2829042                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         31225749                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            827953                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1044744                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          216791                       # Number of indirect misses.
system.cpu0.branchPred.lookups               35885671                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       123568                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        181304                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2248719                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19938026                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6077703                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2779978                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49997510                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           109948471                       # Number of instructions committed
system.cpu0.commit.committedOps             111171157                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    643513870                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.172756                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.929108                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    605337699     94.07%     94.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18423537      2.86%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4684031      0.73%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5369426      0.83%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1397874      0.22%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       762409      0.12%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       982222      0.15%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       478969      0.07%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6077703      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    643513870                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     17909                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1685926                       # Number of function calls committed.
system.cpu0.commit.int_insts                107919647                       # Number of committed integer instructions.
system.cpu0.commit.loads                     35148530                       # Number of loads committed
system.cpu0.commit.membars                    1895350                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1899451      1.71%      1.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        64142282     57.70%     59.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1148815      1.03%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          530202      0.48%     60.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2734      0.00%     60.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          8203      0.01%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1367      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1401      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       35327046     31.78%     92.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8105452      7.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2788      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        111171157                       # Class of committed instruction
system.cpu0.commit.refs                      43436686                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  109948471                       # Number of Instructions Simulated
system.cpu0.committedOps                    111171157                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.160020                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.160020                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            503405713                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               588184                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12807355                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             172193367                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                78701118                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 62495885                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2285274                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1252379                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4808304                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   35885671                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13232753                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    558689865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               776394                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        13798                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     205841184                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2957                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        11240                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5734736                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039998                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          90111066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16446847                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.229431                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         651696294                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.319408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.859902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               533878040     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                74898128     11.49%     93.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                15905806      2.44%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12416793      1.91%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12005792      1.84%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1348902      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  223764      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   66135      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  952934      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           651696294                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    17676                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   12245                       # number of floating regfile writes
system.cpu0.idleCycles                      245485468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2428051                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23587260                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.168968                       # Inst execution rate
system.cpu0.iew.exec_refs                    68006755                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8934533                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18433194                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             54477455                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1226399                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           562360                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9603116                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          160044273                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             59072222                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1543691                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            151594797                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                180469                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            150365130                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2285274                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            150361162                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2379992                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          287526                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4055                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         2580                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          340                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19328925                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1314971                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          2580                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1004377                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1423674                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                107910228                       # num instructions consuming a value
system.cpu0.iew.wb_count                    137816955                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.778047                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 83959183                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.153611                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     138265140                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               194442290                       # number of integer regfile reads
system.cpu0.int_regfile_writes              105829382                       # number of integer regfile writes
system.cpu0.ipc                              0.122549                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122549                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1939395      1.27%      1.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             80039472     52.27%     53.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1715452      1.12%     54.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               530497      0.35%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                145      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2734      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               8203      0.01%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            493      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1367      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1401      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            60068151     39.22%     94.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8823674      5.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5249      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2254      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             153138487                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  24867                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              46989                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        19689                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             26079                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1884228                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012304                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 376430     19.98%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2247      0.12%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      3      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1392345     73.89%     93.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               110182      5.85%     99.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead             3021      0.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             153058453                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         960346148                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    137797266                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        208893457                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 156378133                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                153138487                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3666140                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       48873200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           535640                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        886162                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28196694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    651696294                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.234984                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.740905                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          566304794     86.90%     86.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           48705655      7.47%     94.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           19553161      3.00%     97.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8242138      1.26%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5707686      0.88%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1840882      0.28%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             980923      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             209036      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             152019      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      651696294                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.170688                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3143908                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          559802                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            54477455                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9603116                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  55874                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 13721                       # number of misc regfile writes
system.cpu0.numCycles                       897181762                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   357701564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              172980041                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             82818709                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2850031                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                82621313                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             126940628                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               198108                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            214811470                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             163919276                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          126038861                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 62830594                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2351645                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2285274                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            131176190                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43220219                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            18004                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       214793466                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     199802882                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1045207                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26098163                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1062761                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   798302415                       # The number of ROB reads
system.cpu0.rob.rob_writes                  330527999                       # The number of ROB writes
system.cpu0.timesIdled                        3119092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                34797                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.555283                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16643046                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19918604                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2994295                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33086950                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1452398                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1732905                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          280507                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38820459                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       229409                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        158818                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2390146                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24247060                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6664648                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2734744                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46378927                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130589050                       # Number of instructions committed
system.cpu1.commit.committedOps             131784667                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    665146582                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.198129                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.971129                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    617540819     92.84%     92.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23392786      3.52%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6912833      1.04%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6009541      0.90%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2039452      0.31%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       962415      0.14%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1118091      0.17%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       505997      0.08%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6664648      1.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    665146582                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    107727                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2726132                       # Number of function calls committed.
system.cpu1.commit.int_insts                128465721                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38731198                       # Number of loads committed
system.cpu1.commit.membars                    1835638                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1860487      1.41%      1.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        78096748     59.26%     60.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1245873      0.95%     61.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          585813      0.44%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16566      0.01%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         49698      0.04%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8283      0.01%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8283      0.01%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       38873418     29.50%     91.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      11014601      8.36%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16598      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8299      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131784667                       # Class of committed instruction
system.cpu1.commit.refs                      49912916                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130589050                       # Number of Instructions Simulated
system.cpu1.committedOps                    131784667                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.785120                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.785120                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            477865806                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               612195                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14214253                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             188947766                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               114218349                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 73855547                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2454432                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1212812                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4587049                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38820459                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16442995                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    539865239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               962987                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        17758                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     219891756                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                3041                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        11532                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                6120840                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038185                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         130023193                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18095444                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216290                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         672981183                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.329820                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.873211                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               546439378     81.20%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                81039140     12.04%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17797262      2.64%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12668814      1.88%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11840901      1.76%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1586562      0.24%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  356158      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  134887      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1118081      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           672981183                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    93023                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   67171                       # number of floating regfile writes
system.cpu1.idleCycles                      343670250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2536281                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                27639152                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.166404                       # Inst execution rate
system.cpu1.iew.exec_refs                    72826325                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11893353                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17493151                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             56562307                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1224564                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           713526                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12555856                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          177143149                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             60932972                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1620782                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            169174877                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                174644                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            142607358                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2454432                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            142617723                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2250125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          770453                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7285                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3477                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          317                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17831109                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1374138                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3477                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1102765                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1433516                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                112541767                       # num instructions consuming a value
system.cpu1.iew.wb_count                    156205373                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.780397                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 87827302                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.153647                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     156660836                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               217554386                       # number of integer regfile reads
system.cpu1.int_regfile_writes              117696830                       # number of integer regfile writes
system.cpu1.ipc                              0.128450                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.128450                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1926851      1.13%      1.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             92759869     54.31%     55.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1699225      0.99%     56.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               588483      0.34%     56.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 96      0.00%     56.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16566      0.01%     56.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              49698      0.03%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc            409      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8283      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8283      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            61899326     36.24%     93.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11811873      6.92%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          17874      0.01%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8823      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             170795659                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 110048                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             220103                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       109002                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            112639                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2043776                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011966                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 385429     18.86%     18.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4342      0.21%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    228      0.01%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1443648     70.64%     89.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               210113     10.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             170802536                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1016859820                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    156096371                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        222391386                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 173578097                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                170795659                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3565052                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45358482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           463646                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        830308                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26441849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    672981183                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.253790                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.760070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          575901908     85.57%     85.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56887930      8.45%     94.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           21752712      3.23%     97.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8869080      1.32%     98.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            6103636      0.91%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2008252      0.30%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1043668      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             234723      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             179274      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      672981183                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.167998                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3140416                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          564979                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            56562307                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12555856                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 187107                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 82830                       # number of misc regfile writes
system.cpu1.numCycles                      1016651433                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   238160882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163560456                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             96748953                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2815790                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               118166850                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             118289195                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               160378                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            237006632                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             181164201                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          136889497                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 73999237                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1984443                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2454432                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            122095033                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                40140544                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            93261                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       236913371                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     192705175                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1032877                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24933108                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1049421                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   836056888                       # The number of ROB reads
system.cpu1.rob.rob_writes                  364165641                       # The number of ROB writes
system.cpu1.timesIdled                        4712082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         32531981                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                96676                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            33171231                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1053861                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     43505809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      85188907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3023872                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2558018                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23500514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     20337215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47067430                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22895233                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           41739700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4250695                       # Transaction distribution
system.membus.trans_dist::CleanEvict         37456410                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           148098                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          75484                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1508186                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1504278                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      41739701                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         10333                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    128432885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              128432885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3039659072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3039659072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           178907                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          43481802                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                43481802    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            43481802                       # Request fanout histogram
system.membus.respLayer1.occupancy       222819235120                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        110703270229                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   627441102000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   627441102000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23462                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11731                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15246496.249254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   32568047.571861                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11731    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    663781000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11731                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   448584454500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 178856647500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10038870                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10038870                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10038870                       # number of overall hits
system.cpu0.icache.overall_hits::total       10038870                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3193872                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3193872                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3193872                       # number of overall misses
system.cpu0.icache.overall_misses::total      3193872                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 197230919429                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 197230919429                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 197230919429                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 197230919429                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13232742                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13232742                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13232742                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13232742                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.241361                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.241361                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.241361                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.241361                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61752.919162                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61752.919162                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61752.919162                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61752.919162                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       246993                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2697                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    91.580645                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2933499                       # number of writebacks
system.cpu0.icache.writebacks::total          2933499                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       257421                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       257421                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       257421                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       257421                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2936451                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2936451                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2936451                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2936451                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 179493424940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 179493424940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 179493424940                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 179493424940                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.221908                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.221908                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.221908                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.221908                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61125.973136                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61125.973136                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61125.973136                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61125.973136                       # average overall mshr miss latency
system.cpu0.icache.replacements               2933499                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10038870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10038870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3193872                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3193872                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 197230919429                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 197230919429                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13232742                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13232742                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.241361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.241361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61752.919162                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61752.919162                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       257421                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       257421                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2936451                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2936451                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 179493424940                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 179493424940                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.221908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.221908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61125.973136                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61125.973136                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.975559                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12975429                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2936482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.418699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.975559                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999236                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999236                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29401934                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29401934                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38240338                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38240338                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38240338                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38240338                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16862885                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16862885                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16862885                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16862885                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1416187354713                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1416187354713                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1416187354713                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1416187354713                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     55103223                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     55103223                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     55103223                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     55103223                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.306024                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.306024                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.306024                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.306024                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83982.506832                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83982.506832                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83982.506832                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83982.506832                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    170451058                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        22721                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2667332                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            386                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.903203                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.862694                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7856330                       # number of writebacks
system.cpu0.dcache.writebacks::total          7856330                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8843517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8843517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8843517                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8843517                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8019368                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8019368                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8019368                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8019368                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 762026987024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 762026987024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 762026987024                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 762026987024                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145534                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145534                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145534                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95023.321916                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95023.321916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95023.321916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95023.321916                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7856202                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     33292599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33292599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     14368198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     14368198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1236283429000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1236283429000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     47660797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     47660797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.301468                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.301468                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86043.039566                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86043.039566                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7319327                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7319327                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7048871                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7048871                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 680156713000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 680156713000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147897                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147897                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96491.581843                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96491.581843                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4947739                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4947739                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2494687                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2494687                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 179903925713                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 179903925713                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7442426                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7442426                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.335198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.335198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72114.828719                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72114.828719                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1524190                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1524190                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       970497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       970497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  81870274024                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  81870274024                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.130401                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.130401                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84359.121176                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84359.121176                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       639839                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       639839                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        57338                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        57338                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   3161868500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3161868500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       697177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       697177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.082243                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.082243                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 55144.380690                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 55144.380690                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        47453                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        47453                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         9885                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         9885                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    162370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    162370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014179                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014179                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16425.897825                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16425.897825                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       623199                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       623199                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        40589                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        40589                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    380354500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    380354500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       663788                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       663788                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.061148                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.061148                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9370.876346                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9370.876346                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        40475                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        40475                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    339930500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    339930500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.060976                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.060976                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8398.529957                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8398.529957                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1155500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1155500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1104500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1104500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       123501                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         123501                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        57803                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        57803                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    881999872                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    881999872                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       181304                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       181304                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.318818                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.318818                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15258.721381                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15258.721381                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        57797                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        57797                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    824123872                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    824123872                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.318785                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.318785                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14258.938561                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14258.938561                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.774986                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47788621                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7996583                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.976130                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.774986                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992968                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992968                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        121287535                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       121287535                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1331178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1220657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2187854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1334688                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6074377                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1331178                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1220657                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2187854                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1334688                       # number of overall hits
system.l2.overall_hits::total                 6074377                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1604611                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6612793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2292875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6602267                       # number of demand (read+write) misses
system.l2.demand_misses::total               17112546                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1604611                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6612793                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2292875                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6602267                       # number of overall misses
system.l2.overall_misses::total              17112546                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 160197096153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 733709805469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 220812936896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 728337205539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1843057044057                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 160197096153                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 733709805469                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 220812936896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 728337205539                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1843057044057                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2935789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7833450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4480729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7936955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23186923                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2935789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7833450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4480729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7936955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23186923                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.546569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.844174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.511719                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.831839                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.738026                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.546569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.844174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.511719                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.831839                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.738026                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 99835.471745                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110953.088274                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96303.957650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110316.230098                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107702.094361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 99835.471745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110953.088274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96303.957650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110316.230098                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107702.094361                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1418620                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     46029                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.820135                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  24041694                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4250695                       # number of writebacks
system.l2.writebacks::total                   4250695                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          21121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         501449                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          18274                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         477193                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1018037                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         21121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        501449                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         18274                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        477193                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1018037                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1583490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6111344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2274601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6125074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16094509                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1583490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6111344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2274601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6125074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     29371619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45466128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 142853984233                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 638732970626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 196702253498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 634801723175                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1613090931532                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 142853984233                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 638732970626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 196702253498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 634801723175                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2391947655650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4005038587182                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.539375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.780160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.507641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.771716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.694120                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.539375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.780160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.507641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.771716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.960852                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 90214.642488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104515.957640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86477.695868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103639.845523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100226.166050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 90214.642488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104515.957640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86477.695868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103639.845523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81437.378568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88088.402584                       # average overall mshr miss latency
system.l2.replacements                       59407125                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4686902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4686902                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4686902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4686902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     16422162                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16422162                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     16422162                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16422162                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     29371619                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       29371619                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2391947655650                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2391947655650                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81437.378568                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81437.378568                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8767                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2901                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11668                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         24229                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         10829                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              35058                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    240055500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    130027000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    370082500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32996                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        13730                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            46726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.734301                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.788711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750289                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9907.775806                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 12007.295226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10556.292430                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           85                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           48                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             133                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        24144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        10781                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         34925                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    493462997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    219813496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    713276493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.731725                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.785215                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.747443                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20438.328239                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20388.970967                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20423.092140                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          3945                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           999                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4944                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         6159                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         4635                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            10794                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    105900000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     42936500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    148836500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        10104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         5634                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          15738                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.609561                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.822684                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.685856                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17194.349732                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  9263.538296                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13788.817862                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           56                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            70                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         6103                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         4621                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        10724                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    125772498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     93815989                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    219588487                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.604018                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.820199                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.681408                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20608.307062                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20302.096732                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20476.360220                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           126451                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           186530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                312981                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         791985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         843796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1635781                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  78535824976                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81192405474                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159728230450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       918436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1030326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1948762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.862319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.818960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.839395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99163.273264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96222.790193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97646.463952                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        69788                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        62340                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           132128                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       722197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       781456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1503653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  66136117493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68681918489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 134818035982                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.786334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.758455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.771594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91576.283885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87889.680915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89660.337845                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1331178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2187854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3519032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1604611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2292875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3897486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 160197096153                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 220812936896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 381010033049                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2935789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4480729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7416518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.546569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.511719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.525514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 99835.471745                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96303.957650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97757.896513                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        21121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        18274                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         39395                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1583490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2274601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3858091                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 142853984233                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 196702253498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 339556237731                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.539375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.507641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.520202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 90214.642488                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86477.695868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88011.464149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1094206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1148158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2242364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5820808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5758471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11579279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 655173980493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 647144800065                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1302318780558                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6915014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6906629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13821643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.841764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.833760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.837764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112557.222381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112381.359577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112469.764357                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       431661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       414853                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       846514                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5389147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5343618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10732765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 572596853133                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 566119804686                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1138716657819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.779340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.773694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.776519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106249.997102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105943.165227                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106097.231964                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1687                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1002                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2689                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3415                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         7465                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           10880                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     23904500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     17213500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     41118000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         5102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         8467                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13569                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.669345                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.881658                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.801828                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  6999.853587                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2305.894173                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3779.227941                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          350                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          242                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          592                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         3065                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         7223                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        10288                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     59833473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    140098982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    199932455                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.600745                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.853077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.758199                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19521.524633                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19396.231760                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19433.559001                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999413                       # Cycle average of tags in use
system.l2.tags.total_refs                    70466399                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  59410428                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.186095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.515185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.150170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.595788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.397239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.621774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.719257                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.273675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.033596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.087434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.053082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.087840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.464363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 414390340                       # Number of tag accesses
system.l2.tags.data_accesses                414390340                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     101345280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     393234816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     145577984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     394301504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1733155072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2767614656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    101345280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    145577984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     246923264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    272044480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       272044480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1583520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6144294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2274656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6160961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     27080548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            43243979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4250695                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4250695                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        161521583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        626727855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        232018565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        628427916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2762259384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4410955303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    161521583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    232018565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        393540148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      433577716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            433577716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      433577716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       161521583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       626727855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       232018565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       628427916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2762259384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4844533019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4106606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1583501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5908101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2274635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5906611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  26897338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246481750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       254049                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       254049                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            63176875                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3872534                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    43243979                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4250695                       # Number of write requests accepted
system.mem_ctrls.readBursts                  43243979                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4250695                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 673793                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                144089                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            818634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            901407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3106176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1522954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2170517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5797008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4500296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4662005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3002357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2912319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2625989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4470292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2019648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1931897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1253730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           874957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             99125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            163521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            376246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            304639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            301700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            341286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            325417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            264270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           428122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           392365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           177357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           172838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86401                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1682247352688                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               212850930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2480438340188                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39517.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58267.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 33345613                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2734693                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              43243979                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4250695                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4180404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4407768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4769068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3931617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3854212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3584610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3075496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2825003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2522783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2168658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2057216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2082145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1362523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 715499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 478915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 282689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 166373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  84728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  17225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 189675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 230023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 249218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 258680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 263743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 265993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 268214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 273040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 281937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 276740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 270293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 267981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 266333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 265183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 264594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10596492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.915426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.243419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.323031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1351985     12.76%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5637842     53.20%     65.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1096275     10.35%     76.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1017746      9.60%     85.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       449357      4.24%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       249596      2.36%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       192950      1.82%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       121613      1.15%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       479128      4.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10596492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       254049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     167.566820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.374024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.009431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          31074     12.23%     12.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        92107     36.26%     48.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        53246     20.96%     69.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        29410     11.58%     81.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        18662      7.35%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        13499      5.31%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         8286      3.26%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3802      1.50%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1799      0.71%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          972      0.38%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          531      0.21%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          307      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          174      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           89      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           33      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        254049                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       254049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.164657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.154041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.615281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           234076     92.14%     92.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4411      1.74%     93.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11054      4.35%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3201      1.26%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              960      0.38%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              254      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        254049                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2724491904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                43122752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               262823360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2767614656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            272044480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4342.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       418.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4410.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    433.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        37.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  627441066000                       # Total gap between requests
system.mem_ctrls.avgGap                      13210.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    101344064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    378118464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    145576640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    378023104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1721429632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    262823360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 161519644.914814651012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 602635789.709549427032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 232016422.794055312872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 602483807.316786170006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2743571669.935005187988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 418881324.736676216125                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1583521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6144294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2274656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6160961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     27080547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4250695                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  76759057203                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 384146253119                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 102072052539                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 379940480790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1537520496537                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15643934917936                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     48473.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62520.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44873.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61669.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56775.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3680324.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          36829876440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          19575532185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        136311096600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10860136920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49529535120.006088                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     282292551870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3217339680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       538616068815.056702                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        858.432875                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6018435864                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20951580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 600471086136                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          38829097860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20638154955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        167640038580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10576393380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49529535120.006088                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     283732213980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2004992640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       572950426515.058960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        913.154119                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2842130035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20951580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 603647391965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              34414                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        17208                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6922594.955834                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32805486.821535                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        17208    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    894627000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          17208                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   508317088000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 119124014000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11682182                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11682182                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11682182                       # number of overall hits
system.cpu1.icache.overall_hits::total       11682182                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4760798                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4760798                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4760798                       # number of overall misses
system.cpu1.icache.overall_misses::total      4760798                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 271717527940                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 271717527940                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 271717527940                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 271717527940                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16442980                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16442980                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16442980                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16442980                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.289534                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.289534                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.289534                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.289534                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57073.945994                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57073.945994                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57073.945994                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57073.945994                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       827466                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             9828                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.194750                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4478823                       # number of writebacks
system.cpu1.icache.writebacks::total          4478823                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       279659                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       279659                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       279659                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       279659                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4481139                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4481139                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4481139                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4481139                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 251745713452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 251745713452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 251745713452                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 251745713452                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.272526                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.272526                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.272526                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.272526                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56178.956612                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56178.956612                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56178.956612                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56178.956612                       # average overall mshr miss latency
system.cpu1.icache.replacements               4478823                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11682182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11682182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4760798                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4760798                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 271717527940                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 271717527940                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16442980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16442980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.289534                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.289534                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57073.945994                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57073.945994                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       279659                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       279659                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4481139                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4481139                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 251745713452                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 251745713452                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.272526                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.272526                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56178.956612                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56178.956612                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.973050                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16228412                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4481171                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.621467                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.973050                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999158                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999158                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37367099                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37367099                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42697090                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42697090                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42697090                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42697090                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17310804                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17310804                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17310804                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17310804                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1410605275197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1410605275197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1410605275197                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1410605275197                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     60007894                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     60007894                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     60007894                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     60007894                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.288475                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.288475                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.288475                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.288475                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81486.987849                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81486.987849                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81486.987849                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81486.987849                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    162864334                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        23561                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2517293                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            367                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.698203                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.198910                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7999456                       # number of writebacks
system.cpu1.dcache.writebacks::total          7999456                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9183937                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9183937                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9183937                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9183937                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8126867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8126867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8126867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8126867                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 755999443670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 755999443670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 755999443670                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 755999443670                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.135430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.135430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.135430                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.135430                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93024.709728                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93024.709728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93024.709728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93024.709728                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7999454                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     35274486                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       35274486                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14363484                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14363484                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1216319691500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1216319691500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     49637970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49637970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.289365                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.289365                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84681.383117                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84681.383117                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7330915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7330915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7032569                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7032569                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 669915123500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 669915123500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95258.947833                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95258.947833                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7422604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7422604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2947320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2947320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 194285583697                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 194285583697                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10369924                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10369924                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.284218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.284218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65919.406002                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65919.406002                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1853022                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1853022                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1094298                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1094298                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  86084320170                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  86084320170                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105526                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105526                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78666.250117                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78666.250117                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       625747                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       625747                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        72122                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        72122                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4512586500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4512586500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       697869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       697869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.103346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.103346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 62568.793156                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 62568.793156                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        36880                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        36880                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        35242                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        35242                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   3097798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3097798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.050499                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.050499                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 87900.743431                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87900.743431                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       611702                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       611702                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        40091                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        40091                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    303858500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    303858500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       651793                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       651793                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.061509                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.061509                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7579.219775                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7579.219775                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        40087                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        40087                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    263849500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    263849500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.061503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.061503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6581.921820                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6581.921820                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1054500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1054500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       976500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       976500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       112775                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         112775                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46043                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46043                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    352075460                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    352075460                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       158818                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       158818                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.289910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.289910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  7646.666377                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  7646.666377                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          254                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          254                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        45789                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        45789                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    300349460                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    300349460                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.288311                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.288311                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  6559.423879                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  6559.423879                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.767966                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           52322065                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8141595                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.426513                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.767966                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992749                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992749                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        131174314                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       131174314                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 627441102000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21544142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8937597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18581178                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        55156430                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         46253109                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             117                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          157030                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         80433                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         237463                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          129                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1997998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1997999                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7417589                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14126553                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13569                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13569                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8805738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     23865614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13440689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24212414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70324455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    375634432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1004148864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    573411200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1019933248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2973127744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       106190696                       # Total snoops (count)
system.tol2bus.snoopTraffic                 294794112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        129456488                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.221797                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.461090                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103321424     79.81%     79.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1               23568319     18.21%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2555507      1.97%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  11238      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          129456488                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46804874346                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12069108971                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4416393486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12270885079                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6730956419                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           175569                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
