{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524770870007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524770870008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 14:27:49 2018 " "Processing started: Thu Apr 26 14:27:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524770870008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524770870008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabArquiII -c LabArquiII " "Command: quartus_map --read_settings_files=on --write_settings_files=off LabArquiII -c LabArquiII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524770870008 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524770870657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ALUARCHITECTURE " "Found design unit 1: alu-ALUARCHITECTURE" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871166 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RFARCHITECTURE " "Found design unit 1: RF-RFARCHITECTURE" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871170 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-rtl " "Found design unit 1: instructionMemory-rtl" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871173 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file monociclo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monociclo-arquiMonociclo " "Found design unit 1: monociclo-arquiMonociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871177 ""} { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxes " "Found design unit 1: muxes" {  } { { "muxes.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/muxes.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mymux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myMux-behavior " "Found design unit 1: myMux-behavior" {  } { { "myMux.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/myMux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871185 ""} { "Info" "ISGN_ENTITY_NAME" "1 myMux " "Found entity 1: myMux" {  } { { "myMux.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/myMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behavior " "Found design unit 1: sign_extend-behavior" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871189 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-rtl " "Found design unit 1: dataMemory-rtl" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/dataMemory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871191 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/dataMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524770871191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alucontrol.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.vhd 0 0 " "Found 0 design units, including 0 entities, in source file controlunity.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524770871198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo " "Elaborating entity \"monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524770871253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUControlOutput monociclo.vhdl(37) " "VHDL Signal Declaration warning at monociclo.vhdl(37): used implicit default value for signal \"ALUControlOutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871255 "|monociclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regDST monociclo.vhdl(45) " "VHDL Signal Declaration warning at monociclo.vhdl(45): used implicit default value for signal \"regDST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871256 "|monociclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Jump monociclo.vhdl(46) " "VHDL Signal Declaration warning at monociclo.vhdl(46): used implicit default value for signal \"Jump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871256 "|monociclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Branch monociclo.vhdl(47) " "VHDL Signal Declaration warning at monociclo.vhdl(47): used implicit default value for signal \"Branch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871256 "|monociclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemRead monociclo.vhdl(48) " "VHDL Signal Declaration warning at monociclo.vhdl(48): used implicit default value for signal \"MemRead\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871256 "|monociclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemtoReg monociclo.vhdl(49) " "VHDL Signal Declaration warning at monociclo.vhdl(49): used implicit default value for signal \"MemtoReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871256 "|monociclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWrite monociclo.vhdl(51) " "VHDL Signal Declaration warning at monociclo.vhdl(51): used implicit default value for signal \"MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871256 "|monociclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUSrc monociclo.vhdl(52) " "VHDL Signal Declaration warning at monociclo.vhdl(52): used implicit default value for signal \"ALUSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871256 "|monociclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite monociclo.vhdl(53) " "VHDL Signal Declaration warning at monociclo.vhdl(53): used implicit default value for signal \"RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871256 "|monociclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resultMux monociclo.vhdl(56) " "VHDL Signal Declaration warning at monociclo.vhdl(56): used implicit default value for signal \"resultMux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871257 "|monociclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMux myMux:MUX_Branch " "Elaborating entity \"myMux\" for hierarchy \"myMux:MUX_Branch\"" {  } { { "monociclo.vhdl" "MUX_Branch" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524770871318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:pmInstructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:pmInstructionMem\"" {  } { { "monociclo.vhdl" "pmInstructionMem" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524770871325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMux myMux:MUX_RD_RT_to_RF_writeregister " "Elaborating entity \"myMux\" for hierarchy \"myMux:MUX_RD_RT_to_RF_writeregister\"" {  } { { "monociclo.vhdl" "MUX_RD_RT_to_RF_writeregister" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524770871331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:pmRF " "Elaborating entity \"RF\" for hierarchy \"RF:pmRF\"" {  } { { "monociclo.vhdl" "pmRF" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524770871334 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 RF.vhdl(39) " "VHDL Process Statement warning at RF.vhdl(39): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871344 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 RF.vhdl(40) " "VHDL Process Statement warning at RF.vhdl(40): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871344 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 RF.vhdl(41) " "VHDL Process Statement warning at RF.vhdl(41): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871344 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 RF.vhdl(42) " "VHDL Process Statement warning at RF.vhdl(42): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 RF.vhdl(43) " "VHDL Process Statement warning at RF.vhdl(43): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 RF.vhdl(44) " "VHDL Process Statement warning at RF.vhdl(44): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 RF.vhdl(45) " "VHDL Process Statement warning at RF.vhdl(45): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r8 RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): signal \"r8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r9 RF.vhdl(47) " "VHDL Process Statement warning at RF.vhdl(47): signal \"r9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r10 RF.vhdl(48) " "VHDL Process Statement warning at RF.vhdl(48): signal \"r10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 RF.vhdl(52) " "VHDL Process Statement warning at RF.vhdl(52): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 RF.vhdl(53) " "VHDL Process Statement warning at RF.vhdl(53): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 RF.vhdl(54) " "VHDL Process Statement warning at RF.vhdl(54): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 RF.vhdl(55) " "VHDL Process Statement warning at RF.vhdl(55): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 RF.vhdl(56) " "VHDL Process Statement warning at RF.vhdl(56): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871345 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 RF.vhdl(57) " "VHDL Process Statement warning at RF.vhdl(57): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 RF.vhdl(58) " "VHDL Process Statement warning at RF.vhdl(58): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r8 RF.vhdl(59) " "VHDL Process Statement warning at RF.vhdl(59): signal \"r8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r9 RF.vhdl(60) " "VHDL Process Statement warning at RF.vhdl(60): signal \"r9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r10 RF.vhdl(61) " "VHDL Process Statement warning at RF.vhdl(61): signal \"r10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readData1 RF.vhdl(36) " "VHDL Process Statement warning at RF.vhdl(36): inferring latch(es) for signal or variable \"readData1\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readData2 RF.vhdl(36) " "VHDL Process Statement warning at RF.vhdl(36): inferring latch(es) for signal or variable \"readData2\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[0\] RF.vhdl(36) " "Inferred latch for \"readData2\[0\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[1\] RF.vhdl(36) " "Inferred latch for \"readData2\[1\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[2\] RF.vhdl(36) " "Inferred latch for \"readData2\[2\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[3\] RF.vhdl(36) " "Inferred latch for \"readData2\[3\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[4\] RF.vhdl(36) " "Inferred latch for \"readData2\[4\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[5\] RF.vhdl(36) " "Inferred latch for \"readData2\[5\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871346 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[6\] RF.vhdl(36) " "Inferred latch for \"readData2\[6\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[7\] RF.vhdl(36) " "Inferred latch for \"readData2\[7\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[8\] RF.vhdl(36) " "Inferred latch for \"readData2\[8\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[9\] RF.vhdl(36) " "Inferred latch for \"readData2\[9\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[10\] RF.vhdl(36) " "Inferred latch for \"readData2\[10\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[11\] RF.vhdl(36) " "Inferred latch for \"readData2\[11\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[12\] RF.vhdl(36) " "Inferred latch for \"readData2\[12\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[13\] RF.vhdl(36) " "Inferred latch for \"readData2\[13\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[14\] RF.vhdl(36) " "Inferred latch for \"readData2\[14\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[15\] RF.vhdl(36) " "Inferred latch for \"readData2\[15\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[16\] RF.vhdl(36) " "Inferred latch for \"readData2\[16\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[17\] RF.vhdl(36) " "Inferred latch for \"readData2\[17\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[18\] RF.vhdl(36) " "Inferred latch for \"readData2\[18\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871347 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[19\] RF.vhdl(36) " "Inferred latch for \"readData2\[19\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[20\] RF.vhdl(36) " "Inferred latch for \"readData2\[20\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[21\] RF.vhdl(36) " "Inferred latch for \"readData2\[21\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[22\] RF.vhdl(36) " "Inferred latch for \"readData2\[22\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[23\] RF.vhdl(36) " "Inferred latch for \"readData2\[23\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[24\] RF.vhdl(36) " "Inferred latch for \"readData2\[24\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[25\] RF.vhdl(36) " "Inferred latch for \"readData2\[25\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[26\] RF.vhdl(36) " "Inferred latch for \"readData2\[26\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[27\] RF.vhdl(36) " "Inferred latch for \"readData2\[27\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[28\] RF.vhdl(36) " "Inferred latch for \"readData2\[28\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[29\] RF.vhdl(36) " "Inferred latch for \"readData2\[29\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[30\] RF.vhdl(36) " "Inferred latch for \"readData2\[30\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871348 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[31\] RF.vhdl(36) " "Inferred latch for \"readData2\[31\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[0\] RF.vhdl(36) " "Inferred latch for \"readData1\[0\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[1\] RF.vhdl(36) " "Inferred latch for \"readData1\[1\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[2\] RF.vhdl(36) " "Inferred latch for \"readData1\[2\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[3\] RF.vhdl(36) " "Inferred latch for \"readData1\[3\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[4\] RF.vhdl(36) " "Inferred latch for \"readData1\[4\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[5\] RF.vhdl(36) " "Inferred latch for \"readData1\[5\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[6\] RF.vhdl(36) " "Inferred latch for \"readData1\[6\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[7\] RF.vhdl(36) " "Inferred latch for \"readData1\[7\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[8\] RF.vhdl(36) " "Inferred latch for \"readData1\[8\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[9\] RF.vhdl(36) " "Inferred latch for \"readData1\[9\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[10\] RF.vhdl(36) " "Inferred latch for \"readData1\[10\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[11\] RF.vhdl(36) " "Inferred latch for \"readData1\[11\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871349 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[12\] RF.vhdl(36) " "Inferred latch for \"readData1\[12\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[13\] RF.vhdl(36) " "Inferred latch for \"readData1\[13\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[14\] RF.vhdl(36) " "Inferred latch for \"readData1\[14\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[15\] RF.vhdl(36) " "Inferred latch for \"readData1\[15\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[16\] RF.vhdl(36) " "Inferred latch for \"readData1\[16\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[17\] RF.vhdl(36) " "Inferred latch for \"readData1\[17\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[18\] RF.vhdl(36) " "Inferred latch for \"readData1\[18\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[19\] RF.vhdl(36) " "Inferred latch for \"readData1\[19\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[20\] RF.vhdl(36) " "Inferred latch for \"readData1\[20\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[21\] RF.vhdl(36) " "Inferred latch for \"readData1\[21\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[22\] RF.vhdl(36) " "Inferred latch for \"readData1\[22\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[23\] RF.vhdl(36) " "Inferred latch for \"readData1\[23\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[24\] RF.vhdl(36) " "Inferred latch for \"readData1\[24\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[25\] RF.vhdl(36) " "Inferred latch for \"readData1\[25\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871350 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[26\] RF.vhdl(36) " "Inferred latch for \"readData1\[26\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871351 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[27\] RF.vhdl(36) " "Inferred latch for \"readData1\[27\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871351 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[28\] RF.vhdl(36) " "Inferred latch for \"readData1\[28\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871351 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[29\] RF.vhdl(36) " "Inferred latch for \"readData1\[29\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871351 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[30\] RF.vhdl(36) " "Inferred latch for \"readData1\[30\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871351 "|monociclo|RF:pmRF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[31\] RF.vhdl(36) " "Inferred latch for \"readData1\[31\]\" at RF.vhdl(36)" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871351 "|monociclo|RF:pmRF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:pmSignExtendI " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:pmSignExtendI\"" {  } { { "monociclo.vhdl" "pmSignExtendI" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524770871354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:pmALU " "Elaborating entity \"alu\" for hierarchy \"alu:pmALU\"" {  } { { "monociclo.vhdl" "pmALU" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524770871357 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag alu.vhdl(13) " "VHDL Signal Declaration warning at alu.vhdl(13): used implicit default value for signal \"flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhdl(21) " "VHDL Process Statement warning at alu.vhdl(21): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhdl(21) " "Inferred latch for \"output\[0\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhdl(21) " "Inferred latch for \"output\[1\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhdl(21) " "Inferred latch for \"output\[2\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhdl(21) " "Inferred latch for \"output\[3\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhdl(21) " "Inferred latch for \"output\[4\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhdl(21) " "Inferred latch for \"output\[5\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhdl(21) " "Inferred latch for \"output\[6\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhdl(21) " "Inferred latch for \"output\[7\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871359 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] alu.vhdl(21) " "Inferred latch for \"output\[8\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] alu.vhdl(21) " "Inferred latch for \"output\[9\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] alu.vhdl(21) " "Inferred latch for \"output\[10\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] alu.vhdl(21) " "Inferred latch for \"output\[11\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] alu.vhdl(21) " "Inferred latch for \"output\[12\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] alu.vhdl(21) " "Inferred latch for \"output\[13\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] alu.vhdl(21) " "Inferred latch for \"output\[14\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] alu.vhdl(21) " "Inferred latch for \"output\[15\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] alu.vhdl(21) " "Inferred latch for \"output\[16\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] alu.vhdl(21) " "Inferred latch for \"output\[17\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] alu.vhdl(21) " "Inferred latch for \"output\[18\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] alu.vhdl(21) " "Inferred latch for \"output\[19\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] alu.vhdl(21) " "Inferred latch for \"output\[20\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] alu.vhdl(21) " "Inferred latch for \"output\[21\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871360 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] alu.vhdl(21) " "Inferred latch for \"output\[22\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] alu.vhdl(21) " "Inferred latch for \"output\[23\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] alu.vhdl(21) " "Inferred latch for \"output\[24\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] alu.vhdl(21) " "Inferred latch for \"output\[25\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] alu.vhdl(21) " "Inferred latch for \"output\[26\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] alu.vhdl(21) " "Inferred latch for \"output\[27\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] alu.vhdl(21) " "Inferred latch for \"output\[28\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] alu.vhdl(21) " "Inferred latch for \"output\[29\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] alu.vhdl(21) " "Inferred latch for \"output\[30\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] alu.vhdl(21) " "Inferred latch for \"output\[31\]\" at alu.vhdl(21)" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524770871361 "|monociclo|alu:pmALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:pmDataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:pmDataMemory\"" {  } { { "monociclo.vhdl" "pmDataMemory" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524770871362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524770872316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524770872316 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524770872497 "|monociclo|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1524770872497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524770872497 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524770872497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524770872497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524770872637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 14:27:52 2018 " "Processing ended: Thu Apr 26 14:27:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524770872637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524770872637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524770872637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524770872637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524770877563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524770877564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 14:27:57 2018 " "Processing started: Thu Apr 26 14:27:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524770877564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1524770877564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp LabArquiII -c LabArquiII --netlist_type=sgate " "Command: quartus_rpp LabArquiII -c LabArquiII --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1524770877564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524770877706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 14:27:57 2018 " "Processing ended: Thu Apr 26 14:27:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524770877706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524770877706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524770877706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1524770877706 ""}
