// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.1.0.43.3
// Netlist written on Tue Apr 15 11:08:51 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd"
// file 2 "z:/senior_design/0v7670_verilog/sccb/mypll/rtl/mypll.v"
// file 3 "z:/senior_design/0v7670_verilog/cory_relearns_verilog/src/ov7670_config.v"
// file 4 "z:/senior_design/0v7670_verilog/cory_relearns_verilog/src/ov7670_config_rom.v"
// file 5 "z:/senior_design/0v7670_verilog/cory_relearns_verilog/src/sccb_interface.v"
// file 6 "z:/senior_design/0v7670_verilog/cory_relearns_verilog/src/camera_configure.v"
// file 7 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/lscc/radiant/2023.1/ip/avant/fifo/rtl/lscc_fifo.v"
// file 27 "c:/lscc/radiant/2023.1/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 28 "c:/lscc/radiant/2023.1/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 29 "c:/lscc/radiant/2023.1/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 30 "c:/lscc/radiant/2023.1/ip/avant/rom/rtl/lscc_rom.v"
// file 31 "c:/lscc/radiant/2023.1/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2023.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2023.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2023.1/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2023.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 36 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 37 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 38 "c:/lscc/radiant/2023.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 39 "c:/lscc/radiant/2023.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v"
// file 41 "c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v"
// file 42 "c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v"
// file 44 "c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v"
// file 45 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v"
// file 46 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v"
// file 48 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v"
// file 49 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v"
// file 56 "c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module camera_configure
//

module camera_configure (input clk, input start, input vsync_in, input href_in, 
            input [7:0]data_in, output sioc, output siod, output done, 
            output frame_done, output pixel_valid, output clk_25MHz, output TEST);
    
    (* is_clock=1, lineinfo="@6(7[16],7[19])" *) wire clk_c;
    (* is_clock=1, lineinfo="@6(17[14],17[23])" *) wire clk_25MHz_c;
    
    wire GND_net, VCC_net, start_c, done_c;
    (* lineinfo="@6(22[16],22[24])" *) wire [7:0]rom_addr;
    (* lineinfo="@6(23[17],23[25])" *) wire [15:0]rom_dout;
    (* lineinfo="@6(24[16],24[25])" *) wire [7:0]SCCB_addr;
    (* lineinfo="@6(25[16],25[25])" *) wire [7:0]SCCB_data;
    
    wire TEST_c, SCCB_ready, SCCB_SIOC_oe, SCCB_SIOD_oe, prev_start;
    (* lineinfo="@6(35[12],35[25])" *) wire [5:0]pulse_counter;
    
    wire config_trig;
    (* lineinfo="@3(31[15],31[24])" *) wire [2:0]FSM_state;
    
    wire SCCB_data_3__N_44;
    (* lineinfo="@5(60[15],60[24])" *) wire [3:0]FSM_state_adj_319;
    (* lineinfo="@5(65[15],65[27])" *) wire [1:0]byte_counter;
    (* lineinfo="@5(67[15],67[25])" *) wire [3:0]byte_index;
    
    wire n3492;
    wire [5:0]pulse_counter_5__N_45;
    
    wire byte_counter_0__N_279, n3496, byte_index_0__N_306, n4298, n12, 
        n5133, n3436, n1, n3430, n5130, n1102, n8, n5127, TEST_c_N_308, 
        n3998, n5124, FSM_state_0__N_67, pulse_counter_0__N_62, n3494, 
        config_trig_N_315, n3431, FSM_state_1__N_64;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@6(64[42],74[10])" *) OV7670_config config_1 (GND_net, VCC_net, 
            rom_dout[8], SCCB_data_3__N_44, SCCB_addr[0], clk_25MHz_c, 
            rom_dout[3], SCCB_data[3], FSM_state_0__N_67, FSM_state[0], 
            rom_dout[9], SCCB_addr[1], rom_dout[10], SCCB_addr[2], rom_dout[11], 
            SCCB_addr[3], rom_dout[12], SCCB_addr[4], rom_dout[13], 
            SCCB_addr[5], rom_dout[15], SCCB_addr[7], rom_dout[4], SCCB_data[4], 
            FSM_state[1], rom_dout[6], SCCB_data[6], {rom_addr}, n1, 
            config_trig, n3431, n3436, FSM_state_1__N_64, n3430, SCCB_ready, 
            TEST_c_N_308, TEST_c, done_c);
    (* lut_function="(!((B)+!A))", lineinfo="@6(41[7],41[27])" *) LUT4 i10_2_lut (.A(prev_start), 
            .B(start_c), .Z(pulse_counter_0__N_62));
    defparam i10_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(pulse_counter[3]), 
            .B(pulse_counter[5]), .C(pulse_counter[4]), .D(pulse_counter_0__N_62), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(pulse_counter[0]), 
            .B(n12), .C(pulse_counter[1]), .D(pulse_counter[2]), .Z(config_trig_N_315));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lineinfo="@6(58[23],62[10])" *) OV7670_config_rom rom1 (rom_dout[3], 
            clk_25MHz_c, {rom_addr}, rom_dout[4], n3430, n3431, rom_dout[6], 
            rom_dout[8], rom_dout[9], rom_dout[10], rom_dout[11], rom_dout[12], 
            rom_dout[13], rom_dout[15], n1, n1102, FSM_state[1], FSM_state[0], 
            SCCB_ready, SCCB_data_3__N_44, n3436);
    (* lineinfo="@6(31[12],31[16])" *) OBZ_B sioc_pad (.I(GND_net), .T_N(SCCB_SIOC_oe), 
            .O(sioc));
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A !(B+!(C (D))))", lineinfo="@5(70[11],175[8])" *) LUT4 i12_4_lut (.A(byte_index[0]), 
            .B(FSM_state_adj_319[0]), .C(n3998), .D(FSM_state_adj_319[2]), 
            .Z(byte_index_0__N_306));
    defparam i12_4_lut.INIT = "0x9a0a";
    (* lut_function="(!(A+!(B (C (D))+!B !((D)+!C))))", lineinfo="@5(70[11],175[8])" *) LUT4 i3064_4_lut (.A(FSM_state_adj_319[3]), 
            .B(byte_counter[0]), .C(FSM_state_adj_319[1]), .D(FSM_state_adj_319[0]), 
            .Z(n4298));
    defparam i3064_4_lut.INIT = "0x4010";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@5(70[11],175[8])" *) LUT4 i12_4_lut_adj_87 (.A(byte_counter[0]), 
            .B(n4298), .C(FSM_state_adj_319[2]), .D(n8), .Z(byte_counter_0__N_279));
    defparam i12_4_lut_adj_87.INIT = "0xacaa";
    (* lineinfo="@6(32[12],32[16])" *) OBZ_B siod_pad (.I(GND_net), .T_N(SCCB_SIOD_oe), 
            .O(siod));
    (* lineinfo="@6(14[17],14[21])" *) OB done_pad (.I(done_c), .O(done));
    (* lineinfo="@6(15[14],15[24])" *) OB frame_done_pad (.I(GND_net), .O(frame_done));
    (* lineinfo="@6(16[14],16[25])" *) OB pixel_valid_pad (.I(GND_net), .O(pixel_valid));
    (* lineinfo="@6(17[14],17[23])" *) OB clk_25MHz_pad (.I(clk_25MHz_c), 
            .O(clk_25MHz));
    (* lineinfo="@6(19[14],19[18])" *) OB TEST_pad (.I(TEST_c), .O(TEST));
    (* lineinfo="@6(7[16],7[19])" *) IB clk_pad (.I(clk), .O(clk_c));
    (* lineinfo="@6(8[16],8[21])" *) IB start_pad (.I(start), .O(start_c));
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@3(35[11],84[8])" *) LUT4 i1_2_lut_4_lut (.A(n1102), 
            .B(SCCB_ready), .C(FSM_state[0]), .D(FSM_state[1]), .Z(FSM_state_1__N_64));
    defparam i1_2_lut_4_lut.INIT = "0xffef";
    (* lut_function="(!(A (D)+!A (B (D)+!B (C+(D)))))", lineinfo="@3(35[11],84[8])" *) LUT4 i1_2_lut_4_lut_adj_88 (.A(n1102), 
            .B(SCCB_ready), .C(FSM_state[0]), .D(FSM_state[1]), .Z(FSM_state_0__N_67));
    defparam i1_2_lut_4_lut_adj_88.INIT = "0x00ef";
    (* lineinfo="@6(46[21],46[38])" *) FA2 sub_22_add_2_add_5_3 (.A0(GND_net), 
            .B0(pulse_counter[1]), .C0(VCC_net), .D0(n3492), .CI0(n3492), 
            .A1(GND_net), .B1(pulse_counter[2]), .C1(VCC_net), .D1(n5127), 
            .CI1(n5127), .CO0(n5127), .CO1(n3494), .S0(pulse_counter_5__N_45[1]), 
            .S1(pulse_counter_5__N_45[2]));
    defparam sub_22_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@6(46[21],46[38])" *) FA2 sub_22_add_2_add_5_7 (.A0(GND_net), 
            .B0(pulse_counter[5]), .C0(VCC_net), .D0(n3496), .CI0(n3496), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n5133), .CI1(n5133), 
            .CO0(n5133), .S0(pulse_counter_5__N_45[5]));
    defparam sub_22_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@6(46[21],46[38])" *) FA2 sub_22_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(pulse_counter[0]), 
            .C1(VCC_net), .D1(n5124), .CI1(n5124), .CO0(n5124), .CO1(n3492), 
            .S1(pulse_counter_5__N_45[0]));
    defparam sub_22_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A+!((C (D))+!B))", lineinfo="@3(35[11],84[8])" *) LUT4 i1_3_lut_4_lut (.A(SCCB_data_3__N_44), 
            .B(TEST_c), .C(FSM_state[0]), .D(FSM_state[1]), .Z(TEST_c_N_308));
    defparam i1_3_lut_4_lut.INIT = "0xaeee";
    (* lineinfo="@6(40[9],54[5])" *) FD1P3XZ pulse_counter_5__I_8 (.D(pulse_counter_5__N_45[4]), 
            .SP(config_trig_N_315), .CK(clk_25MHz_c), .SR(pulse_counter_0__N_62), 
            .Q(pulse_counter[4]));
    defparam pulse_counter_5__I_8.REGSET = "SET";
    defparam pulse_counter_5__I_8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(40[9],54[5])" *) FD1P3XZ pulse_counter_5__I_9 (.D(pulse_counter_5__N_45[3]), 
            .SP(config_trig_N_315), .CK(clk_25MHz_c), .SR(pulse_counter_0__N_62), 
            .Q(pulse_counter[3]));
    defparam pulse_counter_5__I_9.REGSET = "SET";
    defparam pulse_counter_5__I_9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(40[9],54[5])" *) FD1P3XZ pulse_counter_5__I_10 (.D(pulse_counter_5__N_45[2]), 
            .SP(config_trig_N_315), .CK(clk_25MHz_c), .SR(pulse_counter_0__N_62), 
            .Q(pulse_counter[2]));
    defparam pulse_counter_5__I_10.REGSET = "SET";
    defparam pulse_counter_5__I_10.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(40[9],54[5])" *) FD1P3XZ pulse_counter_5__I_11 (.D(pulse_counter_5__N_45[1]), 
            .SP(config_trig_N_315), .CK(clk_25MHz_c), .SR(pulse_counter_0__N_62), 
            .Q(pulse_counter[1]));
    defparam pulse_counter_5__I_11.REGSET = "SET";
    defparam pulse_counter_5__I_11.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(40[9],54[5])" *) FD1P3XZ config_trig_I_0 (.D(config_trig_N_315), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(GND_net), .Q(config_trig));
    defparam config_trig_I_0.REGSET = "RESET";
    defparam config_trig_I_0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(40[9],54[5])" *) FD1P3XZ pulse_counter_5__I_12 (.D(pulse_counter_5__N_45[0]), 
            .SP(config_trig_N_315), .CK(clk_25MHz_c), .SR(pulse_counter_0__N_62), 
            .Q(pulse_counter[0]));
    defparam pulse_counter_5__I_12.REGSET = "SET";
    defparam pulse_counter_5__I_12.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(86[8],90[4])" *) mypll cory_pll (GND_net, clk_c, VCC_net, 
            clk_25MHz_c);
    (* lineinfo="@6(46[21],46[38])" *) FA2 sub_22_add_2_add_5_5 (.A0(GND_net), 
            .B0(pulse_counter[3]), .C0(VCC_net), .D0(n3494), .CI0(n3494), 
            .A1(GND_net), .B1(pulse_counter[4]), .C1(VCC_net), .D1(n5130), 
            .CI1(n5130), .CO0(n5130), .CO1(n3496), .S0(pulse_counter_5__N_45[3]), 
            .S1(pulse_counter_5__N_45[4]));
    defparam sub_22_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@6(40[9],54[5])" *) FD1P3XZ start_c_I_0 (.D(start_c), .SP(VCC_net), 
            .CK(clk_25MHz_c), .SR(GND_net), .Q(prev_start));
    defparam start_c_I_0.REGSET = "RESET";
    defparam start_c_I_0.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@6(40[9],54[5])" *) FD1P3XZ pulse_counter_5__I_0 (.D(pulse_counter_5__N_45[5]), 
            .SP(config_trig_N_315), .CK(clk_25MHz_c), .SR(pulse_counter_0__N_62), 
            .Q(pulse_counter[5]));
    defparam pulse_counter_5__I_0.REGSET = "SET";
    defparam pulse_counter_5__I_0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(76[44],84[10])" *) SCCB_interface SCCB1 (GND_net, VCC_net, 
            clk_25MHz_c, SCCB_SIOD_oe, SCCB_addr[0], SCCB_data[3], {FSM_state_adj_319}, 
            SCCB_ready, byte_counter[0], TEST_c, byte_index[0], SCCB_addr[1], 
            SCCB_addr[2], SCCB_addr[3], SCCB_addr[4], SCCB_addr[5], 
            SCCB_addr[7], SCCB_data[4], SCCB_data[6], byte_counter_0__N_279, 
            byte_index_0__N_306, n3998, SCCB_SIOC_oe, n8);
    
endmodule

//
// Verilog Description of module OV7670_config
//

module OV7670_config (input GND_net, input VCC_net, input \rom_dout[8] , 
            input SCCB_data_3__N_44, output \SCCB_addr[0] , input clk_25MHz_c, 
            input \rom_dout[3] , output \SCCB_data[3] , input FSM_state_0__N_67, 
            output \FSM_state[0] , input \rom_dout[9] , output \SCCB_addr[1] , 
            input \rom_dout[10] , output \SCCB_addr[2] , input \rom_dout[11] , 
            output \SCCB_addr[3] , input \rom_dout[12] , output \SCCB_addr[4] , 
            input \rom_dout[13] , output \SCCB_addr[5] , input \rom_dout[15] , 
            output \SCCB_addr[7] , input \rom_dout[4] , output \SCCB_data[4] , 
            output \FSM_state[1] , input \rom_dout[6] , output \SCCB_data[6] , 
            output [7:0]rom_addr, input n1, input config_trig, input n3431, 
            input n3436, input FSM_state_1__N_64, input n3430, input SCCB_ready, 
            input TEST_c_N_308, output TEST_c, output done_c);
    
    (* is_clock=1, lineinfo="@6(17[14],17[23])" *) wire clk_25MHz_c;
    
    wire n3509, n5049;
    (* lineinfo="@3(33[16],33[21])" *) wire [31:0]timer;
    
    wire n3511;
    wire [31:0]timer_31__N_68;
    
    wire n3529, n5154, FSM_state_0__N_66;
    wire [31:0]n539;
    
    wire n2298, n63;
    wire [31:0]timer_17__N_110;
    
    wire timer_0__N_155, n3499, n5034, n3501, n38, n52, n56, n54, 
        n3527, n5151, n55, n53, n50, n3507, n5046, n58, n62, 
        n49, n16;
    wire [7:0]rom_addr_7__N_1;
    
    wire rom_addr_0__N_23, rom_addr_0__N_24, n3487, n5079, n3489, 
        n3525, n5148, n3523, n5145, n5031, n3521, n5142, n3519, 
        n5139, n3505, n5043, n3483, n5073, n3485, n3503, n5040, 
        n5076, n5070, FSM_state_1__N_63, timer_0__N_156, n3517, n5136, 
        n3515, n5058, n3513, n5055, clk_25MHz_c_enable_1, FSM_state_1__N_65, 
        n5052, n5037, n5082, GND_net_2, VCC_net_2;
    
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_13 (.A0(GND_net), 
            .B0(timer[11]), .C0(VCC_net), .D0(n3509), .CI0(n3509), .A1(GND_net), 
            .B1(timer[12]), .C1(VCC_net), .D1(n5049), .CI1(n5049), .CO0(n5049), 
            .CO1(n3511), .S0(timer_31__N_68[11]), .S1(timer_31__N_68[12]));
    defparam sub_27_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_13.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_33 (.A0(GND_net), 
            .B0(timer[31]), .C0(VCC_net), .D0(n3529), .CI0(n3529), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n5154), .CI1(n5154), .CO0(n5154), 
            .S0(timer_31__N_68[31]));
    defparam sub_27_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_33.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_3__I_0 (.D(\rom_dout[3] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_data[3] ));
    defparam rom_dout_3__I_0.REGSET = "RESET";
    defparam rom_dout_3__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ FSM_state_0__I_0 (.D(FSM_state_0__N_66), 
            .SP(FSM_state_0__N_67), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\FSM_state[0] ));
    defparam FSM_state_0__I_0.REGSET = "RESET";
    defparam FSM_state_0__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_17__I_0 (.D(timer_17__N_110[17]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[17]));
    defparam timer_17__I_0.REGSET = "RESET";
    defparam timer_17__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A !((C)+!B))" *) LUT4 mux_216_i15_4_lut (.A(timer_31__N_68[14]), 
            .B(n539[17]), .C(n2298), .D(n63), .Z(timer_17__N_110[14]));
    defparam mux_216_i15_4_lut.INIT = "0xac0c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_17__I_26 (.D(timer_17__N_110[16]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[16]));
    defparam timer_17__I_26.REGSET = "RESET";
    defparam timer_17__I_26.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_17__I_27 (.D(timer_17__N_110[15]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[15]));
    defparam timer_17__I_27.REGSET = "RESET";
    defparam timer_17__I_27.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_17__I_28 (.D(timer_17__N_110[14]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[14]));
    defparam timer_17__I_28.REGSET = "RESET";
    defparam timer_17__I_28.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_17__I_30 (.D(timer_17__N_110[12]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[12]));
    defparam timer_17__I_30.REGSET = "RESET";
    defparam timer_17__I_30.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_17__I_35 (.D(timer_17__N_110[7]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[7]));
    defparam timer_17__I_35.REGSET = "RESET";
    defparam timer_17__I_35.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_17__I_38 (.D(timer_17__N_110[4]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[4]));
    defparam timer_17__I_38.REGSET = "RESET";
    defparam timer_17__I_38.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A !((C)+!B))" *) LUT4 mux_216_i16_4_lut (.A(timer_31__N_68[15]), 
            .B(n539[17]), .C(n2298), .D(n63), .Z(timer_17__N_110[15]));
    defparam mux_216_i16_4_lut.INIT = "0xac0c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_9__I_0 (.D(\rom_dout[9] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_addr[1] ));
    defparam rom_dout_9__I_0.REGSET = "RESET";
    defparam rom_dout_9__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A !((C)+!B))" *) LUT4 mux_216_i5_4_lut (.A(timer_31__N_68[4]), 
            .B(n539[17]), .C(n2298), .D(n63), .Z(timer_17__N_110[4]));
    defparam mux_216_i5_4_lut.INIT = "0xac0c";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A !((C)+!B))" *) LUT4 mux_216_i8_4_lut (.A(timer_31__N_68[7]), 
            .B(n539[17]), .C(n2298), .D(n63), .Z(timer_17__N_110[7]));
    defparam mux_216_i8_4_lut.INIT = "0xac0c";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A !((C)+!B))" *) LUT4 mux_216_i17_4_lut (.A(timer_31__N_68[16]), 
            .B(n539[17]), .C(n2298), .D(n63), .Z(timer_17__N_110[16]));
    defparam mux_216_i17_4_lut.INIT = "0xac0c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_3 (.A0(GND_net), 
            .B0(timer[1]), .C0(VCC_net), .D0(n3499), .CI0(n3499), .A1(GND_net), 
            .B1(timer[2]), .C1(VCC_net), .D1(n5034), .CI1(n5034), .CO0(n5034), 
            .CO1(n3501), .S0(timer_31__N_68[1]), .S1(timer_31__N_68[2]));
    defparam sub_27_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A !((C)+!B))" *) LUT4 mux_216_i13_4_lut (.A(timer_31__N_68[12]), 
            .B(n539[17]), .C(n2298), .D(n63), .Z(timer_17__N_110[12]));
    defparam mux_216_i13_4_lut.INIT = "0xac0c";
    (* lut_function="(A+(B))", lineinfo="@3(79[30],79[42])" *) LUT4 i6_2_lut (.A(timer[9]), 
            .B(timer[12]), .Z(n38));
    defparam i6_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i20_4_lut (.A(timer[17]), 
            .B(timer[1]), .C(timer[24]), .D(timer[4]), .Z(n52));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i24_4_lut (.A(timer[29]), 
            .B(timer[3]), .C(timer[13]), .D(timer[31]), .Z(n56));
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i22_4_lut (.A(timer[19]), 
            .B(timer[5]), .C(timer[22]), .D(timer[6]), .Z(n54));
    defparam i22_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_31 (.A0(GND_net), 
            .B0(timer[29]), .C0(VCC_net), .D0(n3527), .CI0(n3527), .A1(GND_net), 
            .B1(timer[30]), .C1(VCC_net), .D1(n5151), .CI1(n5151), .CO0(n5151), 
            .CO1(n3529), .S0(timer_31__N_68[29]), .S1(timer_31__N_68[30]));
    defparam sub_27_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_31.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i23_4_lut (.A(timer[10]), 
            .B(timer[15]), .C(timer[20]), .D(timer[23]), .Z(n55));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i21_4_lut (.A(timer[27]), 
            .B(timer[7]), .C(timer[30]), .D(timer[14]), .Z(n53));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i18_4_lut (.A(timer[8]), 
            .B(timer[11]), .C(timer[16]), .D(timer[21]), .Z(n50));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_11 (.A0(GND_net), 
            .B0(timer[9]), .C0(VCC_net), .D0(n3507), .CI0(n3507), .A1(GND_net), 
            .B1(timer[10]), .C1(VCC_net), .D1(n5046), .CI1(n5046), .CO0(n5046), 
            .CO1(n3509), .S0(timer_31__N_68[9]), .S1(timer_31__N_68[10]));
    defparam sub_27_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_11.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_10__I_0 (.D(\rom_dout[10] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_addr[2] ));
    defparam rom_dout_10__I_0.REGSET = "RESET";
    defparam rom_dout_10__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_11__I_0 (.D(\rom_dout[11] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_addr[3] ));
    defparam rom_dout_11__I_0.REGSET = "RESET";
    defparam rom_dout_11__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i26_4_lut (.A(timer[25]), 
            .B(n52), .C(n38), .D(timer[26]), .Z(n58));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i30_4_lut (.A(n53), 
            .B(n55), .C(n54), .D(n56), .Z(n62));
    defparam i30_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i17_4_lut (.A(timer[0]), 
            .B(timer[18]), .C(timer[28]), .D(timer[2]), .Z(n49));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(79[30],79[42])" *) LUT4 i31_4_lut (.A(n49), 
            .B(n62), .C(n58), .D(n50), .Z(n63));
    defparam i31_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_12__I_0 (.D(\rom_dout[12] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_addr[4] ));
    defparam rom_dout_12__I_0.REGSET = "RESET";
    defparam rom_dout_12__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_13__I_0 (.D(\rom_dout[13] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_addr[5] ));
    defparam rom_dout_13__I_0.REGSET = "RESET";
    defparam rom_dout_13__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_15__I_0 (.D(\rom_dout[15] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_addr[7] ));
    defparam rom_dout_15__I_0.REGSET = "RESET";
    defparam rom_dout_15__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_4__I_0 (.D(\rom_dout[4] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_data[4] ));
    defparam rom_dout_4__I_0.REGSET = "RESET";
    defparam rom_dout_4__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_6__I_0 (.D(\rom_dout[6] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_data[6] ));
    defparam rom_dout_6__I_0.REGSET = "RESET";
    defparam rom_dout_6__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2243_2_lut (.A(\FSM_state[0] ), .B(\FSM_state[1] ), 
            .Z(n2298));
    defparam i2243_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_addr_7__I_0 (.D(rom_addr_7__N_1[7]), 
            .SP(rom_addr_0__N_23), .CK(clk_25MHz_c), .SR(rom_addr_0__N_24), 
            .Q(rom_addr[7]));
    defparam rom_addr_7__I_0.REGSET = "RESET";
    defparam rom_addr_7__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C)))" *) LUT4 i1_3_lut (.A(\FSM_state[0] ), .B(\FSM_state[1] ), 
            .C(n16), .Z(timer_0__N_155));
    defparam i1_3_lut.INIT = "0xa8a8";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A !((C)+!B))" *) LUT4 mux_216_i18_4_lut (.A(timer_31__N_68[17]), 
            .B(n539[17]), .C(n2298), .D(n63), .Z(timer_17__N_110[17]));
    defparam mux_216_i18_4_lut.INIT = "0xac0c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_addr_7__I_1 (.D(rom_addr_7__N_1[6]), 
            .SP(rom_addr_0__N_23), .CK(clk_25MHz_c), .SR(rom_addr_0__N_24), 
            .Q(rom_addr[6]));
    defparam rom_addr_7__I_1.REGSET = "RESET";
    defparam rom_addr_7__I_1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i3208_2_lut (.A(\FSM_state[1] ), 
            .B(\FSM_state[0] ), .Z(rom_addr_0__N_24));
    defparam i3208_2_lut.INIT = "0x1111";
    (* lut_function="(!(A))" *) LUT4 i3_1_lut (.A(\FSM_state[1] ), .Z(rom_addr_0__N_23));
    defparam i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A !(C+(D))))" *) LUT4 i3111_3_lut_4_lut (.A(\rom_dout[15] ), 
            .B(n1), .C(\FSM_state[0] ), .D(config_trig), .Z(FSM_state_0__N_66));
    defparam i3111_3_lut_4_lut.INIT = "0x7f70";
    (* lineinfo="@3(46[17],69[24])" *) FA2 add_322_add_5_7 (.A0(GND_net), 
            .B0(rom_addr[5]), .C0(GND_net), .D0(n3487), .CI0(n3487), 
            .A1(GND_net), .B1(rom_addr[6]), .C1(GND_net), .D1(n5079), 
            .CI1(n5079), .CO0(n5079), .CO1(n3489), .S0(rom_addr_7__N_1[5]), 
            .S1(rom_addr_7__N_1[6]));
    defparam add_322_add_5_7.INIT0 = "0xc33c";
    defparam add_322_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_29 (.A0(GND_net), 
            .B0(timer[27]), .C0(VCC_net), .D0(n3525), .CI0(n3525), .A1(GND_net), 
            .B1(timer[28]), .C1(VCC_net), .D1(n5148), .CI1(n5148), .CO0(n5148), 
            .CO1(n3527), .S0(timer_31__N_68[27]), .S1(timer_31__N_68[28]));
    defparam sub_27_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_29.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_27 (.A0(GND_net), 
            .B0(timer[25]), .C0(VCC_net), .D0(n3523), .CI0(n3523), .A1(GND_net), 
            .B1(timer[26]), .C1(VCC_net), .D1(n5145), .CI1(n5145), .CO0(n5145), 
            .CO1(n3525), .S0(timer_31__N_68[25]), .S1(timer_31__N_68[26]));
    defparam sub_27_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_27.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(timer[0]), 
            .C1(VCC_net), .D1(n5031), .CI1(n5031), .CO0(n5031), .CO1(n3499), 
            .S1(timer_31__N_68[0]));
    defparam sub_27_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_1.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_25 (.A0(GND_net), 
            .B0(timer[23]), .C0(VCC_net), .D0(n3521), .CI0(n3521), .A1(GND_net), 
            .B1(timer[24]), .C1(VCC_net), .D1(n5142), .CI1(n5142), .CO0(n5142), 
            .CO1(n3523), .S0(timer_31__N_68[23]), .S1(timer_31__N_68[24]));
    defparam sub_27_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_25.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_23 (.A0(GND_net), 
            .B0(timer[21]), .C0(VCC_net), .D0(n3519), .CI0(n3519), .A1(GND_net), 
            .B1(timer[22]), .C1(VCC_net), .D1(n5139), .CI1(n5139), .CO0(n5139), 
            .CO1(n3521), .S0(timer_31__N_68[21]), .S1(timer_31__N_68[22]));
    defparam sub_27_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_23.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_9 (.A0(GND_net), 
            .B0(timer[7]), .C0(VCC_net), .D0(n3505), .CI0(n3505), .A1(GND_net), 
            .B1(timer[8]), .C1(VCC_net), .D1(n5043), .CI1(n5043), .CO0(n5043), 
            .CO1(n3507), .S0(timer_31__N_68[7]), .S1(timer_31__N_68[8]));
    defparam sub_27_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@3(46[17],69[24])" *) FA2 add_322_add_5_3 (.A0(GND_net), 
            .B0(rom_addr[1]), .C0(GND_net), .D0(n3483), .CI0(n3483), 
            .A1(GND_net), .B1(rom_addr[2]), .C1(GND_net), .D1(n5073), 
            .CI1(n5073), .CO0(n5073), .CO1(n3485), .S0(rom_addr_7__N_1[1]), 
            .S1(rom_addr_7__N_1[2]));
    defparam add_322_add_5_3.INIT0 = "0xc33c";
    defparam add_322_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut (.A(\rom_dout[15] ), 
            .B(n3431), .C(\FSM_state[1] ), .D(\FSM_state[0] ), .Z(n539[17]));
    defparam i1_3_lut_4_lut.INIT = "0x0800";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_7 (.A0(GND_net), 
            .B0(timer[5]), .C0(VCC_net), .D0(n3503), .CI0(n3503), .A1(GND_net), 
            .B1(timer[6]), .C1(VCC_net), .D1(n5040), .CI1(n5040), .CO0(n5040), 
            .CO1(n3505), .S0(timer_31__N_68[5]), .S1(timer_31__N_68[6]));
    defparam sub_27_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_addr_7__I_2 (.D(rom_addr_7__N_1[5]), 
            .SP(rom_addr_0__N_23), .CK(clk_25MHz_c), .SR(rom_addr_0__N_24), 
            .Q(rom_addr[5]));
    defparam rom_addr_7__I_2.REGSET = "RESET";
    defparam rom_addr_7__I_2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_addr_7__I_3 (.D(rom_addr_7__N_1[4]), 
            .SP(rom_addr_0__N_23), .CK(clk_25MHz_c), .SR(rom_addr_0__N_24), 
            .Q(rom_addr[4]));
    defparam rom_addr_7__I_3.REGSET = "RESET";
    defparam rom_addr_7__I_3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_addr_7__I_4 (.D(rom_addr_7__N_1[3]), 
            .SP(rom_addr_0__N_23), .CK(clk_25MHz_c), .SR(rom_addr_0__N_24), 
            .Q(rom_addr[3]));
    defparam rom_addr_7__I_4.REGSET = "RESET";
    defparam rom_addr_7__I_4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_addr_7__I_5 (.D(rom_addr_7__N_1[2]), 
            .SP(rom_addr_0__N_23), .CK(clk_25MHz_c), .SR(rom_addr_0__N_24), 
            .Q(rom_addr[2]));
    defparam rom_addr_7__I_5.REGSET = "RESET";
    defparam rom_addr_7__I_5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_addr_7__I_6 (.D(rom_addr_7__N_1[1]), 
            .SP(rom_addr_0__N_23), .CK(clk_25MHz_c), .SR(rom_addr_0__N_24), 
            .Q(rom_addr[1]));
    defparam rom_addr_7__I_6.REGSET = "RESET";
    defparam rom_addr_7__I_6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ FSM_state_1__I_0_2 (.D(FSM_state_1__N_63), 
            .SP(FSM_state_1__N_64), .CK(clk_25MHz_c), .SR(FSM_state_1__N_65), 
            .Q(\FSM_state[1] ));
    defparam FSM_state_1__I_0_2.REGSET = "RESET";
    defparam FSM_state_1__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(46[17],69[24])" *) FA2 add_322_add_5_5 (.A0(GND_net), 
            .B0(rom_addr[3]), .C0(GND_net), .D0(n3485), .CI0(n3485), 
            .A1(GND_net), .B1(rom_addr[4]), .C1(GND_net), .D1(n5076), 
            .CI1(n5076), .CO0(n5076), .CO1(n3487), .S0(rom_addr_7__N_1[3]), 
            .S1(rom_addr_7__N_1[4]));
    defparam add_322_add_5_5.INIT0 = "0xc33c";
    defparam add_322_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@3(46[17],69[24])" *) FA2 add_322_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rom_addr[0]), 
            .C1(n3436), .D1(n5070), .CI1(n5070), .CO0(n5070), .CO1(n3483), 
            .S1(rom_addr_7__N_1[0]));
    defparam add_322_add_5_1.INIT0 = "0xc33c";
    defparam add_322_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))", lineinfo="@3(37[9],83[16])" *) LUT4 i2265_2_lut_2_lut (.A(n63), 
            .B(\FSM_state[1] ), .Z(FSM_state_1__N_63));
    defparam i2265_2_lut_2_lut.INIT = "0xbbbb";
    (* lut_function="(!((B (C (D)))+!A))", lineinfo="@3(35[11],84[8])" *) LUT4 i1899_3_lut_4_lut (.A(timer_0__N_155), 
            .B(n63), .C(\FSM_state[0] ), .D(\FSM_state[1] ), .Z(timer_0__N_156));
    defparam i1899_3_lut_4_lut.INIT = "0x2aaa";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_21 (.A0(GND_net), 
            .B0(timer[19]), .C0(VCC_net), .D0(n3517), .CI0(n3517), .A1(GND_net), 
            .B1(timer[20]), .C1(VCC_net), .D1(n5136), .CI1(n5136), .CO0(n5136), 
            .CO1(n3519), .S0(timer_31__N_68[19]), .S1(timer_31__N_68[20]));
    defparam sub_27_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_21.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_19 (.A0(GND_net), 
            .B0(timer[17]), .C0(VCC_net), .D0(n3515), .CI0(n3515), .A1(GND_net), 
            .B1(timer[18]), .C1(VCC_net), .D1(n5058), .CI1(n5058), .CO0(n5058), 
            .CO1(n3517), .S0(timer_31__N_68[17]), .S1(timer_31__N_68[18]));
    defparam sub_27_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_19.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_17 (.A0(GND_net), 
            .B0(timer[15]), .C0(VCC_net), .D0(n3513), .CI0(n3513), .A1(GND_net), 
            .B1(timer[16]), .C1(VCC_net), .D1(n5055), .CI1(n5055), .CO0(n5055), 
            .CO1(n3515), .S0(timer_31__N_68[15]), .S1(timer_31__N_68[16]));
    defparam sub_27_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(\FSM_state[0] ), 
            .B(config_trig), .C(\FSM_state[1] ), .Z(clk_25MHz_c_enable_1));
    defparam i1_3_lut_3_lut.INIT = "0x5454";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_addr_7__I_7 (.D(rom_addr_7__N_1[0]), 
            .SP(rom_addr_0__N_23), .CK(clk_25MHz_c), .SR(rom_addr_0__N_24), 
            .Q(rom_addr[0]));
    defparam rom_addr_7__I_7.REGSET = "RESET";
    defparam rom_addr_7__I_7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_41 (.D(timer_31__N_68[1]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[1]));
    defparam timer_31__I_41.REGSET = "RESET";
    defparam timer_31__I_41.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_40 (.D(timer_31__N_68[2]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[2]));
    defparam timer_31__I_40.REGSET = "RESET";
    defparam timer_31__I_40.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_39 (.D(timer_31__N_68[3]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[3]));
    defparam timer_31__I_39.REGSET = "RESET";
    defparam timer_31__I_39.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_37 (.D(timer_31__N_68[5]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[5]));
    defparam timer_31__I_37.REGSET = "RESET";
    defparam timer_31__I_37.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_36 (.D(timer_31__N_68[6]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[6]));
    defparam timer_31__I_36.REGSET = "RESET";
    defparam timer_31__I_36.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_34 (.D(timer_31__N_68[8]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[8]));
    defparam timer_31__I_34.REGSET = "RESET";
    defparam timer_31__I_34.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_33 (.D(timer_31__N_68[9]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[9]));
    defparam timer_31__I_33.REGSET = "RESET";
    defparam timer_31__I_33.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_32 (.D(timer_31__N_68[10]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[10]));
    defparam timer_31__I_32.REGSET = "RESET";
    defparam timer_31__I_32.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_31 (.D(timer_31__N_68[11]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[11]));
    defparam timer_31__I_31.REGSET = "RESET";
    defparam timer_31__I_31.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_29 (.D(timer_31__N_68[13]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[13]));
    defparam timer_31__I_29.REGSET = "RESET";
    defparam timer_31__I_29.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_25 (.D(timer_31__N_68[18]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[18]));
    defparam timer_31__I_25.REGSET = "RESET";
    defparam timer_31__I_25.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_24 (.D(timer_31__N_68[19]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[19]));
    defparam timer_31__I_24.REGSET = "RESET";
    defparam timer_31__I_24.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_23 (.D(timer_31__N_68[20]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[20]));
    defparam timer_31__I_23.REGSET = "RESET";
    defparam timer_31__I_23.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_22 (.D(timer_31__N_68[21]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[21]));
    defparam timer_31__I_22.REGSET = "RESET";
    defparam timer_31__I_22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_21 (.D(timer_31__N_68[22]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[22]));
    defparam timer_31__I_21.REGSET = "RESET";
    defparam timer_31__I_21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_20 (.D(timer_31__N_68[23]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[23]));
    defparam timer_31__I_20.REGSET = "RESET";
    defparam timer_31__I_20.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A !(D)))" *) LUT4 i22_3_lut_4_lut_4_lut_4_lut (.A(\rom_dout[15] ), 
            .B(\rom_dout[3] ), .C(n3430), .D(SCCB_ready), .Z(n16));
    defparam i22_3_lut_4_lut_4_lut_4_lut.INIT = "0x7f20";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_19 (.D(timer_31__N_68[24]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[24]));
    defparam timer_31__I_19.REGSET = "RESET";
    defparam timer_31__I_19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_18 (.D(timer_31__N_68[25]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[25]));
    defparam timer_31__I_18.REGSET = "RESET";
    defparam timer_31__I_18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_17 (.D(timer_31__N_68[26]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[26]));
    defparam timer_31__I_17.REGSET = "RESET";
    defparam timer_31__I_17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_16 (.D(timer_31__N_68[27]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[27]));
    defparam timer_31__I_16.REGSET = "RESET";
    defparam timer_31__I_16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_15 (.D(timer_31__N_68[28]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[28]));
    defparam timer_31__I_15.REGSET = "RESET";
    defparam timer_31__I_15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ TEST_c_I_0 (.D(TEST_c_N_308), 
            .SP(VCC_net_2), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(TEST_c));
    defparam TEST_c_I_0.REGSET = "RESET";
    defparam TEST_c_I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_14 (.D(timer_31__N_68[29]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[29]));
    defparam timer_31__I_14.REGSET = "RESET";
    defparam timer_31__I_14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_13 (.D(timer_31__N_68[30]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[30]));
    defparam timer_31__I_13.REGSET = "RESET";
    defparam timer_31__I_13.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_15 (.A0(GND_net), 
            .B0(timer[13]), .C0(VCC_net), .D0(n3511), .CI0(n3511), .A1(GND_net), 
            .B1(timer[14]), .C1(VCC_net), .D1(n5052), .CI1(n5052), .CO0(n5052), 
            .CO1(n3513), .S0(timer_31__N_68[13]), .S1(timer_31__N_68[14]));
    defparam sub_27_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@3(80[43],80[52])" *) FA2 sub_27_add_2_add_5_5 (.A0(GND_net), 
            .B0(timer[3]), .C0(VCC_net), .D0(n3501), .CI0(n3501), .A1(GND_net), 
            .B1(timer[4]), .C1(VCC_net), .D1(n5037), .CI1(n5037), .CO0(n5037), 
            .CO1(n3503), .S0(timer_31__N_68[3]), .S1(timer_31__N_68[4]));
    defparam sub_27_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_27_add_2_add_5_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_0 (.D(timer_31__N_68[31]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[31]));
    defparam timer_31__I_0.REGSET = "RESET";
    defparam timer_31__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ timer_31__I_42 (.D(timer_31__N_68[0]), 
            .SP(timer_0__N_155), .CK(clk_25MHz_c), .SR(timer_0__N_156), 
            .Q(timer[0]));
    defparam timer_31__I_42.REGSET = "RESET";
    defparam timer_31__I_42.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) IOL_B FSM_state_1__I_0 (.PADDI(GND_net_2), 
            .DO1(GND_net_2), .DO0(\FSM_state[1] ), .CE(clk_25MHz_c_enable_1), 
            .IOLTO(GND_net_2), .HOLD(GND_net_2), .INCLK(GND_net_2), .OUTCLK(clk_25MHz_c), 
            .PADDO(done_c));
    defparam FSM_state_1__I_0.LATCHIN = "LATCH_REG";
    defparam FSM_state_1__I_0.DDROUT = "NO";
    (* lut_function="(!(A))", lineinfo="@3(78[13],78[22])" *) LUT4 i437_1_lut (.A(\FSM_state[0] ), 
            .Z(FSM_state_1__N_65));
    defparam i437_1_lut.INIT = "0x5555";
    (* lineinfo="@3(46[17],69[24])" *) FA2 add_322_add_5_9 (.A0(GND_net), 
            .B0(rom_addr[7]), .C0(GND_net), .D0(n3489), .CI0(n3489), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n5082), .CI1(n5082), 
            .CO0(n5082), .S0(rom_addr_7__N_1[7]));
    defparam add_322_add_5_9.INIT0 = "0xc33c";
    defparam add_322_add_5_9.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=42, LSE_RCOL=10, LSE_LLINE=64, LSE_RLINE=74, lineinfo="@3(35[11],84[8])" *) FD1P3XZ rom_dout_8__I_0 (.D(\rom_dout[8] ), 
            .SP(SCCB_data_3__N_44), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(\SCCB_addr[0] ));
    defparam rom_dout_8__I_0.REGSET = "RESET";
    defparam rom_dout_8__I_0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_2));
    VLO i1 (.Z(GND_net_2));
    
endmodule

//
// Verilog Description of module OV7670_config_rom
//

module OV7670_config_rom (output \rom_dout[3] , input clk_25MHz_c, input [7:0]rom_addr, 
            output \rom_dout[4] , output n3430, output n3431, output \rom_dout[6] , 
            output \rom_dout[8] , output \rom_dout[9] , output \rom_dout[10] , 
            output \rom_dout[11] , output \rom_dout[12] , output \rom_dout[13] , 
            output \rom_dout[15] , output n1, output n1102, input \FSM_state[1] , 
            input \FSM_state[0] , input SCCB_ready, output SCCB_data_3__N_44, 
            output n3436);
    
    (* is_clock=1, lineinfo="@6(17[14],17[23])" *) wire clk_25MHz_c;
    
    wire rom_dout_3__N_34, n10, rom_dout_9__N_30, rom_dout_8__N_31, 
        rom_dout_6__N_32, rom_dout_4__N_33, rom_dout_10__N_29, rom_dout_11__N_28, 
        rom_dout_12__N_27, rom_dout_13__N_26, rom_dout_15__N_25, n10_adj_316, 
        n14, VCC_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_4__I_0_2 (.D(rom_dout_4__N_33), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[4] ));
    defparam rom_dout_4__I_0_2.REGSET = "SET";
    defparam rom_dout_4__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (D)+!B !(C (D))))", lineinfo="@4(30[5],109[12])" *) LUT4 i1_4_lut (.A(n10), 
            .B(rom_addr[2]), .C(rom_addr[1]), .D(rom_addr[0]), .Z(rom_dout_9__N_30));
    defparam i1_4_lut.INIT = "0xefbb";
    (* lut_function="(A+(B (C (D))+!B (C+!(D))))", lineinfo="@4(30[5],109[12])" *) LUT4 i1_4_lut_adj_82 (.A(n10), 
            .B(rom_addr[2]), .C(rom_addr[0]), .D(rom_addr[1]), .Z(rom_dout_8__N_31));
    defparam i1_4_lut_adj_82.INIT = "0xfabb";
    (* lut_function="(A+(B (C)+!B !(C)))", lineinfo="@4(30[5],109[12])" *) LUT4 i1_3_lut (.A(n10), 
            .B(rom_addr[1]), .C(rom_addr[2]), .Z(rom_dout_6__N_32));
    defparam i1_3_lut.INIT = "0xebeb";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_6__I_0_2 (.D(rom_dout_6__N_32), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[6] ));
    defparam rom_dout_6__I_0_2.REGSET = "SET";
    defparam rom_dout_6__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(30[5],109[12])" *) LUT4 i4_4_lut (.A(rom_addr[7]), 
            .B(rom_addr[5]), .C(rom_addr[6]), .D(rom_addr[4]), .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+!(B)))", lineinfo="@4(29[12],111[8])" *) LUT4 i1_2_lut (.A(\rom_dout[3] ), 
            .B(n3430), .Z(n3431));
    defparam i1_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_8__I_0_2 (.D(rom_dout_8__N_31), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[8] ));
    defparam rom_dout_8__I_0_2.REGSET = "SET";
    defparam rom_dout_8__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_9__I_0_2 (.D(rom_dout_9__N_30), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[9] ));
    defparam rom_dout_9__I_0_2.REGSET = "SET";
    defparam rom_dout_9__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_10__I_0_2 (.D(rom_dout_10__N_29), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[10] ));
    defparam rom_dout_10__I_0_2.REGSET = "SET";
    defparam rom_dout_10__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_11__I_0_2 (.D(rom_dout_11__N_28), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[11] ));
    defparam rom_dout_11__I_0_2.REGSET = "SET";
    defparam rom_dout_11__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_12__I_0_2 (.D(rom_dout_12__N_27), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[12] ));
    defparam rom_dout_12__I_0_2.REGSET = "SET";
    defparam rom_dout_12__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_13__I_0_2 (.D(rom_dout_13__N_26), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[13] ));
    defparam rom_dout_13__I_0_2.REGSET = "SET";
    defparam rom_dout_13__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_15__I_0_2 (.D(rom_dout_15__N_25), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[15] ));
    defparam rom_dout_15__I_0_2.REGSET = "SET";
    defparam rom_dout_15__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C (D)))+!A)", lineinfo="@4(30[5],109[12])" *) LUT4 i1_3_lut_4_lut (.A(rom_addr[1]), 
            .B(n10), .C(rom_addr[0]), .D(rom_addr[2]), .Z(rom_dout_11__N_28));
    defparam i1_3_lut_4_lut.INIT = "0xfddd";
    (* lut_function="((B+(C))+!A)", lineinfo="@4(30[5],109[12])" *) LUT4 i1_2_lut_3_lut (.A(rom_addr[1]), 
            .B(n10), .C(rom_addr[2]), .Z(rom_dout_10__N_29));
    defparam i1_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_83 (.A(\rom_dout[3] ), 
            .B(n3430), .Z(n1));
    defparam i1_2_lut_adj_83.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(29[12],111[8])" *) LUT4 i2_2_lut (.A(\rom_dout[8] ), 
            .B(\rom_dout[6] ), .Z(n10_adj_316));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))", lineinfo="@4(29[12],111[8])" *) LUT4 i6_4_lut (.A(\rom_dout[10] ), 
            .B(\rom_dout[11] ), .C(\rom_dout[13] ), .D(\rom_dout[4] ), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@4(29[12],111[8])" *) LUT4 i7_4_lut (.A(\rom_dout[9] ), 
            .B(n14), .C(n10_adj_316), .D(\rom_dout[12] ), .Z(n3430));
    defparam i7_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_84 (.A(\rom_dout[15] ), 
            .B(n3430), .Z(n1102));
    defparam i1_2_lut_adj_84.INIT = "0x8888";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i3_4_lut (.A(n1102), .B(\FSM_state[1] ), 
            .C(\FSM_state[0] ), .D(SCCB_ready), .Z(SCCB_data_3__N_44));
    defparam i3_4_lut.INIT = "0x1000";
    (* lut_function="(A+(B (C (D))+!B !(C+(D))))", lineinfo="@4(30[5],109[12])" *) LUT4 i1_4_lut_adj_85 (.A(n10), 
            .B(rom_addr[1]), .C(rom_addr[2]), .D(rom_addr[0]), .Z(rom_dout_3__N_34));
    defparam i1_4_lut_adj_85.INIT = "0xeaab";
    (* lut_function="(A (B (C+(D))+!B ((D)+!C))+!A ((D)+!C))", lineinfo="@4(30[5],109[12])" *) LUT4 i3222_3_lut_4_lut (.A(rom_addr[1]), 
            .B(rom_addr[0]), .C(rom_addr[2]), .D(n10), .Z(rom_dout_4__N_33));
    defparam i3222_3_lut_4_lut.INIT = "0xff87";
    (* lut_function="(A (B (C+(D))+!B (D))+!A ((D)+!C))", lineinfo="@4(30[5],109[12])" *) LUT4 i1_4_lut_4_lut (.A(rom_addr[1]), 
            .B(rom_addr[0]), .C(rom_addr[2]), .D(n10), .Z(rom_dout_15__N_25));
    defparam i1_4_lut_4_lut.INIT = "0xff85";
    (* lut_function="(A+(B (C (D))+!B (C+!(D))))", lineinfo="@4(30[5],109[12])" *) LUT4 i1_4_lut_adj_86 (.A(n10), 
            .B(rom_addr[1]), .C(rom_addr[0]), .D(rom_addr[2]), .Z(rom_dout_13__N_26));
    defparam i1_4_lut_adj_86.INIT = "0xfabb";
    (* lut_function="(A+(B+!(C)))", lineinfo="@4(30[5],109[12])" *) LUT4 i2_3_lut (.A(n10), 
            .B(rom_addr[0]), .C(rom_addr[2]), .Z(rom_dout_12__N_27));
    defparam i2_3_lut.INIT = "0xefef";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))", lineinfo="@6(23[17],23[25])" *) LUT4 i2407_4_lut_4_lut (.A(SCCB_ready), 
            .B(\rom_dout[3] ), .C(n3430), .D(\rom_dout[15] ), .Z(n3436));
    defparam i2407_4_lut_4_lut.INIT = "0x3aaa";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=10, LSE_LLINE=58, LSE_RLINE=62, lineinfo="@4(29[12],111[8])" *) FD1P3XZ rom_dout_3__I_0_2 (.D(rom_dout_3__N_34), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(rom_addr[3]), .Q(\rom_dout[3] ));
    defparam rom_dout_3__I_0_2.REGSET = "SET";
    defparam rom_dout_3__I_0_2.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module mypll
//

module mypll (input GND_net, input clk_c, input VCC_net, output clk_25MHz_c);
    
    (* is_clock=1, lineinfo="@6(7[16],7[19])" *) wire clk_c;
    (* is_clock=1, lineinfo="@6(17[14],17[23])" *) wire clk_25MHz_c;
    
    (* lineinfo="@2(35[41],48[26])" *) \mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            clk_c, VCC_net, clk_25MHz_c);
    
endmodule

//
// Verilog Description of module \mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input clk_c, input VCC_net, output clk_25MHz_c);
    
    (* is_clock=1, lineinfo="@6(7[16],7[19])" *) wire clk_c;
    (* is_clock=1, lineinfo="@6(17[14],17[23])" *) wire clk_25MHz_c;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=76, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@2(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(clk_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(clk_25MHz_c));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module SCCB_interface
//

module SCCB_interface (input GND_net, input VCC_net, input clk_25MHz_c, 
            output SCCB_SIOD_oe, input \SCCB_addr[0] , input \SCCB_data[3] , 
            output [3:0]FSM_state, output SCCB_ready, output \byte_counter[0] , 
            input TEST_c, output \byte_index[0] , input \SCCB_addr[1] , 
            input \SCCB_addr[2] , input \SCCB_addr[3] , input \SCCB_addr[4] , 
            input \SCCB_addr[5] , input \SCCB_addr[7] , input \SCCB_data[4] , 
            input \SCCB_data[6] , input byte_counter_0__N_279, input byte_index_0__N_306, 
            output n3998, output SCCB_SIOC_oe, output n8);
    
    (* is_clock=1, lineinfo="@6(17[14],17[23])" *) wire clk_25MHz_c;
    
    wire n3550, n5103;
    (* lineinfo="@5(62[16],62[21])" *) wire [31:0]timer;
    
    wire n3552;
    wire [31:0]timer_31__N_173;
    
    wire n3548, n5100;
    wire [31:0]timer_6__N_248;
    
    wire timer_0__N_265, SCCB_SIOD_oe_N_313, SCCB_SIOD_oe_N_314, latched_data_0__N_275;
    (* lineinfo="@5(63[15],63[30])" *) wire [7:0]latched_address;
    (* lineinfo="@5(64[15],64[27])" *) wire [7:0]latched_data;
    wire [3:0]FSM_state_0__N_163;
    
    wire FSM_state_0__N_164, SCCB_ready_N_309, SCCB_ready_N_310, n63, 
        timer_2__N_259, n3, timer_3__N_256, timer_4__N_253, timer_5__N_250, 
        timer_7__N_245, timer_2__N_260, timer_3__N_258, timer_8__N_242;
    (* lineinfo="@5(65[15],65[27])" *) wire [1:0]byte_counter;
    wire [7:0]tx_byte_0__N_294;
    
    wire n4149, n2609;
    (* lineinfo="@5(61[15],61[31])" *) wire [3:0]FSM_return_state;
    
    wire FSM_return_state_0__N_172, timer_20__N_208, FSM_state_2__N_160, 
        n3136, FSM_return_state_2__N_167, FSM_return_state_3__N_165, n3173;
    wire [1:0]byte_counter_1__N_276;
    (* lineinfo="@5(67[15],67[25])" *) wire [3:0]byte_index;
    wire [3:0]byte_index_3__N_297;
    wire [3:0]FSM_return_state_1__N_170;
    
    wire FSM_return_state_1__N_171, n4294, n7, n3150, tx_byte_1__N_292, 
        tx_byte_0__N_295;
    (* lineinfo="@5(66[15],66[22])" *) wire [7:0]tx_byte;
    
    wire tx_byte_2__N_290, tx_byte_3__N_288, tx_byte_4__N_286, tx_byte_5__N_284, 
        tx_byte_6__N_282, tx_byte_7__N_280, FSM_state_1__N_161, FSM_state_2__N_159, 
        FSM_state_3__N_157, byte_index_1__N_305;
    wire [31:0]n109;
    
    wire n2335, n3167, n38, n52, n56, n54, n55, n53, n50, 
        n58, n4347, n62, n49, FSM_return_state_2__N_169, n22, n4301, 
        n4314, n3546, n5097, n3544, n5094, n3542, n5091, n4317, 
        n3540, n5088, n3538, n5085, byte_index_1__N_304, byte_counter_1__N_277, 
        byte_counter_1__N_278, n14, timer_9__N_241, n5, SCCB_SIOC_oe_N_312, 
        n3536, n5067, timer_2__N_261, n3534, n5064, tx_byte_0__N_296, 
        SCCB_SIOC_oe_N_311, n3562, n5121, n3560, n5118, n3558, n5115, 
        n3532, n5061, n3556, n5112, n5028, n3554, n5109, n5106, 
        GND_net_2;
    
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_21 (.A0(GND_net), 
            .B0(timer[19]), .C0(VCC_net), .D0(n3550), .CI0(n3550), .A1(GND_net), 
            .B1(timer[20]), .C1(VCC_net), .D1(n5103), .CI1(n5103), .CO0(n5103), 
            .CO1(n3552), .S0(timer_31__N_173[19]), .S1(timer_31__N_173[20]));
    defparam sub_21_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_21.INIT1 = "0xc33c";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_19 (.A0(GND_net), 
            .B0(timer[17]), .C0(VCC_net), .D0(n3548), .CI0(n3548), .A1(GND_net), 
            .B1(timer[18]), .C1(VCC_net), .D1(n5100), .CI1(n5100), .CO0(n5100), 
            .CO1(n3550), .S0(timer_31__N_173[17]), .S1(timer_31__N_173[18]));
    defparam sub_21_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_SIOD_oe_I_0 (.D(SCCB_SIOD_oe_N_313), 
            .SP(SCCB_SIOD_oe_N_314), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(SCCB_SIOD_oe));
    defparam SCCB_SIOD_oe_I_0.REGSET = "RESET";
    defparam SCCB_SIOD_oe_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_addr_0__I_0 (.D(\SCCB_addr[0] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_address[0]));
    defparam SCCB_addr_0__I_0.REGSET = "RESET";
    defparam SCCB_addr_0__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_data_3__I_0 (.D(\SCCB_data[3] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_data[0]));
    defparam SCCB_data_3__I_0.REGSET = "RESET";
    defparam SCCB_data_3__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ FSM_state_0__I_0 (.D(FSM_state_0__N_163[0]), 
            .SP(FSM_state_0__N_164), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(FSM_state[0]));
    defparam FSM_state_0__I_0.REGSET = "RESET";
    defparam FSM_state_0__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_ready_I_0 (.D(SCCB_ready_N_309), 
            .SP(SCCB_ready_N_310), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(SCCB_ready));
    defparam SCCB_ready_I_0.REGSET = "RESET";
    defparam SCCB_ready_I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_6__I_65 (.D(timer_6__N_248[1]), 
            .SP(timer_0__N_265), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[1]));
    defparam timer_6__I_65.REGSET = "RESET";
    defparam timer_6__I_65.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))", lineinfo="@5(172[26],172[52])" *) LUT4 i2277_2_lut (.A(timer_31__N_173[2]), 
            .B(n63), .Z(timer_2__N_259));
    defparam i2277_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D)))+!A (B ((D)+!C)+!B !(C)))", lineinfo="@5(60[15],60[24])" *) LUT4 i2166_4_lut (.A(n3), 
            .B(timer_31__N_173[3]), .C(FSM_state[2]), .D(n63), .Z(timer_3__N_256));
    defparam i2166_4_lut.INIT = "0xc505";
    (* lut_function="(A (B))", lineinfo="@5(172[26],172[52])" *) LUT4 i2279_2_lut (.A(timer_31__N_173[4]), 
            .B(n63), .Z(timer_4__N_253));
    defparam i2279_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@5(172[26],172[52])" *) LUT4 i2280_2_lut (.A(timer_31__N_173[5]), 
            .B(n63), .Z(timer_5__N_250));
    defparam i2280_2_lut.INIT = "0x8888";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_24_Mux_7_i14_4_lut (.A(n3), 
            .B(timer_31__N_173[7]), .C(FSM_state[2]), .D(n63), .Z(timer_7__N_245));
    defparam mux_24_Mux_7_i14_4_lut.INIT = "0xca0a";
    (* lut_function="(!((B)+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i1934_2_lut (.A(timer_2__N_260), 
            .B(FSM_state[3]), .Z(timer_3__N_258));
    defparam i1934_2_lut.INIT = "0x2222";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_24_Mux_8_i14_4_lut (.A(n3), 
            .B(timer_31__N_173[8]), .C(FSM_state[2]), .D(n63), .Z(timer_8__N_242));
    defparam mux_24_Mux_8_i14_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B+!(C))+!A (B (C+!(D))+!B !(C+(D))))", lineinfo="@5(100[17],105[24])" *) LUT4 mux_11_Mux_6_i3_4_lut (.A(latched_address[6]), 
            .B(latched_data[6]), .C(byte_counter[1]), .D(\byte_counter[0] ), 
            .Z(tx_byte_0__N_294[6]));
    defparam mux_11_Mux_6_i3_4_lut.INIT = "0xcacf";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B ((D)+!C)+!B !(C)))", lineinfo="@5(60[15],60[24])" *) LUT4 i15_4_lut (.A(n4149), 
            .B(n2609), .C(FSM_state[0]), .D(FSM_return_state[0]), .Z(FSM_return_state_0__N_172));
    defparam i15_4_lut.INIT = "0xcf05";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_6__I_0 (.D(timer_6__N_248[6]), 
            .SP(timer_0__N_265), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[6]));
    defparam timer_6__I_0.REGSET = "RESET";
    defparam timer_6__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C (D)))+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i1951_4_lut (.A(timer_2__N_260), 
            .B(FSM_state[3]), .C(n63), .D(FSM_state[2]), .Z(timer_20__N_208));
    defparam i1951_4_lut.INIT = "0x2aaa";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut (.A(FSM_state_2__N_160), 
            .B(n3136), .C(FSM_state[3]), .D(FSM_state[0]), .Z(timer_2__N_260));
    defparam i1_4_lut.INIT = "0xaaa8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ FSM_return_state_1__I_0 (.D(FSM_return_state_1__N_170[1]), 
            .SP(FSM_return_state_1__N_171), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(FSM_return_state[1]));
    defparam FSM_return_state_1__I_0.REGSET = "RESET";
    defparam FSM_return_state_1__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(72[9],174[16])" *) LUT4 i1768_2_lut (.A(FSM_state[1]), 
            .B(FSM_state[2]), .Z(FSM_return_state_2__N_167));
    defparam i1768_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A !(C)))" *) LUT4 i18_4_lut (.A(FSM_state[1]), 
            .B(FSM_state[0]), .C(FSM_state[3]), .D(FSM_state[2]), .Z(FSM_return_state_3__N_165));
    defparam i18_4_lut.INIT = "0x7a70";
    (* lut_function="(!(A))", lineinfo="@5(77[17],85[20])" *) LUT4 i8_1_lut (.A(TEST_c), 
            .Z(SCCB_ready_N_309));
    defparam i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+!(B)))", lineinfo="@5(70[11],175[8])" *) LUT4 i1_2_lut (.A(FSM_state[0]), 
            .B(FSM_state[1]), .Z(n3173));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(98[33],98[49])" *) LUT4 i407_2_lut (.A(byte_counter[1]), 
            .B(\byte_counter[0] ), .Z(byte_counter_1__N_276[1]));
    defparam i407_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(132[31],132[45])" *) LUT4 i378_2_lut (.A(byte_index[1]), 
            .B(\byte_index[0] ), .Z(byte_index_3__N_297[1]));
    defparam i378_2_lut.INIT = "0x6666";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ FSM_return_state_3__I_0 (.D(FSM_return_state_3__N_165), 
            .SP(FSM_return_state_1__N_171), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(FSM_return_state[3]));
    defparam FSM_return_state_3__I_0.REGSET = "RESET";
    defparam FSM_return_state_3__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_69 (.A(TEST_c), .B(SCCB_ready_N_310), 
            .Z(FSM_state_0__N_164));
    defparam i1_2_lut_adj_69.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+(D)))+!A (B))", lineinfo="@5(60[15],60[24])" *) LUT4 i3065_4_lut (.A(FSM_return_state[0]), 
            .B(FSM_state[0]), .C(n63), .D(FSM_state[1]), .Z(n4294));
    defparam i3065_4_lut.INIT = "0xccce";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(60[15],60[24])" *) LUT4 i2122_4_lut (.A(n7), 
            .B(n4294), .C(FSM_state[3]), .D(n3173), .Z(n3150));
    defparam i2122_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C))+!A (B (C+!(D))+!B !(C+(D))))", lineinfo="@5(60[15],60[24])" *) LUT4 i2123_4_lut (.A(FSM_state[3]), 
            .B(n3150), .C(FSM_state[2]), .D(FSM_state[0]), .Z(FSM_state_0__N_163[0]));
    defparam i2123_4_lut.INIT = "0xc0c5";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ tx_byte_1__I_0 (.D(tx_byte_1__N_292), 
            .SP(tx_byte_0__N_295), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(tx_byte[1]));
    defparam tx_byte_1__I_0.REGSET = "RESET";
    defparam tx_byte_1__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ tx_byte_2__I_0 (.D(tx_byte_2__N_290), 
            .SP(tx_byte_0__N_295), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(tx_byte[2]));
    defparam tx_byte_2__I_0.REGSET = "RESET";
    defparam tx_byte_2__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ tx_byte_3__I_0 (.D(tx_byte_3__N_288), 
            .SP(tx_byte_0__N_295), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(tx_byte[3]));
    defparam tx_byte_3__I_0.REGSET = "RESET";
    defparam tx_byte_3__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ tx_byte_4__I_0 (.D(tx_byte_4__N_286), 
            .SP(tx_byte_0__N_295), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(tx_byte[4]));
    defparam tx_byte_4__I_0.REGSET = "RESET";
    defparam tx_byte_4__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ tx_byte_5__I_0 (.D(tx_byte_5__N_284), 
            .SP(tx_byte_0__N_295), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(tx_byte[5]));
    defparam tx_byte_5__I_0.REGSET = "RESET";
    defparam tx_byte_5__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ tx_byte_6__I_0 (.D(tx_byte_6__N_282), 
            .SP(tx_byte_0__N_295), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(tx_byte[6]));
    defparam tx_byte_6__I_0.REGSET = "RESET";
    defparam tx_byte_6__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ tx_byte_7__I_0 (.D(tx_byte_7__N_280), 
            .SP(tx_byte_0__N_295), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(tx_byte[7]));
    defparam tx_byte_7__I_0.REGSET = "RESET";
    defparam tx_byte_7__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_addr_1__I_0 (.D(\SCCB_addr[1] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_address[1]));
    defparam SCCB_addr_1__I_0.REGSET = "RESET";
    defparam SCCB_addr_1__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_addr_2__I_0 (.D(\SCCB_addr[2] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_address[2]));
    defparam SCCB_addr_2__I_0.REGSET = "RESET";
    defparam SCCB_addr_2__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_addr_3__I_0 (.D(\SCCB_addr[3] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_address[3]));
    defparam SCCB_addr_3__I_0.REGSET = "RESET";
    defparam SCCB_addr_3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_addr_4__I_0 (.D(\SCCB_addr[4] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_address[4]));
    defparam SCCB_addr_4__I_0.REGSET = "RESET";
    defparam SCCB_addr_4__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_addr_5__I_0 (.D(\SCCB_addr[5] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_address[5]));
    defparam SCCB_addr_5__I_0.REGSET = "RESET";
    defparam SCCB_addr_5__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_addr_7__I_0 (.D(\SCCB_addr[7] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_address[6]));
    defparam SCCB_addr_7__I_0.REGSET = "RESET";
    defparam SCCB_addr_7__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_data_4__I_0 (.D(\SCCB_data[4] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_data[4]));
    defparam SCCB_data_4__I_0.REGSET = "RESET";
    defparam SCCB_data_4__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ SCCB_data_6__I_0 (.D(\SCCB_data[6] ), 
            .SP(latched_data_0__N_275), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(latched_data[6]));
    defparam SCCB_data_6__I_0.REGSET = "RESET";
    defparam SCCB_data_6__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ FSM_state_1__I_0_2 (.D(FSM_state_1__N_161), 
            .SP(FSM_state_0__N_164), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(FSM_state[1]));
    defparam FSM_state_1__I_0_2.REGSET = "RESET";
    defparam FSM_state_1__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ FSM_state_2__I_0 (.D(FSM_state_2__N_159), 
            .SP(FSM_state_2__N_160), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(FSM_state[2]));
    defparam FSM_state_2__I_0.REGSET = "RESET";
    defparam FSM_state_2__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ FSM_state_3__I_0 (.D(FSM_state_3__N_157), 
            .SP(FSM_state_2__N_160), .CK(clk_25MHz_c), .SR(GND_net_2), 
            .Q(FSM_state[3]));
    defparam FSM_state_3__I_0.REGSET = "RESET";
    defparam FSM_state_3__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ byte_index_3__I_0 (.D(byte_index_3__N_297[3]), 
            .SP(byte_index_1__N_304), .CK(clk_25MHz_c), .SR(byte_index_1__N_305), 
            .Q(byte_index[3]));
    defparam byte_index_3__I_0.REGSET = "RESET";
    defparam byte_index_3__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B ((D)+!C)+!B !(D))+!A (B ((D)+!C)+!B !((D)+!C))))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_25_Mux_1_i15_4_lut (.A(FSM_state[2]), 
            .B(FSM_state[1]), .C(FSM_state[3]), .D(FSM_state[0]), .Z(FSM_return_state_1__N_170[1]));
    defparam mux_25_Mux_1_i15_4_lut.INIT = "0x33c1";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i3213_3_lut (.A(FSM_state[3]), 
            .B(FSM_state[2]), .C(FSM_state[0]), .Z(byte_index_1__N_305));
    defparam i3213_3_lut.INIT = "0x0101";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_3_lut (.A(byte_index_1__N_305), 
            .B(FSM_state[1]), .C(TEST_c), .Z(latched_data_0__N_275));
    defparam i2_3_lut.INIT = "0x2020";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@5(119[28],119[45])" *) LUT4 i3_4_lut (.A(\byte_index[0] ), 
            .B(byte_index[2]), .C(byte_index[1]), .D(byte_index[3]), .Z(n7));
    defparam i3_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A+!(B)))", lineinfo="@5(119[28],119[63])" *) LUT4 i2240_2_lut (.A(tx_byte[7]), 
            .B(n7), .Z(n109[0]));
    defparam i2240_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B+!(C+!(D)))+!A !(B+(C))))" *) LUT4 i20_4_lut (.A(FSM_state[2]), 
            .B(FSM_state[3]), .C(FSM_state[0]), .D(FSM_state[1]), .Z(FSM_return_state_1__N_171));
    defparam i20_4_lut.INIT = "0x7476";
    (* lut_function="(!(A (B (C))+!A (B (C+(D))+!B !(C+!(D)))))" *) LUT4 i14_4_lut (.A(n109[0]), 
            .B(FSM_state[1]), .C(FSM_state[3]), .D(FSM_state[2]), .Z(SCCB_SIOD_oe_N_313));
    defparam i14_4_lut.INIT = "0x3a3f";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_70 (.A(FSM_state[1]), 
            .B(FSM_state[2]), .Z(n2335));
    defparam i1_2_lut_adj_70.INIT = "0xbbbb";
    (* lut_function="(!((B)+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i1_2_lut_adj_71 (.A(FSM_state[0]), 
            .B(FSM_state[1]), .Z(n3167));
    defparam i1_2_lut_adj_71.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@5(171[30],171[42])" *) LUT4 i6_2_lut (.A(timer[9]), 
            .B(timer[12]), .Z(n38));
    defparam i6_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i20_4_lut_adj_72 (.A(timer[17]), 
            .B(timer[1]), .C(timer[24]), .D(timer[4]), .Z(n52));
    defparam i20_4_lut_adj_72.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i24_4_lut (.A(timer[29]), 
            .B(timer[3]), .C(timer[13]), .D(timer[31]), .Z(n56));
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i22_4_lut (.A(timer[19]), 
            .B(timer[5]), .C(timer[22]), .D(timer[6]), .Z(n54));
    defparam i22_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i23_4_lut (.A(timer[10]), 
            .B(timer[15]), .C(timer[20]), .D(timer[23]), .Z(n55));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i21_4_lut (.A(timer[27]), 
            .B(timer[7]), .C(timer[30]), .D(timer[14]), .Z(n53));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i18_4_lut_adj_73 (.A(timer[8]), 
            .B(timer[11]), .C(timer[16]), .D(timer[21]), .Z(n50));
    defparam i18_4_lut_adj_73.INIT = "0xfffe";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (D)+!B (C+!(D)))))" *) LUT4 i26_4_lut (.A(FSM_state[0]), 
            .B(FSM_state[3]), .C(FSM_state[1]), .D(FSM_state[2]), .Z(SCCB_SIOD_oe_N_314));
    defparam i26_4_lut.INIT = "0x0146";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i26_4_lut_adj_74 (.A(timer[25]), 
            .B(n52), .C(n38), .D(timer[26]), .Z(n58));
    defparam i26_4_lut_adj_74.INIT = "0xfffe";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A (B (C))))", lineinfo="@5(70[11],175[8])" *) LUT4 i24_4_lut_adj_75 (.A(n2335), 
            .B(n4347), .C(FSM_state[3]), .D(FSM_state[0]), .Z(FSM_state_3__N_157));
    defparam i24_4_lut_adj_75.INIT = "0x3f35";
    (* lut_function="(A (B))", lineinfo="@5(72[9],174[16])" *) LUT4 i1849_2_lut (.A(FSM_state[2]), 
            .B(FSM_state[3]), .Z(n2609));
    defparam i1849_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i30_4_lut (.A(n53), 
            .B(n55), .C(n54), .D(n56), .Z(n62));
    defparam i30_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i17_4_lut (.A(timer[0]), 
            .B(timer[18]), .C(timer[28]), .D(timer[2]), .Z(n49));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(171[30],171[42])" *) LUT4 i31_4_lut (.A(n49), 
            .B(n62), .C(n58), .D(n50), .Z(n63));
    defparam i31_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i1_2_lut_adj_76 (.A(FSM_state[3]), 
            .B(FSM_state[2]), .Z(FSM_return_state_2__N_169));
    defparam i1_2_lut_adj_76.INIT = "0x2222";
    (* lut_function="(A (C)+!A !(B (C (D))))", lineinfo="@5(70[11],175[8])" *) LUT4 i37_4_lut (.A(FSM_state[2]), 
            .B(byte_counter[1]), .C(FSM_state[1]), .D(\byte_counter[0] ), 
            .Z(n22));
    defparam i37_4_lut.INIT = "0xb5f5";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i3062_2_lut_3_lut (.A(FSM_state[2]), 
            .B(n63), .C(FSM_return_state[3]), .Z(n4347));
    defparam i3062_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B))", lineinfo="@5(60[15],60[24])" *) LUT4 i3066_2_lut (.A(timer_31__N_173[0]), 
            .B(n63), .Z(n4301));
    defparam i3066_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@5(70[11],175[8])" *) LUT4 i1_4_lut_adj_77 (.A(FSM_state[2]), 
            .B(n3167), .C(n4301), .D(FSM_state[3]), .Z(timer_6__N_248[0]));
    defparam i1_4_lut_adj_77.INIT = "0xa088";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A (B (C))))", lineinfo="@5(70[11],175[8])" *) LUT4 i38_4_lut (.A(n22), 
            .B(n4314), .C(FSM_state[3]), .D(FSM_state[0]), .Z(FSM_state_2__N_159));
    defparam i38_4_lut.INIT = "0x3f35";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_17 (.A0(GND_net), 
            .B0(timer[15]), .C0(VCC_net), .D0(n3546), .CI0(n3546), .A1(GND_net), 
            .B1(timer[16]), .C1(VCC_net), .D1(n5097), .CI1(n5097), .CO0(n5097), 
            .CO1(n3548), .S0(timer_31__N_173[15]), .S1(timer_31__N_173[16]));
    defparam sub_21_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i3063_2_lut_3_lut (.A(FSM_state[2]), 
            .B(n63), .C(FSM_return_state[2]), .Z(n4314));
    defparam i3063_2_lut_3_lut.INIT = "0x0202";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_15 (.A0(GND_net), 
            .B0(timer[13]), .C0(VCC_net), .D0(n3544), .CI0(n3544), .A1(GND_net), 
            .B1(timer[14]), .C1(VCC_net), .D1(n5094), .CI1(n5094), .CO0(n5094), 
            .CO1(n3546), .S0(timer_31__N_173[13]), .S1(timer_31__N_173[14]));
    defparam sub_21_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_13 (.A0(GND_net), 
            .B0(timer[11]), .C0(VCC_net), .D0(n3542), .CI0(n3542), .A1(GND_net), 
            .B1(timer[12]), .C1(VCC_net), .D1(n5091), .CI1(n5091), .CO0(n5091), 
            .CO1(n3544), .S0(timer_31__N_173[11]), .S1(timer_31__N_173[12]));
    defparam sub_21_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))", lineinfo="@5(132[31],132[45])" *) LUT4 i385_2_lut_3_lut (.A(byte_index[1]), 
            .B(\byte_index[0] ), .C(byte_index[2]), .Z(byte_index_3__N_297[2]));
    defparam i385_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B+!(C+(D)))+!A (B))", lineinfo="@5(60[15],60[24])" *) LUT4 i3097_4_lut (.A(FSM_return_state[1]), 
            .B(FSM_state[1]), .C(FSM_state[0]), .D(n63), .Z(n4317));
    defparam i3097_4_lut.INIT = "0xccce";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_11 (.A0(GND_net), 
            .B0(timer[9]), .C0(VCC_net), .D0(n3540), .CI0(n3540), .A1(GND_net), 
            .B1(timer[10]), .C1(VCC_net), .D1(n5088), .CI1(n5088), .CO0(n5088), 
            .CO1(n3542), .S0(timer_31__N_173[9]), .S1(timer_31__N_173[10]));
    defparam sub_21_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_11.INIT1 = "0xc33c";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_9 (.A0(GND_net), 
            .B0(timer[7]), .C0(VCC_net), .D0(n3538), .CI0(n3538), .A1(GND_net), 
            .B1(timer[8]), .C1(VCC_net), .D1(n5085), .CI1(n5085), .CO0(n5085), 
            .CO1(n3540), .S0(timer_31__N_173[7]), .S1(timer_31__N_173[8]));
    defparam sub_21_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))", lineinfo="@5(60[15],60[24])" *) LUT4 i20_4_lut_adj_78 (.A(n3173), 
            .B(n4317), .C(FSM_state[3]), .D(FSM_state[2]), .Z(FSM_state_1__N_161));
    defparam i20_4_lut_adj_78.INIT = "0xca0a";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(100[17],105[24])" *) LUT4 mux_11_Mux_7_i3_4_lut (.A(latched_address[6]), 
            .B(latched_address[0]), .C(byte_counter[1]), .D(\byte_counter[0] ), 
            .Z(tx_byte_0__N_294[7]));
    defparam mux_11_Mux_7_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@5(132[31],132[45])" *) LUT4 i392_3_lut_4_lut (.A(byte_index[1]), 
            .B(\byte_index[0] ), .C(byte_index[2]), .D(byte_index[3]), 
            .Z(byte_index_3__N_297[3]));
    defparam i392_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_29_Mux_7_i7_3_lut (.A(tx_byte_0__N_294[7]), 
            .B(tx_byte[6]), .C(FSM_state[2]), .Z(tx_byte_7__N_280));
    defparam mux_29_Mux_7_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_29_Mux_6_i7_3_lut (.A(tx_byte_0__N_294[6]), 
            .B(tx_byte[5]), .C(FSM_state[2]), .Z(tx_byte_6__N_282));
    defparam mux_29_Mux_6_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(100[17],105[24])" *) LUT4 mux_11_Mux_5_i3_4_lut (.A(latched_address[5]), 
            .B(latched_address[6]), .C(byte_counter[1]), .D(\byte_counter[0] ), 
            .Z(tx_byte_0__N_294[5]));
    defparam mux_11_Mux_5_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_29_Mux_5_i7_3_lut (.A(tx_byte_0__N_294[5]), 
            .B(tx_byte[4]), .C(FSM_state[2]), .Z(tx_byte_5__N_284));
    defparam mux_29_Mux_5_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(100[17],105[24])" *) LUT4 mux_11_Mux_4_i3_4_lut (.A(latched_address[4]), 
            .B(latched_data[4]), .C(byte_counter[1]), .D(\byte_counter[0] ), 
            .Z(tx_byte_0__N_294[4]));
    defparam mux_11_Mux_4_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_29_Mux_4_i7_3_lut (.A(tx_byte_0__N_294[4]), 
            .B(tx_byte[3]), .C(FSM_state[2]), .Z(tx_byte_4__N_286));
    defparam mux_29_Mux_4_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(100[17],105[24])" *) LUT4 mux_11_Mux_3_i3_4_lut (.A(latched_address[3]), 
            .B(latched_data[0]), .C(byte_counter[1]), .D(\byte_counter[0] ), 
            .Z(tx_byte_0__N_294[3]));
    defparam mux_11_Mux_3_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_29_Mux_3_i7_3_lut (.A(tx_byte_0__N_294[3]), 
            .B(tx_byte[2]), .C(FSM_state[2]), .Z(tx_byte_3__N_288));
    defparam mux_29_Mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(100[17],105[24])" *) LUT4 mux_11_Mux_2_i3_4_lut (.A(latched_address[2]), 
            .B(latched_data[0]), .C(byte_counter[1]), .D(\byte_counter[0] ), 
            .Z(tx_byte_0__N_294[2]));
    defparam mux_11_Mux_2_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_29_Mux_2_i7_3_lut (.A(tx_byte_0__N_294[2]), 
            .B(tx_byte[1]), .C(FSM_state[2]), .Z(tx_byte_2__N_290));
    defparam mux_29_Mux_2_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C+!(D))+!B !(C+(D))))", lineinfo="@5(100[17],105[24])" *) LUT4 mux_11_Mux_1_i3_4_lut (.A(latched_address[1]), 
            .B(latched_data[0]), .C(byte_counter[1]), .D(\byte_counter[0] ), 
            .Z(tx_byte_0__N_294[1]));
    defparam mux_11_Mux_1_i3_4_lut.INIT = "0xcacf";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ byte_index_3__I_67 (.D(byte_index_3__N_297[2]), 
            .SP(byte_index_1__N_304), .CK(clk_25MHz_c), .SR(byte_index_1__N_305), 
            .Q(byte_index[2]));
    defparam byte_index_3__I_67.REGSET = "RESET";
    defparam byte_index_3__I_67.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ byte_index_3__I_68 (.D(byte_index_3__N_297[1]), 
            .SP(byte_index_1__N_304), .CK(clk_25MHz_c), .SR(byte_index_1__N_305), 
            .Q(byte_index[1]));
    defparam byte_index_3__I_68.REGSET = "RESET";
    defparam byte_index_3__I_68.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ byte_counter_1__I_0 (.D(byte_counter_1__N_276[1]), 
            .SP(byte_counter_1__N_277), .CK(clk_25MHz_c), .SR(byte_counter_1__N_278), 
            .Q(byte_counter[1]));
    defparam byte_counter_1__I_0.REGSET = "RESET";
    defparam byte_counter_1__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ FSM_return_state_2__I_0 (.D(FSM_return_state_2__N_167), 
            .SP(FSM_return_state_1__N_171), .CK(clk_25MHz_c), .SR(FSM_return_state_2__N_169), 
            .Q(FSM_return_state[2]));
    defparam FSM_return_state_2__I_0.REGSET = "RESET";
    defparam FSM_return_state_2__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_0 (.D(timer_31__N_173[31]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[31]));
    defparam timer_31__I_0.REGSET = "RESET";
    defparam timer_31__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_43 (.D(timer_31__N_173[30]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[30]));
    defparam timer_31__I_43.REGSET = "RESET";
    defparam timer_31__I_43.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_44 (.D(timer_31__N_173[29]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[29]));
    defparam timer_31__I_44.REGSET = "RESET";
    defparam timer_31__I_44.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_29_Mux_1_i7_3_lut (.A(tx_byte_0__N_294[1]), 
            .B(tx_byte[0]), .C(FSM_state[2]), .Z(tx_byte_1__N_292));
    defparam mux_29_Mux_1_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_24_Mux_6_i14_4_lut (.A(n3), 
            .B(timer_31__N_173[6]), .C(FSM_state[2]), .D(n63), .Z(n14));
    defparam mux_24_Mux_6_i14_4_lut.INIT = "0xca0a";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_45 (.D(timer_31__N_173[28]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[28]));
    defparam timer_31__I_45.REGSET = "RESET";
    defparam timer_31__I_45.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_46 (.D(timer_31__N_173[27]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[27]));
    defparam timer_31__I_46.REGSET = "RESET";
    defparam timer_31__I_46.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_47 (.D(timer_31__N_173[26]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[26]));
    defparam timer_31__I_47.REGSET = "RESET";
    defparam timer_31__I_47.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_48 (.D(timer_31__N_173[25]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[25]));
    defparam timer_31__I_48.REGSET = "RESET";
    defparam timer_31__I_48.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(72[9],174[16])" *) LUT4 mux_24_Mux_6_i15_4_lut (.A(n3167), 
            .B(n14), .C(FSM_state[3]), .D(FSM_state[2]), .Z(timer_6__N_248[6]));
    defparam mux_24_Mux_6_i15_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_49 (.D(timer_31__N_173[24]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[24]));
    defparam timer_31__I_49.REGSET = "RESET";
    defparam timer_31__I_49.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_50 (.D(timer_31__N_173[23]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[23]));
    defparam timer_31__I_50.REGSET = "RESET";
    defparam timer_31__I_50.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_51 (.D(timer_31__N_173[22]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[22]));
    defparam timer_31__I_51.REGSET = "RESET";
    defparam timer_31__I_51.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_52 (.D(timer_31__N_173[21]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[21]));
    defparam timer_31__I_52.REGSET = "RESET";
    defparam timer_31__I_52.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_53 (.D(timer_31__N_173[20]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_20__N_208), 
            .Q(timer[20]));
    defparam timer_31__I_53.REGSET = "RESET";
    defparam timer_31__I_53.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_54 (.D(timer_31__N_173[19]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[19]));
    defparam timer_31__I_54.REGSET = "RESET";
    defparam timer_31__I_54.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_55 (.D(timer_31__N_173[18]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[18]));
    defparam timer_31__I_55.REGSET = "RESET";
    defparam timer_31__I_55.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i1_2_lut_adj_79 (.A(FSM_state[2]), 
            .B(FSM_state[1]), .Z(n3136));
    defparam i1_2_lut_adj_79.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_56 (.D(timer_31__N_173[17]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[17]));
    defparam timer_31__I_56.REGSET = "RESET";
    defparam timer_31__I_56.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_57 (.D(timer_31__N_173[16]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[16]));
    defparam timer_31__I_57.REGSET = "RESET";
    defparam timer_31__I_57.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_58 (.D(timer_31__N_173[15]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[15]));
    defparam timer_31__I_58.REGSET = "RESET";
    defparam timer_31__I_58.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_59 (.D(timer_31__N_173[14]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[14]));
    defparam timer_31__I_59.REGSET = "RESET";
    defparam timer_31__I_59.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2898_2_lut (.A(FSM_state[1]), .B(FSM_state[0]), 
            .Z(n3));
    defparam i2898_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ FSM_return_state_0__I_0 (.D(FSM_return_state_0__N_172), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(FSM_return_state[0]));
    defparam FSM_return_state_0__I_0.REGSET = "RESET";
    defparam FSM_return_state_0__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D)))+!A (B ((D)+!C)+!B !(C)))", lineinfo="@5(60[15],60[24])" *) LUT4 i9_4_lut (.A(n3), 
            .B(timer_31__N_173[1]), .C(FSM_state[2]), .D(n63), .Z(n5));
    defparam i9_4_lut.INIT = "0xc505";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ byte_counter_0__I_0 (.D(byte_counter_0__N_279), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(\byte_counter[0] ));
    defparam byte_counter_0__I_0.REGSET = "RESET";
    defparam byte_counter_0__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_60 (.D(timer_31__N_173[13]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[13]));
    defparam timer_31__I_60.REGSET = "RESET";
    defparam timer_31__I_60.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_61 (.D(timer_31__N_173[12]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[12]));
    defparam timer_31__I_61.REGSET = "RESET";
    defparam timer_31__I_61.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_62 (.D(timer_31__N_173[11]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[11]));
    defparam timer_31__I_62.REGSET = "RESET";
    defparam timer_31__I_62.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ byte_index_0__I_0 (.D(byte_index_0__N_306), 
            .SP(VCC_net), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(\byte_index[0] ));
    defparam byte_index_0__I_0.REGSET = "RESET";
    defparam byte_index_0__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_63 (.D(timer_31__N_173[10]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[10]));
    defparam timer_31__I_63.REGSET = "RESET";
    defparam timer_31__I_63.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@5(60[15],60[24])" *) LUT4 i10_4_lut (.A(n3136), 
            .B(n5), .C(FSM_state[3]), .D(FSM_state[0]), .Z(timer_6__N_248[1]));
    defparam i10_4_lut.INIT = "0xc5ca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_31__I_64 (.D(timer_31__N_173[9]), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_9__N_241), 
            .Q(timer[9]));
    defparam timer_31__I_64.REGSET = "RESET";
    defparam timer_31__I_64.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_8__I_0 (.D(timer_8__N_242), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_3__N_258), 
            .Q(timer[8]));
    defparam timer_8__I_0.REGSET = "RESET";
    defparam timer_8__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_7__I_0 (.D(timer_7__N_245), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_3__N_258), 
            .Q(timer[7]));
    defparam timer_7__I_0.REGSET = "RESET";
    defparam timer_7__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i2_2_lut_4_lut (.A(FSM_state[3]), 
            .B(FSM_state[2]), .C(FSM_state[0]), .D(FSM_state[1]), .Z(SCCB_SIOC_oe_N_312));
    defparam i2_2_lut_4_lut.INIT = "0x0020";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_7 (.A0(GND_net), 
            .B0(timer[5]), .C0(VCC_net), .D0(n3536), .CI0(n3536), .A1(GND_net), 
            .B1(timer[6]), .C1(VCC_net), .D1(n5067), .CI1(n5067), .CO0(n5067), 
            .CO1(n3538), .S0(timer_31__N_173[5]), .S1(timer_31__N_173[6]));
    defparam sub_21_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_5__I_0 (.D(timer_5__N_250), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_2__N_261), 
            .Q(timer[5]));
    defparam timer_5__I_0.REGSET = "SET";
    defparam timer_5__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_4__I_0 (.D(timer_4__N_253), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_2__N_261), 
            .Q(timer[4]));
    defparam timer_4__I_0.REGSET = "SET";
    defparam timer_4__I_0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_5 (.A0(GND_net), 
            .B0(timer[3]), .C0(VCC_net), .D0(n3534), .CI0(n3534), .A1(GND_net), 
            .B1(timer[4]), .C1(VCC_net), .D1(n5064), .CI1(n5064), .CO0(n5064), 
            .CO1(n3536), .S0(timer_31__N_173[3]), .S1(timer_31__N_173[4]));
    defparam sub_21_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_3__I_0 (.D(timer_3__N_256), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_3__N_258), 
            .Q(timer[3]));
    defparam timer_3__I_0.REGSET = "SET";
    defparam timer_3__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_2__I_0 (.D(timer_2__N_259), 
            .SP(timer_2__N_260), .CK(clk_25MHz_c), .SR(timer_2__N_261), 
            .Q(timer[2]));
    defparam timer_2__I_0.REGSET = "SET";
    defparam timer_2__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ FSM_state_1__I_0 (.D(FSM_state[1]), 
            .SP(SCCB_SIOC_oe_N_311), .CK(clk_25MHz_c), .SR(SCCB_SIOC_oe_N_312), 
            .Q(SCCB_SIOC_oe));
    defparam FSM_state_1__I_0.REGSET = "RESET";
    defparam FSM_state_1__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_3_lut (.A(FSM_state[0]), 
            .B(FSM_state[1]), .C(FSM_state[3]), .Z(tx_byte_0__N_295));
    defparam i1_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(FSM_state[3]), 
            .B(FSM_state[0]), .C(FSM_state[2]), .D(FSM_state[1]), .Z(byte_index_1__N_304));
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x1101";
    (* lut_function="(!(A+!(B (C (D))+!B ((D)+!C))))" *) LUT4 i1_2_lut_4_lut_4_lut (.A(FSM_state[3]), 
            .B(FSM_state[0]), .C(FSM_state[2]), .D(FSM_state[1]), .Z(n3998));
    defparam i1_2_lut_4_lut_4_lut.INIT = "0x5101";
    (* lut_function="(!(A (C (D))+!A (B (C (D)))))" *) LUT4 i3216_2_lut_4_lut (.A(FSM_state[1]), 
            .B(FSM_state[0]), .C(FSM_state[2]), .D(FSM_state[3]), .Z(FSM_state_2__N_160));
    defparam i3216_2_lut_4_lut.INIT = "0x1fff";
    (* lut_function="(A (B))", lineinfo="@5(70[11],175[8])" *) LUT4 i1895_2_lut (.A(tx_byte_0__N_295), 
            .B(FSM_state[2]), .Z(tx_byte_0__N_296));
    defparam i1895_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(100[17],105[24])" *) LUT4 mux_11_Mux_0_i3_4_lut (.A(latched_address[0]), 
            .B(latched_data[0]), .C(byte_counter[1]), .D(\byte_counter[0] ), 
            .Z(tx_byte_0__N_294[0]));
    defparam mux_11_Mux_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C+(D)))+!A !(B (C+!(D))+!B (C))))" *) LUT4 i1_2_lut_4_lut (.A(FSM_state[3]), 
            .B(FSM_state[2]), .C(FSM_state[0]), .D(FSM_state[1]), .Z(timer_0__N_265));
    defparam i1_2_lut_4_lut.INIT = "0x727e";
    (* lut_function="(!((B (C)+!B (C (D)))+!A))" *) LUT4 i1_4_lut_adj_80 (.A(FSM_state[0]), 
            .B(FSM_state[1]), .C(FSM_state[3]), .D(FSM_state[2]), .Z(SCCB_SIOC_oe_N_311));
    defparam i1_4_lut_adj_80.INIT = "0x0a2a";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@5(72[9],174[16])" *) LUT4 i3220_3_lut_4_lut (.A(FSM_state[1]), 
            .B(FSM_state[0]), .C(FSM_state[2]), .D(FSM_state[3]), .Z(SCCB_ready_N_310));
    defparam i3220_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+!(B (C (D))+!B !(D))))" *) LUT4 i1_4_lut_4_lut (.A(FSM_state[2]), 
            .B(FSM_state[0]), .C(FSM_state[1]), .D(FSM_state[3]), .Z(byte_counter_1__N_277));
    defparam i1_4_lut_4_lut.INIT = "0x4011";
    (* lut_function="(!(A+!(B (C (D))+!B !(C+(D)))))", lineinfo="@5(70[11],175[8])" *) LUT4 i1_4_lut_4_lut_adj_81 (.A(FSM_state[2]), 
            .B(FSM_state[1]), .C(FSM_state[0]), .D(FSM_state[3]), .Z(byte_counter_1__N_278));
    defparam i1_4_lut_4_lut_adj_81.INIT = "0x4001";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ tx_byte_0__I_0 (.D(tx_byte_0__N_294[0]), 
            .SP(tx_byte_0__N_295), .CK(clk_25MHz_c), .SR(tx_byte_0__N_296), 
            .Q(tx_byte[0]));
    defparam tx_byte_0__I_0.REGSET = "RESET";
    defparam tx_byte_0__I_0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_33 (.A0(GND_net), 
            .B0(timer[31]), .C0(VCC_net), .D0(n3562), .CI0(n3562), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n5121), .CI1(n5121), .CO0(n5121), 
            .S0(timer_31__N_173[31]));
    defparam sub_21_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_33.INIT1 = "0xc33c";
    (* lut_function="(!((B (C (D)))+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i1938_3_lut_4_lut (.A(timer_2__N_260), 
            .B(n63), .C(FSM_state[2]), .D(FSM_state[3]), .Z(timer_9__N_241));
    defparam i1938_3_lut_4_lut.INIT = "0x2aaa";
    (* lut_function="(A (B+!(C))+!A (B (C)+!B !(C)))", lineinfo="@5(60[15],60[24])" *) LUT4 i12_3_lut_3_lut (.A(FSM_state[1]), 
            .B(FSM_state[2]), .C(FSM_state[3]), .Z(n4149));
    defparam i12_3_lut_3_lut.INIT = "0xcbcb";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_31 (.A0(GND_net), 
            .B0(timer[29]), .C0(VCC_net), .D0(n3560), .CI0(n3560), .A1(GND_net), 
            .B1(timer[30]), .C1(VCC_net), .D1(n5118), .CI1(n5118), .CO0(n5118), 
            .CO1(n3562), .S0(timer_31__N_173[29]), .S1(timer_31__N_173[30]));
    defparam sub_21_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_31.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A !(C))" *) LUT4 i21_4_lut_3_lut (.A(FSM_state[0]), 
            .B(FSM_state[1]), .C(FSM_state[3]), .Z(n8));
    defparam i21_4_lut_3_lut.INIT = "0x8d8d";
    (* lut_function="(!((B (C))+!A))", lineinfo="@5(70[11],175[8])" *) LUT4 i1933_2_lut_3_lut (.A(timer_2__N_260), 
            .B(FSM_state[2]), .C(FSM_state[3]), .Z(timer_2__N_261));
    defparam i1933_2_lut_3_lut.INIT = "0x2a2a";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_29 (.A0(GND_net), 
            .B0(timer[27]), .C0(VCC_net), .D0(n3558), .CI0(n3558), .A1(GND_net), 
            .B1(timer[28]), .C1(VCC_net), .D1(n5115), .CI1(n5115), .CO0(n5115), 
            .CO1(n3560), .S0(timer_31__N_173[27]), .S1(timer_31__N_173[28]));
    defparam sub_21_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_29.INIT1 = "0xc33c";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_3 (.A0(GND_net), 
            .B0(timer[1]), .C0(VCC_net), .D0(n3532), .CI0(n3532), .A1(GND_net), 
            .B1(timer[2]), .C1(VCC_net), .D1(n5061), .CI1(n5061), .CO0(n5061), 
            .CO1(n3534), .S0(timer_31__N_173[1]), .S1(timer_31__N_173[2]));
    defparam sub_21_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_27 (.A0(GND_net), 
            .B0(timer[25]), .C0(VCC_net), .D0(n3556), .CI0(n3556), .A1(GND_net), 
            .B1(timer[26]), .C1(VCC_net), .D1(n5112), .CI1(n5112), .CO0(n5112), 
            .CO1(n3558), .S0(timer_31__N_173[25]), .S1(timer_31__N_173[26]));
    defparam sub_21_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_27.INIT1 = "0xc33c";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(timer[0]), 
            .C1(VCC_net), .D1(n5028), .CI1(n5028), .CO0(n5028), .CO1(n3532), 
            .S1(timer_31__N_173[0]));
    defparam sub_21_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_1.INIT1 = "0xc33c";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_25 (.A0(GND_net), 
            .B0(timer[23]), .C0(VCC_net), .D0(n3554), .CI0(n3554), .A1(GND_net), 
            .B1(timer[24]), .C1(VCC_net), .D1(n5109), .CI1(n5109), .CO0(n5109), 
            .CO1(n3556), .S0(timer_31__N_173[23]), .S1(timer_31__N_173[24]));
    defparam sub_21_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_25.INIT1 = "0xc33c";
    (* lineinfo="@5(172[43],172[52])" *) FA2 sub_21_add_2_add_5_23 (.A0(GND_net), 
            .B0(timer[21]), .C0(VCC_net), .D0(n3552), .CI0(n3552), .A1(GND_net), 
            .B1(timer[22]), .C1(VCC_net), .D1(n5106), .CI1(n5106), .CO0(n5106), 
            .CO1(n3554), .S0(timer_31__N_173[21]), .S1(timer_31__N_173[22]));
    defparam sub_21_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_21_add_2_add_5_23.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=44, LSE_RCOL=10, LSE_LLINE=76, LSE_RLINE=84, lineinfo="@5(70[11],175[8])" *) FD1P3XZ timer_6__I_66 (.D(timer_6__N_248[0]), 
            .SP(timer_0__N_265), .CK(clk_25MHz_c), .SR(GND_net_2), .Q(timer[0]));
    defparam timer_6__I_66.REGSET = "RESET";
    defparam timer_6__I_66.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net_2));
    
endmodule
