Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:35:43 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.206        0.000                      0                16958        0.036        0.000                      0                16958        4.020        0.000                       0                  8286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.206        0.000                      0                16958        0.036        0.000                      0                16958        4.020        0.000                       0                  8286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.478ns (5.308%)  route 8.527ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.527     9.978    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y15         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.478ns (5.308%)  route 8.527ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.527     9.978    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y15         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.478ns (5.317%)  route 8.512ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.512     9.963    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y13         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y13         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y13         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.478ns (5.317%)  route 8.512ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.512     9.963    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y13         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y13         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y13         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.478ns (5.320%)  route 8.508ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.508     9.959    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y15         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.478ns (5.320%)  route 8.508ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.508     9.959    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y15         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.478ns (5.320%)  route 8.508ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.508     9.959    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X46Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y15         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_122_reg_9777_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_122_reg_9777_pp2_iter33_reg_reg[7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y32         FDRE                                         r  bd_0_i/hls_inst/inst/temp_122_reg_9777_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_122_reg_9777_reg[7]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/temp_122_reg_9777[7]
    SLICE_X36Y32         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_122_reg_9777_pp2_iter33_reg_reg[7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y32         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_122_reg_9777_pp2_iter33_reg_reg[7]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_122_reg_9777_pp2_iter33_reg_reg[7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_129_reg_9792_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_129_reg_9792_pp2_iter33_reg_reg[7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y23         FDRE                                         r  bd_0_i/hls_inst/inst/temp_129_reg_9792_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_129_reg_9792_reg[7]/Q
                         net (fo=1, routed)           0.100     0.651    bd_0_i/hls_inst/inst/temp_129_reg_9792[7]
    SLICE_X38Y22         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_129_reg_9792_pp2_iter33_reg_reg[7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y22         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_129_reg_9792_pp2_iter33_reg_reg[7]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_129_reg_9792_pp2_iter33_reg_reg[7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_105_reg_9732_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y15         FDRE                                         r  bd_0_i/hls_inst/inst/temp_105_reg_9732_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_105_reg_9732_reg[2]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/temp_105_reg_9732__0[2]
    SLICE_X58Y14         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y14         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[2]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X58Y14         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[2]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_109_reg_9742_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_109_reg_9742_pp2_iter33_reg_reg[6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y23         FDRE                                         r  bd_0_i/hls_inst/inst/temp_109_reg_9742_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_109_reg_9742_reg[6]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/temp_109_reg_9742__0[6]
    SLICE_X58Y22         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_109_reg_9742_pp2_iter33_reg_reg[6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y22         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_109_reg_9742_pp2_iter33_reg_reg[6]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X58Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_109_reg_9742_pp2_iter33_reg_reg[6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_107_reg_9342_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_107_reg_9342_pp2_iter33_reg_reg[5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/temp_107_reg_9342_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_107_reg_9342_reg[5]/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/inst/temp_107_reg_9342__0[5]
    SLICE_X58Y21         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_107_reg_9342_pp2_iter33_reg_reg[5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y21         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_107_reg_9342_pp2_iter33_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X58Y21         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_107_reg_9342_pp2_iter33_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_100_reg_9327_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_100_reg_9327_pp2_iter33_reg_reg[5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y11         FDRE                                         r  bd_0_i/hls_inst/inst/temp_100_reg_9327_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_100_reg_9327_reg[5]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/temp_100_reg_9327__0[5]
    SLICE_X54Y10         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_100_reg_9327_pp2_iter33_reg_reg[5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y10         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_100_reg_9327_pp2_iter33_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X54Y10         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_100_reg_9327_pp2_iter33_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_102_reg_9727_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_102_reg_9727_pp2_iter33_reg_reg[5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y13         FDRE                                         r  bd_0_i/hls_inst/inst/temp_102_reg_9727_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_102_reg_9727_reg[5]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/temp_102_reg_9727__0[5]
    SLICE_X54Y13         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_102_reg_9727_pp2_iter33_reg_reg[5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y13         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_102_reg_9727_pp2_iter33_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X54Y13         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_102_reg_9727_pp2_iter33_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_103_reg_9332_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_103_reg_9332_pp2_iter33_reg_reg[5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y16         FDRE                                         r  bd_0_i/hls_inst/inst/temp_103_reg_9332_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_103_reg_9332_reg[5]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/temp_103_reg_9332__0[5]
    SLICE_X54Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_103_reg_9332_pp2_iter33_reg_reg[5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_103_reg_9332_pp2_iter33_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X54Y15         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_103_reg_9332_pp2_iter33_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_105_reg_9732_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y16         FDRE                                         r  bd_0_i/hls_inst/inst/temp_105_reg_9732_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_105_reg_9732_reg[5]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/temp_105_reg_9732__0[5]
    SLICE_X46Y16         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y16         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y16         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_105_reg_9732_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y17         FDRE                                         r  bd_0_i/hls_inst/inst/temp_105_reg_9732_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_105_reg_9732_reg[7]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/temp_105_reg_9732[7]
    SLICE_X46Y17         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y17         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[7]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y17         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_105_reg_9732_pp2_iter33_reg_reg[7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y1   bd_0_i/hls_inst/inst/a_20_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y1   bd_0_i/hls_inst/inst/b_24_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y7   bd_0_i/hls_inst/inst/b_39_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y0   bd_0_i/hls_inst/inst/a_34_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y3   bd_0_i/hls_inst/inst/a_21_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y1   bd_0_i/hls_inst/inst/b_25_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y15  bd_0_i/hls_inst/inst/b_11_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   bd_0_i/hls_inst/inst/b_3_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y4   bd_0_i/hls_inst/inst/a_35_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y27  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter33_reg_reg[6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y25  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter33_reg_reg[7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y25  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[0]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y28  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[1]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y20  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[2]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y25  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[3]_srl28/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y38   bd_0_i/hls_inst/inst/temp_16_reg_9117_pp2_iter7_reg_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y38   bd_0_i/hls_inst/inst/temp_16_reg_9117_pp2_iter7_reg_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y38   bd_0_i/hls_inst/inst/temp_16_reg_9117_pp2_iter7_reg_reg[2]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y38   bd_0_i/hls_inst/inst/temp_16_reg_9117_pp2_iter7_reg_reg[3]_srl6/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y27  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter33_reg_reg[6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y27  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter33_reg_reg[6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y25  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter33_reg_reg[7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y25  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter33_reg_reg[7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y25  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[0]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y25  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[0]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y28  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[1]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y28  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[1]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y20  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[2]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y20  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter61_reg_reg[2]_srl28/CLK



