git clone --depth 1 --no-tags https://github.com/shashankgoud001/SEM5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539380481
git clone --depth 1 --no-tags https://github.com/dhillirajesh/Traffic-light-control-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539608267
git clone --depth 1 --no-tags https://github.com/LautaroVeliz/ArquitecturaDeComputadoras_TP1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539623694
git clone --depth 1 --no-tags https://github.com/Kowareta993/mig-ddr-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541132717
git clone --depth 1 --no-tags https://github.com/xuzhiqiaoniubi/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545539686
git clone --depth 1 --no-tags https://github.com/juanignava/Embebidos.Proyecto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542931165
git clone --depth 1 --no-tags https://github.com/vikas-4402/Elevator_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544291177
git clone --depth 1 --no-tags https://github.com/Shing227/boxing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545667394
git clone --depth 1 --no-tags https://github.com/jaden81699/CS-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543845229
git clone --depth 1 --no-tags https://github.com/REV623/logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543683862
git clone --depth 1 --no-tags https://github.com/Dawn-seagull/CA-Team-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544704140
git clone --depth 1 --no-tags https://github.com/LAVANYA-ramkumar/Design-of-Buck-Boost-Converter-using-esim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544764461
git clone --depth 1 --no-tags https://github.com/IObundle/iob-pcie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543337576
git clone --depth 1 --no-tags https://github.com/adityaraj543210/IEEE754_ADD_VER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543333330
git clone --depth 1 --no-tags https://github.com/mailmesalah/RISC16BitProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542088554
git clone --depth 1 --no-tags https://github.com/efabless/caravel_mgmt_soc_gf180mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545166594
git clone --depth 1 --no-tags https://github.com/fthbaskin/comporg_fthbaskin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541674508
git clone --depth 1 --no-tags https://github.com/robfinch/Memory-Cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541610514
git clone --depth 1 --no-tags https://github.com/aadithya-hrao/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544280011
git clone --depth 1 --no-tags https://github.com/mhdr3a/multicycle-stackbased-processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543729822
git clone --depth 1 --no-tags https://github.com/Netam1313/Synchronous_and_Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543631238
git clone --depth 1 --no-tags https://github.com/hankpgc/5-stage_MIPS-lite-pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543706830
git clone --depth 1 --no-tags https://github.com/Alexanderia-Mike/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543685236
git clone --depth 1 --no-tags https://github.com/haiyin0922/digital-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540472724
git clone --depth 1 --no-tags https://github.com/noemiabril/TSConf_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540162737
git clone --depth 1 --no-tags https://github.com/Abdo99-alt/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540274987
git clone --depth 1 --no-tags https://github.com/basaro/AIEDGE6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542522373
git clone --depth 1 --no-tags https://github.com/Pei-Hsin-Huang/pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543169224
git clone --depth 1 --no-tags https://github.com/Ashutosh-Rao/Mixed-Signal-FSM-Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543248060
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Controlling-WS2812b-Addressable-LEDs-using-ARTIX-A7-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543242752
git clone --depth 1 --no-tags https://github.com/justajoke-1211/SquareRoot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543992675
git clone --depth 1 --no-tags https://github.com/GoWest279/Xilinx_MPSoC_Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544684780
git clone --depth 1 --no-tags https://github.com/ItaloAugustoSC/Pratica-1-LAOC-Cache-e-Memoria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544042239
git clone --depth 1 --no-tags https://github.com/Mishrasuyash14/SQRT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543952993
git clone --depth 1 --no-tags https://github.com/pviscone/MEG_TRG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542464736
git clone --depth 1 --no-tags https://github.com/ahmed-khaled-saber/MIPS-Proccessor-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538917193
git clone --depth 1 --no-tags https://github.com/p-m-a-w/super-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539532611
git clone --depth 1 --no-tags https://github.com/mahmoudk07/AES-Encryption-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538293433
git clone --depth 1 --no-tags https://github.com/Nessmakandil/digital_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538491945
git clone --depth 1 --no-tags https://github.com/Virdhatchani/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541091976
git clone --depth 1 --no-tags https://github.com/KD-6712/Analysis-of-register-file-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540757582
git clone --depth 1 --no-tags https://github.com/b-gong/chess-nexys4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541498161
git clone --depth 1 --no-tags https://github.com/maha123m/ENCS2110-Digital-Electronics-and-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542210129
git clone --depth 1 --no-tags https://github.com/openpowerwtf/OpenROAD-Tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539982543
git clone --depth 1 --no-tags https://github.com/Pl4y3rOn3/Projeto-MIPS_Arquitetura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540091977
git clone --depth 1 --no-tags https://github.com/Balaji-200/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539554221
git clone --depth 1 --no-tags https://github.com/VanshitaGarg01/COA-Laboratory-CS39001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545048531
git clone --depth 1 --no-tags https://github.com/Apostle-lemon/scpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538065224
git clone --depth 1 --no-tags https://github.com/brinnerdt/HeLLO-CTF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538728871
git clone --depth 1 --no-tags https://github.com/jineeth-2002/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539009691
git clone --depth 1 --no-tags https://github.com/skyline9981/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539001488
git clone --depth 1 --no-tags https://github.com/nevikw39/LogicDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539911791
git clone --depth 1 --no-tags https://github.com/Barsha29/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539918393
git clone --depth 1 --no-tags https://github.com/AyushJam/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538167603
git clone --depth 1 --no-tags https://github.com/Nityanand310/Mixed_Signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543747887
git clone --depth 1 --no-tags https://github.com/llirrikk/APS_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544413589
git clone --depth 1 --no-tags https://github.com/ArmandoABD/lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543726090
git clone --depth 1 --no-tags https://github.com/mdaamirQ/Sine-Wave-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544033209
git clone --depth 1 --no-tags https://github.com/r4lv/test-sign-expert-octo-carnival.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544897701
git clone --depth 1 --no-tags https://github.com/kenkey101/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543195846
git clone --depth 1 --no-tags https://github.com/m4ury4p/sta_opentimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538839008
git clone --depth 1 --no-tags https://github.com/dnghia0305/verilogHDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538553794
git clone --depth 1 --no-tags https://github.com/LucasLombardiCastro/Pratica-Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539157632
git clone --depth 1 --no-tags https://github.com/EnesErcin/Single_Cycle_RISCV_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541970394
git clone --depth 1 --no-tags https://github.com/wanderingnail/ic_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541972504
git clone --depth 1 --no-tags https://github.com/ChipDesign/FAST_INTR_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542500402
git clone --depth 1 --no-tags https://github.com/grgy078033/2020-Experience-on-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542570631
git clone --depth 1 --no-tags https://github.com/vardhan100/Floating_point_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542576849
git clone --depth 1 --no-tags https://github.com/kapil924/Floating-Point-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542490101
git clone --depth 1 --no-tags https://github.com/ScottyB55/NCSUwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540940289
git clone --depth 1 --no-tags https://github.com/wang59695487/super_mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541048553
git clone --depth 1 --no-tags https://github.com/JenFuChen/NKUST_Digital_System_Design_110.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539874484
git clone --depth 1 --no-tags https://github.com/adityaraj543210/8_BIT_MUL_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543329758
git clone --depth 1 --no-tags https://github.com/chrispvasquez/HDL-Motion-Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543902790
git clone --depth 1 --no-tags https://github.com/pavanmathur/FFT-with-Random-Forest-for-Diagnosis-of-Rotating-Machinery-Faults.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544513336
git clone --depth 1 --no-tags https://github.com/amepila/debouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545267222
git clone --depth 1 --no-tags https://github.com/Simrankumari97/booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543640762
git clone --depth 1 --no-tags https://github.com/azimpour102/Hardware-Implementation-of-Artificial-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543543123
git clone --depth 1 --no-tags https://github.com/ft2063/MIPS-CPU-Components-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542780335
git clone --depth 1 --no-tags https://github.com/mauer4/FPGA-Selection-Sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542362833
git clone --depth 1 --no-tags https://github.com/azimpour102/ARM-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542602227
git clone --depth 1 --no-tags https://github.com/Mohamed-Sharaf/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545567186
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/C2S2-Module-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544128002
git clone --depth 1 --no-tags https://github.com/akashverma1011/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543972219
git clone --depth 1 --no-tags https://github.com/hrt014pocky/zarv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544311512
git clone --depth 1 --no-tags https://github.com/akashskyash007/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540315539
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_running_led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540095141
git clone --depth 1 --no-tags https://github.com/mudakirfazili/Mixed-Signal-Design-Hackathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544496774
git clone --depth 1 --no-tags https://github.com/ting9266/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543013253
git clone --depth 1 --no-tags https://github.com/mailmesalah/ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541851657
git clone --depth 1 --no-tags https://github.com/Adhi-cyber/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541406019
git clone --depth 1 --no-tags https://github.com/avermag/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541565780
git clone --depth 1 --no-tags https://github.com/q86865511/Pipelined-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541178048
git clone --depth 1 --no-tags https://github.com/Pranavi-2001/Pulse-width-modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538294621
git clone --depth 1 --no-tags https://github.com/Sharjeelimtiaz27/Single-Cycle-RISC-V-RV32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539487533
git clone --depth 1 --no-tags https://github.com/TylerTTX/Test_Repo_Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538650605
