/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SD */
.set SD_Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SD_Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SD_Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SD_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set SD_Clock_1__INDEX, 0x01
.set SD_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SD_Clock_1__PM_ACT_MSK, 0x02
.set SD_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SD_Clock_1__PM_STBY_MSK, 0x02
.set SD_miso0__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set SD_miso0__0__MASK, 0x40
.set SD_miso0__0__PC, CYREG_PRT3_PC6
.set SD_miso0__0__PORT, 3
.set SD_miso0__0__SHIFT, 6
.set SD_miso0__AG, CYREG_PRT3_AG
.set SD_miso0__AMUX, CYREG_PRT3_AMUX
.set SD_miso0__BIE, CYREG_PRT3_BIE
.set SD_miso0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SD_miso0__BYP, CYREG_PRT3_BYP
.set SD_miso0__CTL, CYREG_PRT3_CTL
.set SD_miso0__DM0, CYREG_PRT3_DM0
.set SD_miso0__DM1, CYREG_PRT3_DM1
.set SD_miso0__DM2, CYREG_PRT3_DM2
.set SD_miso0__DR, CYREG_PRT3_DR
.set SD_miso0__INP_DIS, CYREG_PRT3_INP_DIS
.set SD_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SD_miso0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SD_miso0__LCD_EN, CYREG_PRT3_LCD_EN
.set SD_miso0__MASK, 0x40
.set SD_miso0__PORT, 3
.set SD_miso0__PRT, CYREG_PRT3_PRT
.set SD_miso0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SD_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SD_miso0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SD_miso0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SD_miso0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SD_miso0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SD_miso0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SD_miso0__PS, CYREG_PRT3_PS
.set SD_miso0__SHIFT, 6
.set SD_miso0__SLW, CYREG_PRT3_SLW
.set SD_mosi0__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set SD_mosi0__0__MASK, 0x40
.set SD_mosi0__0__PC, CYREG_PRT0_PC6
.set SD_mosi0__0__PORT, 0
.set SD_mosi0__0__SHIFT, 6
.set SD_mosi0__AG, CYREG_PRT0_AG
.set SD_mosi0__AMUX, CYREG_PRT0_AMUX
.set SD_mosi0__BIE, CYREG_PRT0_BIE
.set SD_mosi0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SD_mosi0__BYP, CYREG_PRT0_BYP
.set SD_mosi0__CTL, CYREG_PRT0_CTL
.set SD_mosi0__DM0, CYREG_PRT0_DM0
.set SD_mosi0__DM1, CYREG_PRT0_DM1
.set SD_mosi0__DM2, CYREG_PRT0_DM2
.set SD_mosi0__DR, CYREG_PRT0_DR
.set SD_mosi0__INP_DIS, CYREG_PRT0_INP_DIS
.set SD_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SD_mosi0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SD_mosi0__LCD_EN, CYREG_PRT0_LCD_EN
.set SD_mosi0__MASK, 0x40
.set SD_mosi0__PORT, 0
.set SD_mosi0__PRT, CYREG_PRT0_PRT
.set SD_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SD_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SD_mosi0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SD_mosi0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SD_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SD_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SD_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SD_mosi0__PS, CYREG_PRT0_PS
.set SD_mosi0__SHIFT, 6
.set SD_mosi0__SLW, CYREG_PRT0_SLW
.set SD_sclk0__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set SD_sclk0__0__MASK, 0x04
.set SD_sclk0__0__PC, CYREG_IO_PC_PRT15_PC2
.set SD_sclk0__0__PORT, 15
.set SD_sclk0__0__SHIFT, 2
.set SD_sclk0__AG, CYREG_PRT15_AG
.set SD_sclk0__AMUX, CYREG_PRT15_AMUX
.set SD_sclk0__BIE, CYREG_PRT15_BIE
.set SD_sclk0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SD_sclk0__BYP, CYREG_PRT15_BYP
.set SD_sclk0__CTL, CYREG_PRT15_CTL
.set SD_sclk0__DM0, CYREG_PRT15_DM0
.set SD_sclk0__DM1, CYREG_PRT15_DM1
.set SD_sclk0__DM2, CYREG_PRT15_DM2
.set SD_sclk0__DR, CYREG_PRT15_DR
.set SD_sclk0__INP_DIS, CYREG_PRT15_INP_DIS
.set SD_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SD_sclk0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SD_sclk0__LCD_EN, CYREG_PRT15_LCD_EN
.set SD_sclk0__MASK, 0x04
.set SD_sclk0__PORT, 15
.set SD_sclk0__PRT, CYREG_PRT15_PRT
.set SD_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SD_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SD_sclk0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SD_sclk0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SD_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SD_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SD_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SD_sclk0__PS, CYREG_PRT15_PS
.set SD_sclk0__SHIFT, 2
.set SD_sclk0__SLW, CYREG_PRT15_SLW
.set SD_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SD_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set SD_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set SD_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set SD_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set SD_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set SD_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set SD_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set SD_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set SD_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SD_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set SD_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set SD_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set SD_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set SD_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SD_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SD_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set SD_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SD_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SD_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set SD_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SD_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SD_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SD_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set SD_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set SD_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set SD_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SD_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SD_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set SD_SPI0_BSPIM_RxStsReg__4__POS, 4
.set SD_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set SD_SPI0_BSPIM_RxStsReg__5__POS, 5
.set SD_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set SD_SPI0_BSPIM_RxStsReg__6__POS, 6
.set SD_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set SD_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB00_MSK
.set SD_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SD_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB00_ST
.set SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set SD_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set SD_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB01_A0
.set SD_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB01_A1
.set SD_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set SD_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB01_D0
.set SD_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB01_D1
.set SD_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SD_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set SD_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB01_F0
.set SD_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB01_F1
.set SD_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set SD_SPI0_BSPIM_TxStsReg__0__POS, 0
.set SD_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set SD_SPI0_BSPIM_TxStsReg__1__POS, 1
.set SD_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SD_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SD_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set SD_SPI0_BSPIM_TxStsReg__2__POS, 2
.set SD_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set SD_SPI0_BSPIM_TxStsReg__3__POS, 3
.set SD_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set SD_SPI0_BSPIM_TxStsReg__4__POS, 4
.set SD_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set SD_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set SD_SPI0_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SD_SPI0_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SD_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SD_SPI0_BSPIM_TxStsReg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set SD_SPI0_BSPIM_TxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set SD_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set SD_SPI0_CS__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set SD_SPI0_CS__0__MASK, 0x08
.set SD_SPI0_CS__0__PC, CYREG_IO_PC_PRT15_PC3
.set SD_SPI0_CS__0__PORT, 15
.set SD_SPI0_CS__0__SHIFT, 3
.set SD_SPI0_CS__AG, CYREG_PRT15_AG
.set SD_SPI0_CS__AMUX, CYREG_PRT15_AMUX
.set SD_SPI0_CS__BIE, CYREG_PRT15_BIE
.set SD_SPI0_CS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SD_SPI0_CS__BYP, CYREG_PRT15_BYP
.set SD_SPI0_CS__CTL, CYREG_PRT15_CTL
.set SD_SPI0_CS__DM0, CYREG_PRT15_DM0
.set SD_SPI0_CS__DM1, CYREG_PRT15_DM1
.set SD_SPI0_CS__DM2, CYREG_PRT15_DM2
.set SD_SPI0_CS__DR, CYREG_PRT15_DR
.set SD_SPI0_CS__INP_DIS, CYREG_PRT15_INP_DIS
.set SD_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SD_SPI0_CS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SD_SPI0_CS__LCD_EN, CYREG_PRT15_LCD_EN
.set SD_SPI0_CS__MASK, 0x08
.set SD_SPI0_CS__PORT, 15
.set SD_SPI0_CS__PRT, CYREG_PRT15_PRT
.set SD_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SD_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SD_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SD_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SD_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SD_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SD_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SD_SPI0_CS__PS, CYREG_PRT15_PS
.set SD_SPI0_CS__SHIFT, 3
.set SD_SPI0_CS__SLW, CYREG_PRT15_SLW

/* CS_RTC */
.set CS_RTC__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set CS_RTC__0__MASK, 0x10
.set CS_RTC__0__PC, CYREG_IO_PC_PRT15_PC4
.set CS_RTC__0__PORT, 15
.set CS_RTC__0__SHIFT, 4
.set CS_RTC__AG, CYREG_PRT15_AG
.set CS_RTC__AMUX, CYREG_PRT15_AMUX
.set CS_RTC__BIE, CYREG_PRT15_BIE
.set CS_RTC__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CS_RTC__BYP, CYREG_PRT15_BYP
.set CS_RTC__CTL, CYREG_PRT15_CTL
.set CS_RTC__DM0, CYREG_PRT15_DM0
.set CS_RTC__DM1, CYREG_PRT15_DM1
.set CS_RTC__DM2, CYREG_PRT15_DM2
.set CS_RTC__DR, CYREG_PRT15_DR
.set CS_RTC__INP_DIS, CYREG_PRT15_INP_DIS
.set CS_RTC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CS_RTC__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CS_RTC__LCD_EN, CYREG_PRT15_LCD_EN
.set CS_RTC__MASK, 0x10
.set CS_RTC__PORT, 15
.set CS_RTC__PRT, CYREG_PRT15_PRT
.set CS_RTC__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CS_RTC__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CS_RTC__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CS_RTC__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CS_RTC__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CS_RTC__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CS_RTC__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CS_RTC__PS, CYREG_PRT15_PS
.set CS_RTC__SHIFT, 4
.set CS_RTC__SLW, CYREG_PRT15_SLW

/* CLK_RTC */
.set CLK_RTC__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set CLK_RTC__0__MASK, 0x20
.set CLK_RTC__0__PC, CYREG_IO_PC_PRT15_PC5
.set CLK_RTC__0__PORT, 15
.set CLK_RTC__0__SHIFT, 5
.set CLK_RTC__AG, CYREG_PRT15_AG
.set CLK_RTC__AMUX, CYREG_PRT15_AMUX
.set CLK_RTC__BIE, CYREG_PRT15_BIE
.set CLK_RTC__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CLK_RTC__BYP, CYREG_PRT15_BYP
.set CLK_RTC__CTL, CYREG_PRT15_CTL
.set CLK_RTC__DM0, CYREG_PRT15_DM0
.set CLK_RTC__DM1, CYREG_PRT15_DM1
.set CLK_RTC__DM2, CYREG_PRT15_DM2
.set CLK_RTC__DR, CYREG_PRT15_DR
.set CLK_RTC__INP_DIS, CYREG_PRT15_INP_DIS
.set CLK_RTC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CLK_RTC__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CLK_RTC__LCD_EN, CYREG_PRT15_LCD_EN
.set CLK_RTC__MASK, 0x20
.set CLK_RTC__PORT, 15
.set CLK_RTC__PRT, CYREG_PRT15_PRT
.set CLK_RTC__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CLK_RTC__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CLK_RTC__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CLK_RTC__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CLK_RTC__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CLK_RTC__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CLK_RTC__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CLK_RTC__PS, CYREG_PRT15_PS
.set CLK_RTC__SHIFT, 5
.set CLK_RTC__SLW, CYREG_PRT15_SLW

/* LED_RED */
.set LED_RED__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LED_RED__0__MASK, 0x01
.set LED_RED__0__PC, CYREG_PRT12_PC0
.set LED_RED__0__PORT, 12
.set LED_RED__0__SHIFT, 0
.set LED_RED__AG, CYREG_PRT12_AG
.set LED_RED__BIE, CYREG_PRT12_BIE
.set LED_RED__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_RED__BYP, CYREG_PRT12_BYP
.set LED_RED__DM0, CYREG_PRT12_DM0
.set LED_RED__DM1, CYREG_PRT12_DM1
.set LED_RED__DM2, CYREG_PRT12_DM2
.set LED_RED__DR, CYREG_PRT12_DR
.set LED_RED__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_RED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED_RED__MASK, 0x01
.set LED_RED__PORT, 12
.set LED_RED__PRT, CYREG_PRT12_PRT
.set LED_RED__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_RED__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_RED__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_RED__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_RED__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_RED__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_RED__PS, CYREG_PRT12_PS
.set LED_RED__SHIFT, 0
.set LED_RED__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_RED__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_RED__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_RED__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_RED__SLW, CYREG_PRT12_SLW

/* LED_CTRL */
.set LED_CTRL_Sync_ctrl_reg__0__MASK, 0x01
.set LED_CTRL_Sync_ctrl_reg__0__POS, 0
.set LED_CTRL_Sync_ctrl_reg__1__MASK, 0x02
.set LED_CTRL_Sync_ctrl_reg__1__POS, 1
.set LED_CTRL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set LED_CTRL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set LED_CTRL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set LED_CTRL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set LED_CTRL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set LED_CTRL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set LED_CTRL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set LED_CTRL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set LED_CTRL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set LED_CTRL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set LED_CTRL_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set LED_CTRL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set LED_CTRL_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set LED_CTRL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set LED_CTRL_Sync_ctrl_reg__MASK, 0x03
.set LED_CTRL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set LED_CTRL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set LED_CTRL_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* MISO_RTC */
.set MISO_RTC__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set MISO_RTC__0__MASK, 0x04
.set MISO_RTC__0__PC, CYREG_PRT12_PC2
.set MISO_RTC__0__PORT, 12
.set MISO_RTC__0__SHIFT, 2
.set MISO_RTC__AG, CYREG_PRT12_AG
.set MISO_RTC__BIE, CYREG_PRT12_BIE
.set MISO_RTC__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MISO_RTC__BYP, CYREG_PRT12_BYP
.set MISO_RTC__DM0, CYREG_PRT12_DM0
.set MISO_RTC__DM1, CYREG_PRT12_DM1
.set MISO_RTC__DM2, CYREG_PRT12_DM2
.set MISO_RTC__DR, CYREG_PRT12_DR
.set MISO_RTC__INP_DIS, CYREG_PRT12_INP_DIS
.set MISO_RTC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MISO_RTC__MASK, 0x04
.set MISO_RTC__PORT, 12
.set MISO_RTC__PRT, CYREG_PRT12_PRT
.set MISO_RTC__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MISO_RTC__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MISO_RTC__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MISO_RTC__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MISO_RTC__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MISO_RTC__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MISO_RTC__PS, CYREG_PRT12_PS
.set MISO_RTC__SHIFT, 2
.set MISO_RTC__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MISO_RTC__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MISO_RTC__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MISO_RTC__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MISO_RTC__SLW, CYREG_PRT12_SLW

/* MOSI_RTC */
.set MOSI_RTC__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set MOSI_RTC__0__MASK, 0x08
.set MOSI_RTC__0__PC, CYREG_PRT12_PC3
.set MOSI_RTC__0__PORT, 12
.set MOSI_RTC__0__SHIFT, 3
.set MOSI_RTC__AG, CYREG_PRT12_AG
.set MOSI_RTC__BIE, CYREG_PRT12_BIE
.set MOSI_RTC__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSI_RTC__BYP, CYREG_PRT12_BYP
.set MOSI_RTC__DM0, CYREG_PRT12_DM0
.set MOSI_RTC__DM1, CYREG_PRT12_DM1
.set MOSI_RTC__DM2, CYREG_PRT12_DM2
.set MOSI_RTC__DR, CYREG_PRT12_DR
.set MOSI_RTC__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSI_RTC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSI_RTC__MASK, 0x08
.set MOSI_RTC__PORT, 12
.set MOSI_RTC__PRT, CYREG_PRT12_PRT
.set MOSI_RTC__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSI_RTC__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSI_RTC__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSI_RTC__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSI_RTC__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSI_RTC__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSI_RTC__PS, CYREG_PRT12_PS
.set MOSI_RTC__SHIFT, 3
.set MOSI_RTC__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSI_RTC__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSI_RTC__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSI_RTC__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSI_RTC__SLW, CYREG_PRT12_SLW

/* MY_TIMER */
.set MY_TIMER_REG_Sync_ctrl_reg__0__MASK, 0x01
.set MY_TIMER_REG_Sync_ctrl_reg__0__POS, 0
.set MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set MY_TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set MY_TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set MY_TIMER_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set MY_TIMER_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set MY_TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set MY_TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set MY_TIMER_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set MY_TIMER_REG_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set MY_TIMER_REG_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set MY_TIMER_REG_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set MY_TIMER_REG_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set MY_TIMER_REG_Sync_ctrl_reg__MASK, 0x01
.set MY_TIMER_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set MY_TIMER_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set MY_TIMER_REG_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set MY_TIMER_TimerHW__CAP0, CYREG_TMR1_CAP0
.set MY_TIMER_TimerHW__CAP1, CYREG_TMR1_CAP1
.set MY_TIMER_TimerHW__CFG0, CYREG_TMR1_CFG0
.set MY_TIMER_TimerHW__CFG1, CYREG_TMR1_CFG1
.set MY_TIMER_TimerHW__CFG2, CYREG_TMR1_CFG2
.set MY_TIMER_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set MY_TIMER_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set MY_TIMER_TimerHW__PER0, CYREG_TMR1_PER0
.set MY_TIMER_TimerHW__PER1, CYREG_TMR1_PER1
.set MY_TIMER_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set MY_TIMER_TimerHW__PM_ACT_MSK, 0x02
.set MY_TIMER_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set MY_TIMER_TimerHW__PM_STBY_MSK, 0x02
.set MY_TIMER_TimerHW__RT0, CYREG_TMR1_RT0
.set MY_TIMER_TimerHW__RT1, CYREG_TMR1_RT1
.set MY_TIMER_TimerHW__SR0, CYREG_TMR1_SR0

/* RESET_FF */
.set RESET_FF_Sync_ctrl_reg__0__MASK, 0x01
.set RESET_FF_Sync_ctrl_reg__0__POS, 0
.set RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set RESET_FF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set RESET_FF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set RESET_FF_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set RESET_FF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set RESET_FF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set RESET_FF_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set RESET_FF_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set RESET_FF_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set RESET_FF_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set RESET_FF_Sync_ctrl_reg__MASK, 0x01
.set RESET_FF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set RESET_FF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set RESET_FF_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* RS485_RX */
.set RS485_RX__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set RS485_RX__0__MASK, 0x40
.set RS485_RX__0__PC, CYREG_PRT12_PC6
.set RS485_RX__0__PORT, 12
.set RS485_RX__0__SHIFT, 6
.set RS485_RX__AG, CYREG_PRT12_AG
.set RS485_RX__BIE, CYREG_PRT12_BIE
.set RS485_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RS485_RX__BYP, CYREG_PRT12_BYP
.set RS485_RX__DM0, CYREG_PRT12_DM0
.set RS485_RX__DM1, CYREG_PRT12_DM1
.set RS485_RX__DM2, CYREG_PRT12_DM2
.set RS485_RX__DR, CYREG_PRT12_DR
.set RS485_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set RS485_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RS485_RX__MASK, 0x40
.set RS485_RX__PORT, 12
.set RS485_RX__PRT, CYREG_PRT12_PRT
.set RS485_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RS485_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RS485_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RS485_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RS485_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RS485_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RS485_RX__PS, CYREG_PRT12_PS
.set RS485_RX__SHIFT, 6
.set RS485_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RS485_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RS485_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RS485_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RS485_RX__SLW, CYREG_PRT12_SLW

/* RS485_TX */
.set RS485_TX__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set RS485_TX__0__MASK, 0x80
.set RS485_TX__0__PC, CYREG_PRT12_PC7
.set RS485_TX__0__PORT, 12
.set RS485_TX__0__SHIFT, 7
.set RS485_TX__AG, CYREG_PRT12_AG
.set RS485_TX__BIE, CYREG_PRT12_BIE
.set RS485_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RS485_TX__BYP, CYREG_PRT12_BYP
.set RS485_TX__DM0, CYREG_PRT12_DM0
.set RS485_TX__DM1, CYREG_PRT12_DM1
.set RS485_TX__DM2, CYREG_PRT12_DM2
.set RS485_TX__DR, CYREG_PRT12_DR
.set RS485_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set RS485_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RS485_TX__MASK, 0x80
.set RS485_TX__PORT, 12
.set RS485_TX__PRT, CYREG_PRT12_PRT
.set RS485_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RS485_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RS485_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RS485_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RS485_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RS485_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RS485_TX__PS, CYREG_PRT12_PS
.set RS485_TX__SHIFT, 7
.set RS485_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RS485_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RS485_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RS485_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RS485_TX__SLW, CYREG_PRT12_SLW

/* TOAST_1A */
.set TOAST_1A__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set TOAST_1A__0__MASK, 0x02
.set TOAST_1A__0__PC, CYREG_PRT3_PC1
.set TOAST_1A__0__PORT, 3
.set TOAST_1A__0__SHIFT, 1
.set TOAST_1A__AG, CYREG_PRT3_AG
.set TOAST_1A__AMUX, CYREG_PRT3_AMUX
.set TOAST_1A__BIE, CYREG_PRT3_BIE
.set TOAST_1A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TOAST_1A__BYP, CYREG_PRT3_BYP
.set TOAST_1A__CTL, CYREG_PRT3_CTL
.set TOAST_1A__DM0, CYREG_PRT3_DM0
.set TOAST_1A__DM1, CYREG_PRT3_DM1
.set TOAST_1A__DM2, CYREG_PRT3_DM2
.set TOAST_1A__DR, CYREG_PRT3_DR
.set TOAST_1A__INP_DIS, CYREG_PRT3_INP_DIS
.set TOAST_1A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TOAST_1A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TOAST_1A__LCD_EN, CYREG_PRT3_LCD_EN
.set TOAST_1A__MASK, 0x02
.set TOAST_1A__PORT, 3
.set TOAST_1A__PRT, CYREG_PRT3_PRT
.set TOAST_1A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TOAST_1A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TOAST_1A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TOAST_1A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TOAST_1A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TOAST_1A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TOAST_1A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TOAST_1A__PS, CYREG_PRT3_PS
.set TOAST_1A__SHIFT, 1
.set TOAST_1A__SLW, CYREG_PRT3_SLW

/* TOAST_1B */
.set TOAST_1B__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set TOAST_1B__0__MASK, 0x04
.set TOAST_1B__0__PC, CYREG_PRT3_PC2
.set TOAST_1B__0__PORT, 3
.set TOAST_1B__0__SHIFT, 2
.set TOAST_1B__AG, CYREG_PRT3_AG
.set TOAST_1B__AMUX, CYREG_PRT3_AMUX
.set TOAST_1B__BIE, CYREG_PRT3_BIE
.set TOAST_1B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TOAST_1B__BYP, CYREG_PRT3_BYP
.set TOAST_1B__CTL, CYREG_PRT3_CTL
.set TOAST_1B__DM0, CYREG_PRT3_DM0
.set TOAST_1B__DM1, CYREG_PRT3_DM1
.set TOAST_1B__DM2, CYREG_PRT3_DM2
.set TOAST_1B__DR, CYREG_PRT3_DR
.set TOAST_1B__INP_DIS, CYREG_PRT3_INP_DIS
.set TOAST_1B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TOAST_1B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TOAST_1B__LCD_EN, CYREG_PRT3_LCD_EN
.set TOAST_1B__MASK, 0x04
.set TOAST_1B__PORT, 3
.set TOAST_1B__PRT, CYREG_PRT3_PRT
.set TOAST_1B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TOAST_1B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TOAST_1B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TOAST_1B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TOAST_1B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TOAST_1B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TOAST_1B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TOAST_1B__PS, CYREG_PRT3_PS
.set TOAST_1B__SHIFT, 2
.set TOAST_1B__SLW, CYREG_PRT3_SLW

/* TOAST_2A */
.set TOAST_2A__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set TOAST_2A__0__MASK, 0x10
.set TOAST_2A__0__PC, CYREG_PRT3_PC4
.set TOAST_2A__0__PORT, 3
.set TOAST_2A__0__SHIFT, 4
.set TOAST_2A__AG, CYREG_PRT3_AG
.set TOAST_2A__AMUX, CYREG_PRT3_AMUX
.set TOAST_2A__BIE, CYREG_PRT3_BIE
.set TOAST_2A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TOAST_2A__BYP, CYREG_PRT3_BYP
.set TOAST_2A__CTL, CYREG_PRT3_CTL
.set TOAST_2A__DM0, CYREG_PRT3_DM0
.set TOAST_2A__DM1, CYREG_PRT3_DM1
.set TOAST_2A__DM2, CYREG_PRT3_DM2
.set TOAST_2A__DR, CYREG_PRT3_DR
.set TOAST_2A__INP_DIS, CYREG_PRT3_INP_DIS
.set TOAST_2A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TOAST_2A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TOAST_2A__LCD_EN, CYREG_PRT3_LCD_EN
.set TOAST_2A__MASK, 0x10
.set TOAST_2A__PORT, 3
.set TOAST_2A__PRT, CYREG_PRT3_PRT
.set TOAST_2A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TOAST_2A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TOAST_2A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TOAST_2A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TOAST_2A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TOAST_2A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TOAST_2A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TOAST_2A__PS, CYREG_PRT3_PS
.set TOAST_2A__SHIFT, 4
.set TOAST_2A__SLW, CYREG_PRT3_SLW

/* TOAST_2B */
.set TOAST_2B__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set TOAST_2B__0__MASK, 0x20
.set TOAST_2B__0__PC, CYREG_PRT3_PC5
.set TOAST_2B__0__PORT, 3
.set TOAST_2B__0__SHIFT, 5
.set TOAST_2B__AG, CYREG_PRT3_AG
.set TOAST_2B__AMUX, CYREG_PRT3_AMUX
.set TOAST_2B__BIE, CYREG_PRT3_BIE
.set TOAST_2B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TOAST_2B__BYP, CYREG_PRT3_BYP
.set TOAST_2B__CTL, CYREG_PRT3_CTL
.set TOAST_2B__DM0, CYREG_PRT3_DM0
.set TOAST_2B__DM1, CYREG_PRT3_DM1
.set TOAST_2B__DM2, CYREG_PRT3_DM2
.set TOAST_2B__DR, CYREG_PRT3_DR
.set TOAST_2B__INP_DIS, CYREG_PRT3_INP_DIS
.set TOAST_2B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TOAST_2B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TOAST_2B__LCD_EN, CYREG_PRT3_LCD_EN
.set TOAST_2B__MASK, 0x20
.set TOAST_2B__PORT, 3
.set TOAST_2B__PRT, CYREG_PRT3_PRT
.set TOAST_2B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TOAST_2B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TOAST_2B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TOAST_2B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TOAST_2B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TOAST_2B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TOAST_2B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TOAST_2B__PS, CYREG_PRT3_PS
.set TOAST_2B__SHIFT, 5
.set TOAST_2B__SLW, CYREG_PRT3_SLW

/* CLOCK_PWM */
.set CLOCK_PWM__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set CLOCK_PWM__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set CLOCK_PWM__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set CLOCK_PWM__CFG2_SRC_SEL_MASK, 0x07
.set CLOCK_PWM__INDEX, 0x06
.set CLOCK_PWM__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLOCK_PWM__PM_ACT_MSK, 0x40
.set CLOCK_PWM__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLOCK_PWM__PM_STBY_MSK, 0x40
.set CLOCK_PWM_BLINK__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set CLOCK_PWM_BLINK__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set CLOCK_PWM_BLINK__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set CLOCK_PWM_BLINK__CFG2_SRC_SEL_MASK, 0x07
.set CLOCK_PWM_BLINK__INDEX, 0x04
.set CLOCK_PWM_BLINK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLOCK_PWM_BLINK__PM_ACT_MSK, 0x10
.set CLOCK_PWM_BLINK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLOCK_PWM_BLINK__PM_STBY_MSK, 0x10

/* FF_STATUS */
.set FF_STATUS_sts_sts_reg__0__MASK, 0x01
.set FF_STATUS_sts_sts_reg__0__POS, 0
.set FF_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set FF_STATUS_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set FF_STATUS_sts_sts_reg__MASK, 0x01
.set FF_STATUS_sts_sts_reg__MASK_REG, CYREG_B1_UDB09_MSK
.set FF_STATUS_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set FF_STATUS_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set FF_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set FF_STATUS_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set FF_STATUS_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set FF_STATUS_sts_sts_reg__STATUS_REG, CYREG_B1_UDB09_ST

/* LED_GREEN */
.set LED_GREEN__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set LED_GREEN__0__MASK, 0x02
.set LED_GREEN__0__PC, CYREG_PRT12_PC1
.set LED_GREEN__0__PORT, 12
.set LED_GREEN__0__SHIFT, 1
.set LED_GREEN__AG, CYREG_PRT12_AG
.set LED_GREEN__BIE, CYREG_PRT12_BIE
.set LED_GREEN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_GREEN__BYP, CYREG_PRT12_BYP
.set LED_GREEN__DM0, CYREG_PRT12_DM0
.set LED_GREEN__DM1, CYREG_PRT12_DM1
.set LED_GREEN__DM2, CYREG_PRT12_DM2
.set LED_GREEN__DR, CYREG_PRT12_DR
.set LED_GREEN__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_GREEN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED_GREEN__MASK, 0x02
.set LED_GREEN__PORT, 12
.set LED_GREEN__PRT, CYREG_PRT12_PRT
.set LED_GREEN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_GREEN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_GREEN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_GREEN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_GREEN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_GREEN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_GREEN__PS, CYREG_PRT12_PS
.set LED_GREEN__SHIFT, 1
.set LED_GREEN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_GREEN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_GREEN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_GREEN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_GREEN__SLW, CYREG_PRT12_SLW

/* RS485_CTS */
.set RS485_CTS__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set RS485_CTS__0__MASK, 0x10
.set RS485_CTS__0__PC, CYREG_PRT1_PC4
.set RS485_CTS__0__PORT, 1
.set RS485_CTS__0__SHIFT, 4
.set RS485_CTS__AG, CYREG_PRT1_AG
.set RS485_CTS__AMUX, CYREG_PRT1_AMUX
.set RS485_CTS__BIE, CYREG_PRT1_BIE
.set RS485_CTS__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RS485_CTS__BYP, CYREG_PRT1_BYP
.set RS485_CTS__CTL, CYREG_PRT1_CTL
.set RS485_CTS__DM0, CYREG_PRT1_DM0
.set RS485_CTS__DM1, CYREG_PRT1_DM1
.set RS485_CTS__DM2, CYREG_PRT1_DM2
.set RS485_CTS__DR, CYREG_PRT1_DR
.set RS485_CTS__INP_DIS, CYREG_PRT1_INP_DIS
.set RS485_CTS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RS485_CTS__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RS485_CTS__LCD_EN, CYREG_PRT1_LCD_EN
.set RS485_CTS__MASK, 0x10
.set RS485_CTS__PORT, 1
.set RS485_CTS__PRT, CYREG_PRT1_PRT
.set RS485_CTS__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RS485_CTS__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RS485_CTS__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RS485_CTS__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RS485_CTS__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RS485_CTS__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RS485_CTS__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RS485_CTS__PS, CYREG_PRT1_PS
.set RS485_CTS__SHIFT, 4
.set RS485_CTS__SLW, CYREG_PRT1_SLW

/* RS_485_EN */
.set RS_485_EN__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set RS_485_EN__0__MASK, 0x10
.set RS_485_EN__0__PC, CYREG_PRT12_PC4
.set RS_485_EN__0__PORT, 12
.set RS_485_EN__0__SHIFT, 4
.set RS_485_EN__AG, CYREG_PRT12_AG
.set RS_485_EN__BIE, CYREG_PRT12_BIE
.set RS_485_EN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RS_485_EN__BYP, CYREG_PRT12_BYP
.set RS_485_EN__DM0, CYREG_PRT12_DM0
.set RS_485_EN__DM1, CYREG_PRT12_DM1
.set RS_485_EN__DM2, CYREG_PRT12_DM2
.set RS_485_EN__DR, CYREG_PRT12_DR
.set RS_485_EN__INP_DIS, CYREG_PRT12_INP_DIS
.set RS_485_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RS_485_EN__MASK, 0x10
.set RS_485_EN__PORT, 12
.set RS_485_EN__PRT, CYREG_PRT12_PRT
.set RS_485_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RS_485_EN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RS_485_EN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RS_485_EN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RS_485_EN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RS_485_EN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RS_485_EN__PS, CYREG_PRT12_PS
.set RS_485_EN__SHIFT, 4
.set RS_485_EN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RS_485_EN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RS_485_EN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RS_485_EN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RS_485_EN__SLW, CYREG_PRT12_SLW

/* BLINK_05HZ */
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set BLINK_05HZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* BLINK_25HZ */
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set BLINK_25HZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB07_F1

/* CLOCK_UART */
.set CLOCK_UART__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CLOCK_UART__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CLOCK_UART__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CLOCK_UART__CFG2_SRC_SEL_MASK, 0x07
.set CLOCK_UART__INDEX, 0x00
.set CLOCK_UART__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLOCK_UART__PM_ACT_MSK, 0x01
.set CLOCK_UART__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLOCK_UART__PM_STBY_MSK, 0x01

/* ISR_CYCLES */
.set ISR_CYCLES__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_CYCLES__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_CYCLES__INTC_MASK, 0x01
.set ISR_CYCLES__INTC_NUMBER, 0
.set ISR_CYCLES__INTC_PRIOR_NUM, 7
.set ISR_CYCLES__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ISR_CYCLES__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_CYCLES__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_MOTORS */
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL

/* UART_RS485 */
.set UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set UART_RS485_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_RS485_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB12_CTL
.set UART_RS485_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set UART_RS485_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB12_CTL
.set UART_RS485_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set UART_RS485_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_RS485_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_RS485_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB12_MSK
.set UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_RS485_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_RS485_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_RS485_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_RS485_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_RS485_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_RS485_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_RS485_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_RS485_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_RS485_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_RS485_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_RS485_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_RS485_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_RS485_BUART_sRX_RxSts__1__MASK, 0x02
.set UART_RS485_BUART_sRX_RxSts__1__POS, 1
.set UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_RS485_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_RS485_BUART_sRX_RxSts__3__POS, 3
.set UART_RS485_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_RS485_BUART_sRX_RxSts__4__POS, 4
.set UART_RS485_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_RS485_BUART_sRX_RxSts__5__POS, 5
.set UART_RS485_BUART_sRX_RxSts__MASK, 0x3A
.set UART_RS485_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_RS485_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_RS485_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_RS485_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_RS485_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_RS485_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_RS485_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_RS485_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_RS485_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set UART_RS485_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set UART_RS485_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_RS485_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set UART_RS485_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set UART_RS485_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_RS485_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_RS485_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set UART_RS485_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set UART_RS485_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_RS485_BUART_sTX_TxSts__0__POS, 0
.set UART_RS485_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_RS485_BUART_sTX_TxSts__1__POS, 1
.set UART_RS485_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_RS485_BUART_sTX_TxSts__2__POS, 2
.set UART_RS485_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_RS485_BUART_sTX_TxSts__3__POS, 3
.set UART_RS485_BUART_sTX_TxSts__MASK, 0x0F
.set UART_RS485_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_RS485_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_RS485_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB15_ST
.set UART_RS485_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RS485_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RS485_RXInternalInterrupt__INTC_MASK, 0x04
.set UART_RS485_RXInternalInterrupt__INTC_NUMBER, 2
.set UART_RS485_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RS485_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_RS485_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RS485_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CLK_ENCODER */
.set CLK_ENCODER__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set CLK_ENCODER__0__MASK, 0x80
.set CLK_ENCODER__0__PC, CYREG_PRT1_PC7
.set CLK_ENCODER__0__PORT, 1
.set CLK_ENCODER__0__SHIFT, 7
.set CLK_ENCODER__AG, CYREG_PRT1_AG
.set CLK_ENCODER__AMUX, CYREG_PRT1_AMUX
.set CLK_ENCODER__BIE, CYREG_PRT1_BIE
.set CLK_ENCODER__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CLK_ENCODER__BYP, CYREG_PRT1_BYP
.set CLK_ENCODER__CTL, CYREG_PRT1_CTL
.set CLK_ENCODER__DM0, CYREG_PRT1_DM0
.set CLK_ENCODER__DM1, CYREG_PRT1_DM1
.set CLK_ENCODER__DM2, CYREG_PRT1_DM2
.set CLK_ENCODER__DR, CYREG_PRT1_DR
.set CLK_ENCODER__INP_DIS, CYREG_PRT1_INP_DIS
.set CLK_ENCODER__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set CLK_ENCODER__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CLK_ENCODER__LCD_EN, CYREG_PRT1_LCD_EN
.set CLK_ENCODER__MASK, 0x80
.set CLK_ENCODER__PORT, 1
.set CLK_ENCODER__PRT, CYREG_PRT1_PRT
.set CLK_ENCODER__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CLK_ENCODER__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CLK_ENCODER__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CLK_ENCODER__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CLK_ENCODER__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CLK_ENCODER__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CLK_ENCODER__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CLK_ENCODER__PS, CYREG_PRT1_PS
.set CLK_ENCODER__SHIFT, 7
.set CLK_ENCODER__SLW, CYREG_PRT1_SLW

/* COUNTER_ENC */
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB06_ST

/* CS_ENCODER0 */
.set CS_ENCODER0__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set CS_ENCODER0__0__MASK, 0x20
.set CS_ENCODER0__0__PC, CYREG_PRT1_PC5
.set CS_ENCODER0__0__PORT, 1
.set CS_ENCODER0__0__SHIFT, 5
.set CS_ENCODER0__AG, CYREG_PRT1_AG
.set CS_ENCODER0__AMUX, CYREG_PRT1_AMUX
.set CS_ENCODER0__BIE, CYREG_PRT1_BIE
.set CS_ENCODER0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CS_ENCODER0__BYP, CYREG_PRT1_BYP
.set CS_ENCODER0__CTL, CYREG_PRT1_CTL
.set CS_ENCODER0__DM0, CYREG_PRT1_DM0
.set CS_ENCODER0__DM1, CYREG_PRT1_DM1
.set CS_ENCODER0__DM2, CYREG_PRT1_DM2
.set CS_ENCODER0__DR, CYREG_PRT1_DR
.set CS_ENCODER0__INP_DIS, CYREG_PRT1_INP_DIS
.set CS_ENCODER0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set CS_ENCODER0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CS_ENCODER0__LCD_EN, CYREG_PRT1_LCD_EN
.set CS_ENCODER0__MASK, 0x20
.set CS_ENCODER0__PORT, 1
.set CS_ENCODER0__PRT, CYREG_PRT1_PRT
.set CS_ENCODER0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CS_ENCODER0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CS_ENCODER0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CS_ENCODER0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CS_ENCODER0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CS_ENCODER0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CS_ENCODER0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CS_ENCODER0__PS, CYREG_PRT1_PS
.set CS_ENCODER0__SHIFT, 5
.set CS_ENCODER0__SLW, CYREG_PRT1_SLW

/* CS_ENCODER1 */
.set CS_ENCODER1__0__INTTYPE, CYREG_PICU1_INTTYPE1
.set CS_ENCODER1__0__MASK, 0x02
.set CS_ENCODER1__0__PC, CYREG_PRT1_PC1
.set CS_ENCODER1__0__PORT, 1
.set CS_ENCODER1__0__SHIFT, 1
.set CS_ENCODER1__AG, CYREG_PRT1_AG
.set CS_ENCODER1__AMUX, CYREG_PRT1_AMUX
.set CS_ENCODER1__BIE, CYREG_PRT1_BIE
.set CS_ENCODER1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CS_ENCODER1__BYP, CYREG_PRT1_BYP
.set CS_ENCODER1__CTL, CYREG_PRT1_CTL
.set CS_ENCODER1__DM0, CYREG_PRT1_DM0
.set CS_ENCODER1__DM1, CYREG_PRT1_DM1
.set CS_ENCODER1__DM2, CYREG_PRT1_DM2
.set CS_ENCODER1__DR, CYREG_PRT1_DR
.set CS_ENCODER1__INP_DIS, CYREG_PRT1_INP_DIS
.set CS_ENCODER1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set CS_ENCODER1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CS_ENCODER1__LCD_EN, CYREG_PRT1_LCD_EN
.set CS_ENCODER1__MASK, 0x02
.set CS_ENCODER1__PORT, 1
.set CS_ENCODER1__PRT, CYREG_PRT1_PRT
.set CS_ENCODER1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CS_ENCODER1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CS_ENCODER1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CS_ENCODER1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CS_ENCODER1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CS_ENCODER1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CS_ENCODER1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CS_ENCODER1__PS, CYREG_PRT1_PS
.set CS_ENCODER1__SHIFT, 1
.set CS_ENCODER1__SLW, CYREG_PRT1_SLW

/* FTDI_ENABLE */
.set FTDI_ENABLE__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set FTDI_ENABLE__0__MASK, 0x04
.set FTDI_ENABLE__0__PC, CYREG_PRT1_PC2
.set FTDI_ENABLE__0__PORT, 1
.set FTDI_ENABLE__0__SHIFT, 2
.set FTDI_ENABLE__AG, CYREG_PRT1_AG
.set FTDI_ENABLE__AMUX, CYREG_PRT1_AMUX
.set FTDI_ENABLE__BIE, CYREG_PRT1_BIE
.set FTDI_ENABLE__BIT_MASK, CYREG_PRT1_BIT_MASK
.set FTDI_ENABLE__BYP, CYREG_PRT1_BYP
.set FTDI_ENABLE__CTL, CYREG_PRT1_CTL
.set FTDI_ENABLE__DM0, CYREG_PRT1_DM0
.set FTDI_ENABLE__DM1, CYREG_PRT1_DM1
.set FTDI_ENABLE__DM2, CYREG_PRT1_DM2
.set FTDI_ENABLE__DR, CYREG_PRT1_DR
.set FTDI_ENABLE__INP_DIS, CYREG_PRT1_INP_DIS
.set FTDI_ENABLE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set FTDI_ENABLE__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set FTDI_ENABLE__LCD_EN, CYREG_PRT1_LCD_EN
.set FTDI_ENABLE__MASK, 0x04
.set FTDI_ENABLE__PORT, 1
.set FTDI_ENABLE__PRT, CYREG_PRT1_PRT
.set FTDI_ENABLE__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set FTDI_ENABLE__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set FTDI_ENABLE__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set FTDI_ENABLE__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set FTDI_ENABLE__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set FTDI_ENABLE__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set FTDI_ENABLE__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set FTDI_ENABLE__PS, CYREG_PRT1_PS
.set FTDI_ENABLE__SHIFT, 2
.set FTDI_ENABLE__SLW, CYREG_PRT1_SLW

/* PACER_TIMER */
.set PACER_TIMER_TimerHW__CAP0, CYREG_TMR2_CAP0
.set PACER_TIMER_TimerHW__CAP1, CYREG_TMR2_CAP1
.set PACER_TIMER_TimerHW__CFG0, CYREG_TMR2_CFG0
.set PACER_TIMER_TimerHW__CFG1, CYREG_TMR2_CFG1
.set PACER_TIMER_TimerHW__CFG2, CYREG_TMR2_CFG2
.set PACER_TIMER_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set PACER_TIMER_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set PACER_TIMER_TimerHW__PER0, CYREG_TMR2_PER0
.set PACER_TIMER_TimerHW__PER1, CYREG_TMR2_PER1
.set PACER_TIMER_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PACER_TIMER_TimerHW__PM_ACT_MSK, 0x04
.set PACER_TIMER_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PACER_TIMER_TimerHW__PM_STBY_MSK, 0x04
.set PACER_TIMER_TimerHW__RT0, CYREG_TMR2_RT0
.set PACER_TIMER_TimerHW__RT1, CYREG_TMR2_RT1
.set PACER_TIMER_TimerHW__SR0, CYREG_TMR2_SR0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x02
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x04
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x04

/* CYCLES_TIMER */
.set CYCLES_TIMER_TimerHW__CAP0, CYREG_TMR0_CAP0
.set CYCLES_TIMER_TimerHW__CAP1, CYREG_TMR0_CAP1
.set CYCLES_TIMER_TimerHW__CFG0, CYREG_TMR0_CFG0
.set CYCLES_TIMER_TimerHW__CFG1, CYREG_TMR0_CFG1
.set CYCLES_TIMER_TimerHW__CFG2, CYREG_TMR0_CFG2
.set CYCLES_TIMER_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set CYCLES_TIMER_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set CYCLES_TIMER_TimerHW__PER0, CYREG_TMR0_PER0
.set CYCLES_TIMER_TimerHW__PER1, CYREG_TMR0_PER1
.set CYCLES_TIMER_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set CYCLES_TIMER_TimerHW__PM_ACT_MSK, 0x01
.set CYCLES_TIMER_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set CYCLES_TIMER_TimerHW__PM_STBY_MSK, 0x01
.set CYCLES_TIMER_TimerHW__RT0, CYREG_TMR0_RT0
.set CYCLES_TIMER_TimerHW__RT1, CYREG_TMR0_RT1
.set CYCLES_TIMER_TimerHW__SR0, CYREG_TMR0_SR0

/* ISR_RS485_RX */
.set ISR_RS485_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_RS485_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_RS485_RX__INTC_MASK, 0x02
.set ISR_RS485_RX__INTC_NUMBER, 1
.set ISR_RS485_RX__INTC_PRIOR_NUM, 4
.set ISR_RS485_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ISR_RS485_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_RS485_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MISO_ENCODER */
.set MISO_ENCODER__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set MISO_ENCODER__0__MASK, 0x40
.set MISO_ENCODER__0__PC, CYREG_PRT1_PC6
.set MISO_ENCODER__0__PORT, 1
.set MISO_ENCODER__0__SHIFT, 6
.set MISO_ENCODER__AG, CYREG_PRT1_AG
.set MISO_ENCODER__AMUX, CYREG_PRT1_AMUX
.set MISO_ENCODER__BIE, CYREG_PRT1_BIE
.set MISO_ENCODER__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO_ENCODER__BYP, CYREG_PRT1_BYP
.set MISO_ENCODER__CTL, CYREG_PRT1_CTL
.set MISO_ENCODER__DM0, CYREG_PRT1_DM0
.set MISO_ENCODER__DM1, CYREG_PRT1_DM1
.set MISO_ENCODER__DM2, CYREG_PRT1_DM2
.set MISO_ENCODER__DR, CYREG_PRT1_DR
.set MISO_ENCODER__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO_ENCODER__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MISO_ENCODER__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO_ENCODER__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO_ENCODER__MASK, 0x40
.set MISO_ENCODER__PORT, 1
.set MISO_ENCODER__PRT, CYREG_PRT1_PRT
.set MISO_ENCODER__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO_ENCODER__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO_ENCODER__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO_ENCODER__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO_ENCODER__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO_ENCODER__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO_ENCODER__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO_ENCODER__PS, CYREG_PRT1_PS
.set MISO_ENCODER__SHIFT, 6
.set MISO_ENCODER__SLW, CYREG_PRT1_SLW

/* BLINK_CTRL_EN */
.set BLINK_CTRL_EN_Sync_ctrl_reg__0__MASK, 0x01
.set BLINK_CTRL_EN_Sync_ctrl_reg__0__POS, 0
.set BLINK_CTRL_EN_Sync_ctrl_reg__1__MASK, 0x02
.set BLINK_CTRL_EN_Sync_ctrl_reg__1__POS, 1
.set BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set BLINK_CTRL_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__MASK, 0x03
.set BLINK_CTRL_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set BLINK_CTRL_EN_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* CLOCK_ENCODERS */
.set CLOCK_ENCODERS__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set CLOCK_ENCODERS__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set CLOCK_ENCODERS__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set CLOCK_ENCODERS__CFG2_SRC_SEL_MASK, 0x07
.set CLOCK_ENCODERS__INDEX, 0x03
.set CLOCK_ENCODERS__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLOCK_ENCODERS__PM_ACT_MSK, 0x08
.set CLOCK_ENCODERS__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLOCK_ENCODERS__PM_STBY_MSK, 0x08

/* MOTOR_ON_OFF_1 */
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__0__MASK, 0x01
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__0__POS, 0
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB11_CTL
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__MASK, 0x01
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set MOTOR_ON_OFF_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB11_MSK

/* RESET_COUNTERS */
.set RESET_COUNTERS_Sync_ctrl_reg__0__MASK, 0x01
.set RESET_COUNTERS_Sync_ctrl_reg__0__POS, 0
.set RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set RESET_COUNTERS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set RESET_COUNTERS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set RESET_COUNTERS_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set RESET_COUNTERS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set RESET_COUNTERS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set RESET_COUNTERS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set RESET_COUNTERS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set RESET_COUNTERS_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set RESET_COUNTERS_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set RESET_COUNTERS_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set RESET_COUNTERS_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set RESET_COUNTERS_Sync_ctrl_reg__MASK, 0x01
.set RESET_COUNTERS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set RESET_COUNTERS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set RESET_COUNTERS_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* SHIFTREG_ENC_1 */
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB08_A0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB08_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB08_D0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB08_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB08_F0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB08_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB09_A0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB09_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB09_D0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB09_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB09_F0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB09_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB10_A0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB10_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB10_D0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB10_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB10_F0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB10_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB11_A0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB11_A1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB11_D0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB11_D1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB11_F0
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB11_F1
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_StsReg__1__MASK, 0x02
.set SHIFTREG_ENC_1_bSR_StsReg__1__POS, 1
.set SHIFTREG_ENC_1_bSR_StsReg__3__MASK, 0x08
.set SHIFTREG_ENC_1_bSR_StsReg__3__POS, 3
.set SHIFTREG_ENC_1_bSR_StsReg__4__MASK, 0x10
.set SHIFTREG_ENC_1_bSR_StsReg__4__POS, 4
.set SHIFTREG_ENC_1_bSR_StsReg__5__MASK, 0x20
.set SHIFTREG_ENC_1_bSR_StsReg__5__POS, 5
.set SHIFTREG_ENC_1_bSR_StsReg__6__MASK, 0x40
.set SHIFTREG_ENC_1_bSR_StsReg__6__POS, 6
.set SHIFTREG_ENC_1_bSR_StsReg__MASK, 0x7A
.set SHIFTREG_ENC_1_bSR_StsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set SHIFTREG_ENC_1_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SHIFTREG_ENC_1_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set SHIFTREG_ENC_1_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set SHIFTREG_ENC_1_bSR_StsReg__STATUS_REG, CYREG_B1_UDB11_ST
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__0__POS, 0
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB08_CTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB08_MSK

/* SHIFTREG_ENC_2 */
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB04_A0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB04_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB04_D0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB04_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB04_F0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB04_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB05_A0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB05_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB05_D0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB05_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB05_F0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB05_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB06_A0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB06_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB06_D0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB06_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB06_F0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB06_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB07_A0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB07_A1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB07_D0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB07_D1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB07_F0
.set SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB07_F1
.set SHIFTREG_ENC_2_bSR_StsReg__1__MASK, 0x02
.set SHIFTREG_ENC_2_bSR_StsReg__1__POS, 1
.set SHIFTREG_ENC_2_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SHIFTREG_ENC_2_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SHIFTREG_ENC_2_bSR_StsReg__3__MASK, 0x08
.set SHIFTREG_ENC_2_bSR_StsReg__3__POS, 3
.set SHIFTREG_ENC_2_bSR_StsReg__4__MASK, 0x10
.set SHIFTREG_ENC_2_bSR_StsReg__4__POS, 4
.set SHIFTREG_ENC_2_bSR_StsReg__5__MASK, 0x20
.set SHIFTREG_ENC_2_bSR_StsReg__5__POS, 5
.set SHIFTREG_ENC_2_bSR_StsReg__6__MASK, 0x40
.set SHIFTREG_ENC_2_bSR_StsReg__6__POS, 6
.set SHIFTREG_ENC_2_bSR_StsReg__MASK, 0x7A
.set SHIFTREG_ENC_2_bSR_StsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SHIFTREG_ENC_2_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SHIFTREG_ENC_2_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set SHIFTREG_ENC_2_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set SHIFTREG_ENC_2_bSR_StsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__0__POS, 0
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* SHIFTREG_ENC_3 */
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB10_A0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB10_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB10_D0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB10_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB10_F0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB10_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB11_A0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB11_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB11_D0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB11_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB11_F0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB11_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B0_UDB12_A0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B0_UDB12_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B0_UDB12_D0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B0_UDB12_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B0_UDB12_F0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B0_UDB12_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B0_UDB13_A0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B0_UDB13_A1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B0_UDB13_D0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B0_UDB13_D1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B0_UDB13_F0
.set SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B0_UDB13_F1
.set SHIFTREG_ENC_3_bSR_StsReg__1__MASK, 0x02
.set SHIFTREG_ENC_3_bSR_StsReg__1__POS, 1
.set SHIFTREG_ENC_3_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SHIFTREG_ENC_3_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SHIFTREG_ENC_3_bSR_StsReg__3__MASK, 0x08
.set SHIFTREG_ENC_3_bSR_StsReg__3__POS, 3
.set SHIFTREG_ENC_3_bSR_StsReg__4__MASK, 0x10
.set SHIFTREG_ENC_3_bSR_StsReg__4__POS, 4
.set SHIFTREG_ENC_3_bSR_StsReg__5__MASK, 0x20
.set SHIFTREG_ENC_3_bSR_StsReg__5__POS, 5
.set SHIFTREG_ENC_3_bSR_StsReg__6__MASK, 0x40
.set SHIFTREG_ENC_3_bSR_StsReg__6__POS, 6
.set SHIFTREG_ENC_3_bSR_StsReg__MASK, 0x7A
.set SHIFTREG_ENC_3_bSR_StsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set SHIFTREG_ENC_3_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SHIFTREG_ENC_3_bSR_StsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__0__POS, 0
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB11_CTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* counter_cyc_clk */
.set counter_cyc_clk__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set counter_cyc_clk__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set counter_cyc_clk__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set counter_cyc_clk__CFG2_SRC_SEL_MASK, 0x07
.set counter_cyc_clk__INDEX, 0x05
.set counter_cyc_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set counter_cyc_clk__PM_ACT_MSK, 0x20
.set counter_cyc_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set counter_cyc_clk__PM_STBY_MSK, 0x20

/* Chip_Select_ENCODER_LINE */
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__0__MASK, 0x01
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__0__POS, 0
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__MASK, 0x01
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Chip_Select_ENCODER_LINE_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000006
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
