

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_100_4'
================================================================
* Date:           Sat May 11 11:31:34 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.429 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.120 us|  0.120 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_4  |       13|       13|         3|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    433|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     309|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     309|    469|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_794_p2      |         +|   0|  0|  15|           8|           5|
    |add_ln813_10_fu_953_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln813_11_fu_967_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln813_12_fu_981_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln813_13_fu_995_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln813_14_fu_1009_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln813_15_fu_1023_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln813_1_fu_827_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln813_2_fu_841_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln813_3_fu_855_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln813_4_fu_869_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln813_5_fu_883_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln813_6_fu_897_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln813_7_fu_911_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln813_8_fu_925_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln813_9_fu_939_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln813_fu_813_p2      |         +|   0|  0|  25|          18|          18|
    |icmp_ln100_fu_722_p2     |      icmp|   0|  0|  11|           8|           8|
    |or_ln813_fu_768_p2       |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 433|         310|         304|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    8|         16|
    |i_3_fu_102               |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln813_10_reg_1274             |  18|   0|   18|          0|
    |add_ln813_11_reg_1279             |  18|   0|   18|          0|
    |add_ln813_12_reg_1284             |  18|   0|   18|          0|
    |add_ln813_13_reg_1289             |  18|   0|   18|          0|
    |add_ln813_14_reg_1294             |  18|   0|   18|          0|
    |add_ln813_15_reg_1299             |  18|   0|   18|          0|
    |add_ln813_1_reg_1229              |  18|   0|   18|          0|
    |add_ln813_2_reg_1234              |  18|   0|   18|          0|
    |add_ln813_3_reg_1239              |  18|   0|   18|          0|
    |add_ln813_4_reg_1244              |  18|   0|   18|          0|
    |add_ln813_5_reg_1249              |  18|   0|   18|          0|
    |add_ln813_6_reg_1254              |  18|   0|   18|          0|
    |add_ln813_7_reg_1259              |  18|   0|   18|          0|
    |add_ln813_8_reg_1264              |  18|   0|   18|          0|
    |add_ln813_9_reg_1269              |  18|   0|   18|          0|
    |add_ln813_reg_1224                |  18|   0|   18|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_3_fu_102                        |   8|   0|    8|          0|
    |lshr_ln4_reg_1069                 |   4|   0|    4|          0|
    |lshr_ln4_reg_1069_pp0_iter1_reg   |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 309|   0|  309|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_100_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_100_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_100_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_100_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_100_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_100_4|  return value|
|filt_I_V_address0       |  out|    5|   ap_memory|                            filt_I_V|         array|
|filt_I_V_ce0            |  out|    1|   ap_memory|                            filt_I_V|         array|
|filt_I_V_q0             |   in|   17|   ap_memory|                            filt_I_V|         array|
|filt_I_V_address1       |  out|    5|   ap_memory|                            filt_I_V|         array|
|filt_I_V_ce1            |  out|    1|   ap_memory|                            filt_I_V|         array|
|filt_I_V_q1             |   in|   17|   ap_memory|                            filt_I_V|         array|
|filt_I_V_8_address0     |  out|    5|   ap_memory|                          filt_I_V_8|         array|
|filt_I_V_8_ce0          |  out|    1|   ap_memory|                          filt_I_V_8|         array|
|filt_I_V_8_q0           |   in|   17|   ap_memory|                          filt_I_V_8|         array|
|filt_I_V_8_address1     |  out|    5|   ap_memory|                          filt_I_V_8|         array|
|filt_I_V_8_ce1          |  out|    1|   ap_memory|                          filt_I_V_8|         array|
|filt_I_V_8_q1           |   in|   17|   ap_memory|                          filt_I_V_8|         array|
|filt_1_I_V_address0     |  out|    4|   ap_memory|                          filt_1_I_V|         array|
|filt_1_I_V_ce0          |  out|    1|   ap_memory|                          filt_1_I_V|         array|
|filt_1_I_V_we0          |  out|    1|   ap_memory|                          filt_1_I_V|         array|
|filt_1_I_V_d0           |  out|   18|   ap_memory|                          filt_1_I_V|         array|
|filt_Q_V_address0       |  out|    5|   ap_memory|                            filt_Q_V|         array|
|filt_Q_V_ce0            |  out|    1|   ap_memory|                            filt_Q_V|         array|
|filt_Q_V_q0             |   in|   17|   ap_memory|                            filt_Q_V|         array|
|filt_Q_V_address1       |  out|    5|   ap_memory|                            filt_Q_V|         array|
|filt_Q_V_ce1            |  out|    1|   ap_memory|                            filt_Q_V|         array|
|filt_Q_V_q1             |   in|   17|   ap_memory|                            filt_Q_V|         array|
|filt_Q_V_8_address0     |  out|    5|   ap_memory|                          filt_Q_V_8|         array|
|filt_Q_V_8_ce0          |  out|    1|   ap_memory|                          filt_Q_V_8|         array|
|filt_Q_V_8_q0           |   in|   17|   ap_memory|                          filt_Q_V_8|         array|
|filt_Q_V_8_address1     |  out|    5|   ap_memory|                          filt_Q_V_8|         array|
|filt_Q_V_8_ce1          |  out|    1|   ap_memory|                          filt_Q_V_8|         array|
|filt_Q_V_8_q1           |   in|   17|   ap_memory|                          filt_Q_V_8|         array|
|filt_1_Q_V_address0     |  out|    4|   ap_memory|                          filt_1_Q_V|         array|
|filt_1_Q_V_ce0          |  out|    1|   ap_memory|                          filt_1_Q_V|         array|
|filt_1_Q_V_we0          |  out|    1|   ap_memory|                          filt_1_Q_V|         array|
|filt_1_Q_V_d0           |  out|   18|   ap_memory|                          filt_1_Q_V|         array|
|filt_I_V_9_address0     |  out|    5|   ap_memory|                          filt_I_V_9|         array|
|filt_I_V_9_ce0          |  out|    1|   ap_memory|                          filt_I_V_9|         array|
|filt_I_V_9_q0           |   in|   17|   ap_memory|                          filt_I_V_9|         array|
|filt_I_V_9_address1     |  out|    5|   ap_memory|                          filt_I_V_9|         array|
|filt_I_V_9_ce1          |  out|    1|   ap_memory|                          filt_I_V_9|         array|
|filt_I_V_9_q1           |   in|   17|   ap_memory|                          filt_I_V_9|         array|
|filt_I_V_10_address0    |  out|    5|   ap_memory|                         filt_I_V_10|         array|
|filt_I_V_10_ce0         |  out|    1|   ap_memory|                         filt_I_V_10|         array|
|filt_I_V_10_q0          |   in|   17|   ap_memory|                         filt_I_V_10|         array|
|filt_I_V_10_address1    |  out|    5|   ap_memory|                         filt_I_V_10|         array|
|filt_I_V_10_ce1         |  out|    1|   ap_memory|                         filt_I_V_10|         array|
|filt_I_V_10_q1          |   in|   17|   ap_memory|                         filt_I_V_10|         array|
|filt_1_I_V_8_address0   |  out|    4|   ap_memory|                        filt_1_I_V_8|         array|
|filt_1_I_V_8_ce0        |  out|    1|   ap_memory|                        filt_1_I_V_8|         array|
|filt_1_I_V_8_we0        |  out|    1|   ap_memory|                        filt_1_I_V_8|         array|
|filt_1_I_V_8_d0         |  out|   18|   ap_memory|                        filt_1_I_V_8|         array|
|filt_Q_V_9_address0     |  out|    5|   ap_memory|                          filt_Q_V_9|         array|
|filt_Q_V_9_ce0          |  out|    1|   ap_memory|                          filt_Q_V_9|         array|
|filt_Q_V_9_q0           |   in|   17|   ap_memory|                          filt_Q_V_9|         array|
|filt_Q_V_9_address1     |  out|    5|   ap_memory|                          filt_Q_V_9|         array|
|filt_Q_V_9_ce1          |  out|    1|   ap_memory|                          filt_Q_V_9|         array|
|filt_Q_V_9_q1           |   in|   17|   ap_memory|                          filt_Q_V_9|         array|
|filt_Q_V_10_address0    |  out|    5|   ap_memory|                         filt_Q_V_10|         array|
|filt_Q_V_10_ce0         |  out|    1|   ap_memory|                         filt_Q_V_10|         array|
|filt_Q_V_10_q0          |   in|   17|   ap_memory|                         filt_Q_V_10|         array|
|filt_Q_V_10_address1    |  out|    5|   ap_memory|                         filt_Q_V_10|         array|
|filt_Q_V_10_ce1         |  out|    1|   ap_memory|                         filt_Q_V_10|         array|
|filt_Q_V_10_q1          |   in|   17|   ap_memory|                         filt_Q_V_10|         array|
|filt_1_Q_V_8_address0   |  out|    4|   ap_memory|                        filt_1_Q_V_8|         array|
|filt_1_Q_V_8_ce0        |  out|    1|   ap_memory|                        filt_1_Q_V_8|         array|
|filt_1_Q_V_8_we0        |  out|    1|   ap_memory|                        filt_1_Q_V_8|         array|
|filt_1_Q_V_8_d0         |  out|   18|   ap_memory|                        filt_1_Q_V_8|         array|
|filt_I_V_11_address0    |  out|    5|   ap_memory|                         filt_I_V_11|         array|
|filt_I_V_11_ce0         |  out|    1|   ap_memory|                         filt_I_V_11|         array|
|filt_I_V_11_q0          |   in|   17|   ap_memory|                         filt_I_V_11|         array|
|filt_I_V_11_address1    |  out|    5|   ap_memory|                         filt_I_V_11|         array|
|filt_I_V_11_ce1         |  out|    1|   ap_memory|                         filt_I_V_11|         array|
|filt_I_V_11_q1          |   in|   17|   ap_memory|                         filt_I_V_11|         array|
|filt_I_V_12_address0    |  out|    5|   ap_memory|                         filt_I_V_12|         array|
|filt_I_V_12_ce0         |  out|    1|   ap_memory|                         filt_I_V_12|         array|
|filt_I_V_12_q0          |   in|   17|   ap_memory|                         filt_I_V_12|         array|
|filt_I_V_12_address1    |  out|    5|   ap_memory|                         filt_I_V_12|         array|
|filt_I_V_12_ce1         |  out|    1|   ap_memory|                         filt_I_V_12|         array|
|filt_I_V_12_q1          |   in|   17|   ap_memory|                         filt_I_V_12|         array|
|filt_1_I_V_9_address0   |  out|    4|   ap_memory|                        filt_1_I_V_9|         array|
|filt_1_I_V_9_ce0        |  out|    1|   ap_memory|                        filt_1_I_V_9|         array|
|filt_1_I_V_9_we0        |  out|    1|   ap_memory|                        filt_1_I_V_9|         array|
|filt_1_I_V_9_d0         |  out|   18|   ap_memory|                        filt_1_I_V_9|         array|
|filt_Q_V_11_address0    |  out|    5|   ap_memory|                         filt_Q_V_11|         array|
|filt_Q_V_11_ce0         |  out|    1|   ap_memory|                         filt_Q_V_11|         array|
|filt_Q_V_11_q0          |   in|   17|   ap_memory|                         filt_Q_V_11|         array|
|filt_Q_V_11_address1    |  out|    5|   ap_memory|                         filt_Q_V_11|         array|
|filt_Q_V_11_ce1         |  out|    1|   ap_memory|                         filt_Q_V_11|         array|
|filt_Q_V_11_q1          |   in|   17|   ap_memory|                         filt_Q_V_11|         array|
|filt_Q_V_12_address0    |  out|    5|   ap_memory|                         filt_Q_V_12|         array|
|filt_Q_V_12_ce0         |  out|    1|   ap_memory|                         filt_Q_V_12|         array|
|filt_Q_V_12_q0          |   in|   17|   ap_memory|                         filt_Q_V_12|         array|
|filt_Q_V_12_address1    |  out|    5|   ap_memory|                         filt_Q_V_12|         array|
|filt_Q_V_12_ce1         |  out|    1|   ap_memory|                         filt_Q_V_12|         array|
|filt_Q_V_12_q1          |   in|   17|   ap_memory|                         filt_Q_V_12|         array|
|filt_1_Q_V_9_address0   |  out|    4|   ap_memory|                        filt_1_Q_V_9|         array|
|filt_1_Q_V_9_ce0        |  out|    1|   ap_memory|                        filt_1_Q_V_9|         array|
|filt_1_Q_V_9_we0        |  out|    1|   ap_memory|                        filt_1_Q_V_9|         array|
|filt_1_Q_V_9_d0         |  out|   18|   ap_memory|                        filt_1_Q_V_9|         array|
|filt_I_V_13_address0    |  out|    5|   ap_memory|                         filt_I_V_13|         array|
|filt_I_V_13_ce0         |  out|    1|   ap_memory|                         filt_I_V_13|         array|
|filt_I_V_13_q0          |   in|   17|   ap_memory|                         filt_I_V_13|         array|
|filt_I_V_13_address1    |  out|    5|   ap_memory|                         filt_I_V_13|         array|
|filt_I_V_13_ce1         |  out|    1|   ap_memory|                         filt_I_V_13|         array|
|filt_I_V_13_q1          |   in|   17|   ap_memory|                         filt_I_V_13|         array|
|filt_I_V_14_address0    |  out|    5|   ap_memory|                         filt_I_V_14|         array|
|filt_I_V_14_ce0         |  out|    1|   ap_memory|                         filt_I_V_14|         array|
|filt_I_V_14_q0          |   in|   17|   ap_memory|                         filt_I_V_14|         array|
|filt_I_V_14_address1    |  out|    5|   ap_memory|                         filt_I_V_14|         array|
|filt_I_V_14_ce1         |  out|    1|   ap_memory|                         filt_I_V_14|         array|
|filt_I_V_14_q1          |   in|   17|   ap_memory|                         filt_I_V_14|         array|
|filt_1_I_V_10_address0  |  out|    4|   ap_memory|                       filt_1_I_V_10|         array|
|filt_1_I_V_10_ce0       |  out|    1|   ap_memory|                       filt_1_I_V_10|         array|
|filt_1_I_V_10_we0       |  out|    1|   ap_memory|                       filt_1_I_V_10|         array|
|filt_1_I_V_10_d0        |  out|   18|   ap_memory|                       filt_1_I_V_10|         array|
|filt_Q_V_13_address0    |  out|    5|   ap_memory|                         filt_Q_V_13|         array|
|filt_Q_V_13_ce0         |  out|    1|   ap_memory|                         filt_Q_V_13|         array|
|filt_Q_V_13_q0          |   in|   17|   ap_memory|                         filt_Q_V_13|         array|
|filt_Q_V_13_address1    |  out|    5|   ap_memory|                         filt_Q_V_13|         array|
|filt_Q_V_13_ce1         |  out|    1|   ap_memory|                         filt_Q_V_13|         array|
|filt_Q_V_13_q1          |   in|   17|   ap_memory|                         filt_Q_V_13|         array|
|filt_Q_V_14_address0    |  out|    5|   ap_memory|                         filt_Q_V_14|         array|
|filt_Q_V_14_ce0         |  out|    1|   ap_memory|                         filt_Q_V_14|         array|
|filt_Q_V_14_q0          |   in|   17|   ap_memory|                         filt_Q_V_14|         array|
|filt_Q_V_14_address1    |  out|    5|   ap_memory|                         filt_Q_V_14|         array|
|filt_Q_V_14_ce1         |  out|    1|   ap_memory|                         filt_Q_V_14|         array|
|filt_Q_V_14_q1          |   in|   17|   ap_memory|                         filt_Q_V_14|         array|
|filt_1_Q_V_10_address0  |  out|    4|   ap_memory|                       filt_1_Q_V_10|         array|
|filt_1_Q_V_10_ce0       |  out|    1|   ap_memory|                       filt_1_Q_V_10|         array|
|filt_1_Q_V_10_we0       |  out|    1|   ap_memory|                       filt_1_Q_V_10|         array|
|filt_1_Q_V_10_d0        |  out|   18|   ap_memory|                       filt_1_Q_V_10|         array|
|filt_1_I_V_11_address0  |  out|    4|   ap_memory|                       filt_1_I_V_11|         array|
|filt_1_I_V_11_ce0       |  out|    1|   ap_memory|                       filt_1_I_V_11|         array|
|filt_1_I_V_11_we0       |  out|    1|   ap_memory|                       filt_1_I_V_11|         array|
|filt_1_I_V_11_d0        |  out|   18|   ap_memory|                       filt_1_I_V_11|         array|
|filt_1_Q_V_11_address0  |  out|    4|   ap_memory|                       filt_1_Q_V_11|         array|
|filt_1_Q_V_11_ce0       |  out|    1|   ap_memory|                       filt_1_Q_V_11|         array|
|filt_1_Q_V_11_we0       |  out|    1|   ap_memory|                       filt_1_Q_V_11|         array|
|filt_1_Q_V_11_d0        |  out|   18|   ap_memory|                       filt_1_Q_V_11|         array|
|filt_1_I_V_12_address0  |  out|    4|   ap_memory|                       filt_1_I_V_12|         array|
|filt_1_I_V_12_ce0       |  out|    1|   ap_memory|                       filt_1_I_V_12|         array|
|filt_1_I_V_12_we0       |  out|    1|   ap_memory|                       filt_1_I_V_12|         array|
|filt_1_I_V_12_d0        |  out|   18|   ap_memory|                       filt_1_I_V_12|         array|
|filt_1_Q_V_12_address0  |  out|    4|   ap_memory|                       filt_1_Q_V_12|         array|
|filt_1_Q_V_12_ce0       |  out|    1|   ap_memory|                       filt_1_Q_V_12|         array|
|filt_1_Q_V_12_we0       |  out|    1|   ap_memory|                       filt_1_Q_V_12|         array|
|filt_1_Q_V_12_d0        |  out|   18|   ap_memory|                       filt_1_Q_V_12|         array|
|filt_1_I_V_13_address0  |  out|    4|   ap_memory|                       filt_1_I_V_13|         array|
|filt_1_I_V_13_ce0       |  out|    1|   ap_memory|                       filt_1_I_V_13|         array|
|filt_1_I_V_13_we0       |  out|    1|   ap_memory|                       filt_1_I_V_13|         array|
|filt_1_I_V_13_d0        |  out|   18|   ap_memory|                       filt_1_I_V_13|         array|
|filt_1_Q_V_13_address0  |  out|    4|   ap_memory|                       filt_1_Q_V_13|         array|
|filt_1_Q_V_13_ce0       |  out|    1|   ap_memory|                       filt_1_Q_V_13|         array|
|filt_1_Q_V_13_we0       |  out|    1|   ap_memory|                       filt_1_Q_V_13|         array|
|filt_1_Q_V_13_d0        |  out|   18|   ap_memory|                       filt_1_Q_V_13|         array|
|filt_1_I_V_14_address0  |  out|    4|   ap_memory|                       filt_1_I_V_14|         array|
|filt_1_I_V_14_ce0       |  out|    1|   ap_memory|                       filt_1_I_V_14|         array|
|filt_1_I_V_14_we0       |  out|    1|   ap_memory|                       filt_1_I_V_14|         array|
|filt_1_I_V_14_d0        |  out|   18|   ap_memory|                       filt_1_I_V_14|         array|
|filt_1_Q_V_14_address0  |  out|    4|   ap_memory|                       filt_1_Q_V_14|         array|
|filt_1_Q_V_14_ce0       |  out|    1|   ap_memory|                       filt_1_Q_V_14|         array|
|filt_1_Q_V_14_we0       |  out|    1|   ap_memory|                       filt_1_Q_V_14|         array|
|filt_1_Q_V_14_d0        |  out|   18|   ap_memory|                       filt_1_Q_V_14|         array|
+------------------------+-----+-----+------------+------------------------------------+--------------+

