****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Fri May 30 18:15:12 2025
****************************************

  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[3][11] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[31] (output port clocked by clk_i)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: clk_i
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_i (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.34      0.34

  core_i/id_stage_i/register_file_i/mem_reg[3][11]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                   0.00      0.34 r
  core_i/id_stage_i/register_file_i/mem_reg[3][11]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                   0.08      0.42 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32106/X (SAEDRVT14_DEL_R2V3_2)
                                                   0.05      0.47 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32107/X (SAEDRVT14_DEL_R2V3_2)
                                                   0.06      0.53 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32108/X (SAEDRVT14_DEL_R2V3_2)
                                                   0.06      0.58 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32109/X (SAEDRVT14_DEL_R2V3_2)
                                                   0.06      0.64 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32110/X (SAEDRVT14_DEL_R2V3_1)
                                                   0.06      0.70 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32111/X (SAEDRVT14_DEL_R2V3_1)
                                                   0.06      0.77 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32112/X (SAEDRVT14_DEL_R2V3_1)
                                                   0.06      0.83 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32113/X (SAEDRVT14_DEL_R2V3_1)
                                                   0.06      0.89 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32114/X (SAEDRVT14_DEL_R2V3_2)
                                                   0.06      0.95 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32115/X (SAEDRVT14_DEL_R2V2_1)
                                                   0.04      0.99 f
  core_i/id_stage_i/register_file_i/CTS_copt_h_inst_32105/X (SAEDRVT14_DEL_R2V1_2)
                                                   0.04      1.04 f
  core_i/id_stage_i/register_file_i/U4276/X (SAEDRVT14_AO22_2)
                                                   0.03      1.07 f
  core_i/id_stage_i/register_file_i/U4277/X (SAEDRVT14_OR2_2)
                                                   0.02      1.09 f
  core_i/id_stage_i/register_file_i/U4281/X (SAEDRVT14_OR2_2)
                                                   0.02      1.11 f
  core_i/id_stage_i/register_file_i/U4289/X (SAEDRVT14_OA21_MM_2)
                                                   0.02      1.14 f
  core_i/id_stage_i/register_file_i/U4290/X (SAEDRVT14_OR2_2)
                                                   0.05      1.18 f
  core_i/id_stage_i/register_file_i/U3769/X (SAEDRVT14_AN2_MM_2)
                                                   0.04      1.22 f
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.05      1.27 f
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.30 f
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.33 f
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.35 f
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.38 f
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.40 f
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.43 f
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.46 f
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.48 f
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.51 f
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.53 f
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.56 f
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.58 f
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.61 f
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.63 f
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.66 f
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.69 f
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.71 f
  core_i/id_stage_i/r153/U1_29/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.03      1.74 f
  core_i/id_stage_i/r153/U1_30/CO (SAEDRVT14_ADDF_V2_2)
                                                   0.02      1.76 f
  core_i/id_stage_i/r153/U1_31/X (SAEDRVT14_EO3_2)
                                                   0.06      1.82 f
  core_i/id_stage_i/U1781/X (SAEDRVT14_AOI222_2)   0.05      1.87 r
  core_i/id_stage_i/U1780/X (SAEDRVT14_INV_S_2)    0.01      1.89 f
  core_i/if_stage_i/U316/X (SAEDRVT14_AOI21_V1_4)
                                                   0.01      1.90 r
  core_i/if_stage_i/CTS_copt_d_inst_67266/X (SAEDRVT14_INV_S_4)
                                                   0.02      1.91 f
  core_i/if_stage_i/CTS_copt_d_inst_67265/X (SAEDRVT14_INV_S_8)
                                                   0.02      1.93 r
  core_i/if_stage_i/U312/X (SAEDRVT14_AN4_2)       0.05      1.98 r
  core_i/if_stage_i/U224/X (SAEDRVT14_INV_S_2)     0.02      1.99 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U168/X (SAEDRVT14_AO22_2)
                                                   0.03      2.02 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U166/X (SAEDRVT14_OR2_2)
                                                   0.03      2.05 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U275/X (SAEDRVT14_AO22_4)
                                                   0.03      2.09 f
  instr_addr_o[31] (out)                           0.00      2.09 f
  data arrival time                                          2.09

  clock clk_i (rise edge)                          5.00      5.00
  clock network delay (ideal)                      0.13      5.13
  clock uncertainty                               -0.05      5.08
  output external delay                           -3.00      2.08
  data required time                                         2.08
  ------------------------------------------------------------------------
  data required time                                         2.08
  data arrival time                                         -2.09
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00


1
