### Question:
create a not gate

### Verilog:
 ```
 module top_module(
 input in,
 output reg out
 ); 
 always@(*) begin
out=~in;
 end
 endmodule
 ```

### System-Verilog:
```
module top_module(
input logic in,
output logic out
);
always_comb begin
out=~in;

end
endmodule
```

### Suggested Testbench:
```
module top_tb;
logic in;
logic out;
top_module dut (.in(in),.out(out));
initial begin
$monitor("time=%t, INPUTS: in=%b, b=%b, c=%b || OUTPUTS: w=%b,x=%b, y=%b, z=%b", $time, a,b,c,w,x,y,z);
a=1'b1; b=1'b1; c=1'b0;
#10
a=1'b0; b=1'b0; c=1'b1;
#10
$finish;
end
endmodule
```