library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

ENTITY ALU_SHR IS
	PORT(
		data		 :  IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		distance  : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		SHRresult : OUT STD_LOGIC_VECTOR(31 DOWNTO 0) -- Z holds the results of the operation on A/B and will drive the bus --> must be 64b for MUL
		);
END ENTITY ALU_SHR;

ARCHITECTURE behav OF ALU_SHR IS
	SIGNAL shift_result : STD_LOGIC_VECTOR(31 DOWNTO 0); -- temp vector 
	BEGIN
		PROCESS(data)
			BEGIN
				FOR j IN 0 TO 31 LOOP
					IF (j >= 0 AND j <= (31- TO_INTEGER(distance))) THEN -- if the index is within 0 to 31-distance then those are shifted bits --> grabbing bits from shift side --> shift distance applies both ways
						shift_result(j) <= (shift_result(j + TO_INTEGER(distance)));
					ELSE
						 shift_result(j) <= '0';-- else those are the new 0 bits comming in
					END IF;
				END LOOP;
		END PROCESS;
		SHRresult <= shift_result; -- assigning final value 
END ARCHITECTURE behav;
