#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021155bfb2c0 .scope module, "testbench_sequence_generator" "testbench_sequence_generator" 2 1;
 .timescale 0 0;
v0000021155c76f00_0 .var "clk", 0 0;
v0000021155c75b00_0 .net "data", 7 0, v0000021155c6c7c0_0;  1 drivers
v0000021155c76c80_0 .var "enable", 0 0;
v0000021155c75ba0_0 .var "rst_n", 0 0;
S_0000021155c15f00 .scope module, "uut" "sequence_generator" 2 8, 3 1 0, S_0000021155bfb2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 8 "data";
v0000021155c6c900_0 .net "active_enable", 0 0, v0000021155c6c360_0;  1 drivers
v0000021155c6c0e0_0 .net "active_reset", 0 0, v0000021155c6c540_0;  1 drivers
v0000021155c6c180_0 .net "clk", 0 0, v0000021155c76f00_0;  1 drivers
v0000021155c6cb80_0 .net "count", 2 0, v0000021155c162c0_0;  1 drivers
v0000021155c6c220_0 .net "data", 7 0, v0000021155c6c7c0_0;  alias, 1 drivers
v0000021155c6c2c0_0 .net "enable", 0 0, v0000021155c76c80_0;  1 drivers
v0000021155c6c4a0_0 .net "gated_clk", 0 0, v0000021155bfb450_0;  1 drivers
v0000021155c6cae0_0 .net "rst_n", 0 0, v0000021155c75ba0_0;  1 drivers
v0000021155c6cd60_0 .net "sequence_data", 7 0, v0000021155c6cf40_0;  1 drivers
v0000021155c75c40_0 .net "state", 2 0, v0000021155c6c5e0_0;  1 drivers
S_0000021155c16090 .scope module, "clock_gating_inst" "clock_gating" 3 34, 4 1 0, S_0000021155c15f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "gated_clk";
v0000021155bb6b40_0 .net "clk", 0 0, v0000021155c76f00_0;  alias, 1 drivers
v0000021155bb6d60_0 .net "enable", 0 0, v0000021155c76c80_0;  alias, 1 drivers
v0000021155bfb450_0 .var "gated_clk", 0 0;
E_0000021155bf82b0 .event posedge, v0000021155bb6b40_0;
S_0000021155c0fdb0 .scope module, "counter_inst" "counter" 3 22, 5 1 0, S_0000021155c15f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 3 "count";
v0000021155c16220_0 .net "clk", 0 0, v0000021155c76f00_0;  alias, 1 drivers
v0000021155c162c0_0 .var "count", 2 0;
v0000021155c0ff40_0 .net "enable", 0 0, v0000021155c6c360_0;  alias, 1 drivers
v0000021155c6ccc0_0 .net "rst_n", 0 0, v0000021155c6c540_0;  alias, 1 drivers
E_0000021155bf82f0/0 .event negedge, v0000021155c6ccc0_0;
E_0000021155bf82f0/1 .event posedge, v0000021155bb6b40_0;
E_0000021155bf82f0 .event/or E_0000021155bf82f0/0, E_0000021155bf82f0/1;
S_0000021155c0ffe0 .scope module, "enable_logic_inst" "enable_logic" 3 46, 6 1 0, S_0000021155c15f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /OUTPUT 1 "active_enable";
v0000021155c6c360_0 .var "active_enable", 0 0;
v0000021155c6c720_0 .net "enable", 0 0, v0000021155c76c80_0;  alias, 1 drivers
v0000021155c6c400_0 .net "state", 2 0, v0000021155c6c5e0_0;  alias, 1 drivers
E_0000021155bf8370 .event anyedge, v0000021155c6c400_0, v0000021155bb6d60_0;
S_0000021155c04230 .scope module, "output_register_inst" "output_register" 3 52, 7 1 0, S_0000021155c15f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
v0000021155c6c860_0 .net "clk", 0 0, v0000021155bfb450_0;  alias, 1 drivers
v0000021155c6cea0_0 .net "data_in", 7 0, v0000021155c6cf40_0;  alias, 1 drivers
v0000021155c6c7c0_0 .var "data_out", 7 0;
E_0000021155c0a7e0 .event posedge, v0000021155bfb450_0;
S_0000021155c043c0 .scope module, "reset_logic_inst" "reset_logic" 3 40, 8 1 0, S_0000021155c15f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "active_reset";
v0000021155c6c540_0 .var "active_reset", 0 0;
v0000021155c6c680_0 .net "enable", 0 0, v0000021155c76c80_0;  alias, 1 drivers
v0000021155c6ce00_0 .net "rst_n", 0 0, v0000021155c75ba0_0;  alias, 1 drivers
E_0000021155c09fa0 .event anyedge, v0000021155bb6d60_0, v0000021155c6ce00_0;
S_0000021155c0b9d0 .scope module, "sequence_rom_inst" "sequence_rom" 3 29, 9 1 0, S_0000021155c15f00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /OUTPUT 8 "data";
v0000021155c6cc20_0 .net "addr", 2 0, v0000021155c162c0_0;  alias, 1 drivers
v0000021155c6cf40_0 .var "data", 7 0;
E_0000021155c0a020 .event anyedge, v0000021155c162c0_0;
S_0000021155c0bb60 .scope module, "state_machine_inst" "state_machine_controller" 3 15, 10 1 0, S_0000021155c15f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 3 "state";
v0000021155c6c9a0_0 .net "clk", 0 0, v0000021155c76f00_0;  alias, 1 drivers
v0000021155c6c040_0 .net "enable", 0 0, v0000021155c76c80_0;  alias, 1 drivers
v0000021155c6ca40_0 .net "rst_n", 0 0, v0000021155c75ba0_0;  alias, 1 drivers
v0000021155c6c5e0_0 .var "state", 2 0;
E_0000021155c0a260/0 .event negedge, v0000021155c6ce00_0;
E_0000021155c0a260/1 .event posedge, v0000021155bb6b40_0;
E_0000021155c0a260 .event/or E_0000021155c0a260/0, E_0000021155c0a260/1;
    .scope S_0000021155c0bb60;
T_0 ;
    %wait E_0000021155c0a260;
    %load/vec4 v0000021155c6ca40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021155c6c5e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021155c6c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021155c6c5e0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0000021155c6c5e0_0;
    %addi 1, 0, 3;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0000021155c6c5e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021155c0fdb0;
T_1 ;
    %wait E_0000021155bf82f0;
    %load/vec4 v0000021155c6ccc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021155c162c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021155c0ff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000021155c162c0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0000021155c162c0_0;
    %addi 1, 0, 3;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0000021155c162c0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021155c0b9d0;
T_2 ;
    %wait E_0000021155c0a020;
    %load/vec4 v0000021155c6cc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 175, 0, 8;
    %assign/vec4 v0000021155c6cf40_0, 0;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000021155c6cf40_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0000021155c6cf40_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 120, 0, 8;
    %assign/vec4 v0000021155c6cf40_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000021155c6cf40_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0000021155c6cf40_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0000021155c6cf40_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 141, 0, 8;
    %assign/vec4 v0000021155c6cf40_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021155c16090;
T_3 ;
    %wait E_0000021155bf82b0;
    %load/vec4 v0000021155bb6d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000021155bb6b40_0;
    %assign/vec4 v0000021155bfb450_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021155bfb450_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021155c043c0;
T_4 ;
    %wait E_0000021155c09fa0;
    %load/vec4 v0000021155c6ce00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0000021155c6c680_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021155c6c540_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021155c6c540_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021155c0ffe0;
T_5 ;
    %wait E_0000021155bf8370;
    %load/vec4 v0000021155c6c720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000021155c6c400_0;
    %pushi/vec4 7, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021155c6c360_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021155c6c360_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021155c04230;
T_6 ;
    %wait E_0000021155c0a7e0;
    %load/vec4 v0000021155c6cea0_0;
    %assign/vec4 v0000021155c6c7c0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021155bfb2c0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000021155c76f00_0;
    %inv;
    %store/vec4 v0000021155c76f00_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021155bfb2c0;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "sequence_generator.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021155bfb2c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021155c76f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021155c75ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021155c76c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021155c75ba0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021155c76c80_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000021155c75b00_0;
    %cmpi/ne 175, 0, 8;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 34 "$display", "Test failed with value: %h", v0000021155c75b00_0 {0 0 0};
T_8.0 ;
    %delay 10, 0;
    %load/vec4 v0000021155c75b00_0;
    %cmpi/ne 188, 0, 8;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 2 35 "$display", "Test failed with value: %h", v0000021155c75b00_0 {0 0 0};
T_8.2 ;
    %delay 10, 0;
    %load/vec4 v0000021155c75b00_0;
    %cmpi/ne 226, 0, 8;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 2 36 "$display", "Test failed with value: %h", v0000021155c75b00_0 {0 0 0};
T_8.4 ;
    %delay 10, 0;
    %load/vec4 v0000021155c75b00_0;
    %cmpi/ne 120, 0, 8;
    %jmp/0xz  T_8.6, 4;
    %vpi_call 2 37 "$display", "Test failed with value: %h", v0000021155c75b00_0 {0 0 0};
T_8.6 ;
    %delay 10, 0;
    %load/vec4 v0000021155c75b00_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_8.8, 4;
    %vpi_call 2 38 "$display", "Test failed with value: %h", v0000021155c75b00_0 {0 0 0};
T_8.8 ;
    %delay 10, 0;
    %load/vec4 v0000021155c75b00_0;
    %cmpi/ne 226, 0, 8;
    %jmp/0xz  T_8.10, 4;
    %vpi_call 2 39 "$display", "Test failed with value: %h", v0000021155c75b00_0 {0 0 0};
T_8.10 ;
    %delay 10, 0;
    %load/vec4 v0000021155c75b00_0;
    %cmpi/ne 11, 0, 8;
    %jmp/0xz  T_8.12, 4;
    %vpi_call 2 40 "$display", "Test failed with value: %h", v0000021155c75b00_0 {0 0 0};
T_8.12 ;
    %delay 10, 0;
    %load/vec4 v0000021155c75b00_0;
    %cmpi/ne 141, 0, 8;
    %jmp/0xz  T_8.14, 4;
    %vpi_call 2 41 "$display", "Test failed with value: %h", v0000021155c75b00_0 {0 0 0};
T_8.14 ;
    %vpi_call 2 47 "$display", "All tests passed!" {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\sequence_generator.v";
    ".\clock_gating.v";
    ".\conter.v";
    ".\enable_logic.v";
    ".\output_register.v";
    ".\reset_logic.v";
    ".\sequence_rom.v";
    ".\state_machine_controller.v";
