{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674049866074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674049866074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 16:51:05 2023 " "Processing started: Wed Jan 18 16:51:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674049866074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049866074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proje4 -c proje4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proje4 -c proje4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049866074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674049866574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674049866574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorop.v 1 1 " "Found 1 design units, including 1 entities, in source file xorop.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorop " "Found entity 1: xorop" {  } { { "xorop.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/xorop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "right_shifter.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/right_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orop.v 1 1 " "Found 1 design units, including 1 entities, in source file orop.v" { { "Info" "ISGN_ENTITY_NAME" "1 orop " "Found entity 1: orop" {  } { { "orop.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/orop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norop.v 1 1 " "Found 1 design units, including 1 entities, in source file norop.v" { { "Info" "ISGN_ENTITY_NAME" "1 norop " "Found entity 1: norop" {  } { { "norop.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/norop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_x_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_x_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_x_1 " "Found entity 1: mux_8_x_1" {  } { { "mux_8_x_1.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux_8_x_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_x_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_x_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "mux_2_x_1.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux_2_x_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shifter " "Found entity 1: left_shifter" {  } { { "left_shifter.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/left_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_ripple_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple_adder_subtractor " "Found entity 1: carry_ripple_adder_subtractor" {  } { { "carry_ripple_adder_subtractor.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/carry_ripple_adder_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andop2.v 1 1 " "Found 1 design units, including 1 entities, in source file andop2.v" { { "Info" "ISGN_ENTITY_NAME" "1 andop2 " "Found entity 1: andop2" {  } { { "andop2.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/andop2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatane_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file concatane_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 concatane_32_bit " "Found entity 1: concatane_32_bit" {  } { { "concatane_32_bit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/concatane_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_shampt.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_shampt.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_shamt " "Found entity 1: extend_shamt" {  } { { "extend_shampt.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/extend_shampt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_bits " "Found entity 1: mux3_bits" {  } { { "mux3_bits.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux3_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rBtemp rbtemp mips32_single_cycle.v(6) " "Verilog HDL Declaration information at mips32_single_cycle.v(6): object \"rBtemp\" differs only in case from object \"rbtemp\" in the same scope" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674049873613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rB RB mips32_single_cycle.v(6) " "Verilog HDL Declaration information at mips32_single_cycle.v(6): object \"rB\" differs only in case from object \"RB\" in the same scope" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674049873614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rA RA mips32_single_cycle.v(6) " "Verilog HDL Declaration information at mips32_single_cycle.v(6): object \"rA\" differs only in case from object \"RA\" in the same scope" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674049873614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32_single_cycle " "Found entity 1: mips32_single_cycle" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/zero_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_imm.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend_imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_imm " "Found entity 1: sign_extend_imm" {  } { { "sign_extend_imm.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/sign_extend_imm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_bits " "Found entity 1: mux5_bits" {  } { { "mux5_bits.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux5_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextpc.v 1 1 " "Found 1 design units, including 1 entities, in source file nextpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nextPC " "Found entity 1: nextPC" {  } { { "nextPC.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/nextPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_address.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_address " "Found entity 1: jump_address" {  } { { "jump_address.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/jump_address.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andop.v 1 1 " "Found 1 design units, including 1 entities, in source file andop.v" { { "Info" "ISGN_ENTITY_NAME" "1 andop " "Found entity 1: andop" {  } { { "andop.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/andop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674049873673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049873673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 control_unit.v(16) " "Verilog HDL Implicit Net warning at control_unit.v(16): created implicit net for \"n4\"" {  } { { "control_unit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/control_unit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips32_single_cycle " "Elaborating entity \"mips32_single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674049873816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextPC nextPC:pr " "Elaborating entity \"nextPC\" for hierarchy \"nextPC:pr\"" {  } { { "mips32_single_cycle.v" "pr" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instructions " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instructions\"" {  } { { "mips32_single_cycle.v" "instructions" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873862 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "instr_mem instr_mem.v(6) " "Verilog HDL warning at instr_mem.v(6): object instr_mem used but never assigned" {  } { { "instr_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/instr_mem.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1674049873871 "|mips32_single_cycle|instr_mem:instructions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:signal " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:signal\"" {  } { { "mips32_single_cycle.v" "signal" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873871 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "signExtend_signal control_unit.v(5) " "Output port \"signExtend_signal\" at control_unit.v(5) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/control_unit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674049873882 "|mips32_single_cycle|control_unit:signal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zeroExtend_signal control_unit.v(5) " "Output port \"zeroExtend_signal\" at control_unit.v(5) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/control_unit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674049873882 "|mips32_single_cycle|control_unit:signal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jump_signal control_unit.v(5) " "Output port \"jump_signal\" at control_unit.v(5) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/control_unit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674049873882 "|mips32_single_cycle|control_unit:signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_bits mux5_bits:mx5 " "Elaborating entity \"mux5_bits\" for hierarchy \"mux5_bits:mx5\"" {  } { { "mips32_single_cycle.v" "mx5" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:mips " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:mips\"" {  } { { "mips32_single_cycle.v" "mips" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:cont " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:cont\"" {  } { { "mips32_single_cycle.v" "cont" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 alu_control:cont\|mux_2x1:mx1 " "Elaborating entity \"mux_2x1\" for hierarchy \"alu_control:cont\|mux_2x1:mx1\"" {  } { { "alu_control.v" "mx1" { Text "C:/Users/ersel/Documents/proje/proje4/alu_control.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_bits alu_control:cont\|mux3_bits:mx3 " "Elaborating entity \"mux3_bits\" for hierarchy \"alu_control:cont\|mux3_bits:mx3\"" {  } { { "alu_control.v" "mx3" { Text "C:/Users/ersel/Documents/proje/proje4/alu_control.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_2_x_1:mx " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_2_x_1:mx\"" {  } { { "mips32_single_cycle.v" "mx" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andop2 mux_2_x_1:mx\|andop2:and1 " "Elaborating entity \"andop2\" for hierarchy \"mux_2_x_1:mx\|andop2:and1\"" {  } { { "mux_2_x_1.v" "and1" { Text "C:/Users/ersel/Documents/proje/proje4/mux_2_x_1.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orop mux_2_x_1:mx\|orop:or1 " "Elaborating entity \"orop\" for hierarchy \"mux_2_x_1:mx\|orop:or1\"" {  } { { "mux_2_x_1.v" "or1" { Text "C:/Users/ersel/Documents/proje/proje4/mux_2_x_1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_shamt extend_shamt:e_shamt " "Elaborating entity \"extend_shamt\" for hierarchy \"extend_shamt:e_shamt\"" {  } { { "mips32_single_cycle.v" "e_shamt" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:zE " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:zE\"" {  } { { "mips32_single_cycle.v" "zE" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_imm sign_extend_imm:sE " "Elaborating entity \"sign_extend_imm\" for hierarchy \"sign_extend_imm:sE\"" {  } { { "mips32_single_cycle.v" "sE" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049873970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 alu32:alu " "Elaborating entity \"alu32\" for hierarchy \"alu32:alu\"" {  } { { "mips32_single_cycle.v" "alu" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_ripple_adder_subtractor alu32:alu\|carry_ripple_adder_subtractor:call " "Elaborating entity \"carry_ripple_adder_subtractor\" for hierarchy \"alu32:alu\|carry_ripple_adder_subtractor:call\"" {  } { { "alu32.v" "call" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu32:alu\|carry_ripple_adder_subtractor:call\|full_adder:fa " "Elaborating entity \"full_adder\" for hierarchy \"alu32:alu\|carry_ripple_adder_subtractor:call\|full_adder:fa\"" {  } { { "carry_ripple_adder_subtractor.v" "fa" { Text "C:/Users/ersel/Documents/proje/proje4/carry_ripple_adder_subtractor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andop alu32:alu\|andop:op1 " "Elaborating entity \"andop\" for hierarchy \"alu32:alu\|andop:op1\"" {  } { { "alu32.v" "op1" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorop alu32:alu\|xorop:op3 " "Elaborating entity \"xorop\" for hierarchy \"alu32:alu\|xorop:op3\"" {  } { { "alu32.v" "op3" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norop alu32:alu\|norop:op4 " "Elaborating entity \"norop\" for hierarchy \"alu32:alu\|norop:op4\"" {  } { { "alu32.v" "op4" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shifter alu32:alu\|right_shifter:op5 " "Elaborating entity \"right_shifter\" for hierarchy \"alu32:alu\|right_shifter:op5\"" {  } { { "alu32.v" "op5" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shifter alu32:alu\|left_shifter:op6 " "Elaborating entity \"left_shifter\" for hierarchy \"alu32:alu\|left_shifter:op6\"" {  } { { "alu32.v" "op6" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_x_1 alu32:alu\|mux_8_x_1:mux " "Elaborating entity \"mux_8_x_1\" for hierarchy \"alu32:alu\|mux_8_x_1:mux\"" {  } { { "alu32.v" "mux" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_memory " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_memory\"" {  } { { "mips32_single_cycle.v" "data_memory" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874184 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data data_mem.v(10) " "Verilog HDL Always Construct warning at data_mem.v(10): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_mem.v(10) " "Inferred latch for \"read_data\[0\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_mem.v(10) " "Inferred latch for \"read_data\[1\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_mem.v(10) " "Inferred latch for \"read_data\[2\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_mem.v(10) " "Inferred latch for \"read_data\[3\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_mem.v(10) " "Inferred latch for \"read_data\[4\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_mem.v(10) " "Inferred latch for \"read_data\[5\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_mem.v(10) " "Inferred latch for \"read_data\[6\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_mem.v(10) " "Inferred latch for \"read_data\[7\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_mem.v(10) " "Inferred latch for \"read_data\[8\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_mem.v(10) " "Inferred latch for \"read_data\[9\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_mem.v(10) " "Inferred latch for \"read_data\[10\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_mem.v(10) " "Inferred latch for \"read_data\[11\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_mem.v(10) " "Inferred latch for \"read_data\[12\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_mem.v(10) " "Inferred latch for \"read_data\[13\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_mem.v(10) " "Inferred latch for \"read_data\[14\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_mem.v(10) " "Inferred latch for \"read_data\[15\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_mem.v(10) " "Inferred latch for \"read_data\[16\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874214 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_mem.v(10) " "Inferred latch for \"read_data\[17\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_mem.v(10) " "Inferred latch for \"read_data\[18\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_mem.v(10) " "Inferred latch for \"read_data\[19\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_mem.v(10) " "Inferred latch for \"read_data\[20\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_mem.v(10) " "Inferred latch for \"read_data\[21\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_mem.v(10) " "Inferred latch for \"read_data\[22\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_mem.v(10) " "Inferred latch for \"read_data\[23\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_mem.v(10) " "Inferred latch for \"read_data\[24\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_mem.v(10) " "Inferred latch for \"read_data\[25\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_mem.v(10) " "Inferred latch for \"read_data\[26\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_mem.v(10) " "Inferred latch for \"read_data\[27\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_mem.v(10) " "Inferred latch for \"read_data\[28\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_mem.v(10) " "Inferred latch for \"read_data\[29\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_mem.v(10) " "Inferred latch for \"read_data\[30\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_mem.v(10) " "Inferred latch for \"read_data\[31\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049874215 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatane_32_bit concatane_32_bit:con " "Elaborating entity \"concatane_32_bit\" for hierarchy \"concatane_32_bit:con\"" {  } { { "mips32_single_cycle.v" "con" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_address jump_address:j " "Elaborating entity \"jump_address\" for hierarchy \"jump_address:j\"" {  } { { "mips32_single_cycle.v" "j" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049874227 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips_registers:mips\|registers " "RAM logic \"mips_registers:mips\|registers\" is uninferred due to asynchronous read logic" {  } { { "mips_registers.v" "registers" { Text "C:/Users/ersel/Documents/proje/proje4/mips_registers.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1674049875206 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1674049875206 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674049875435 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] GND " "Pin \"result\[1\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[2\] GND " "Pin \"result\[2\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[3\] GND " "Pin \"result\[3\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[4\] GND " "Pin \"result\[4\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[5\] GND " "Pin \"result\[5\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[6\] GND " "Pin \"result\[6\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[7\] GND " "Pin \"result\[7\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[8\] GND " "Pin \"result\[8\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[9\] GND " "Pin \"result\[9\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[10\] GND " "Pin \"result\[10\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[11\] GND " "Pin \"result\[11\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[12\] GND " "Pin \"result\[12\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[13\] GND " "Pin \"result\[13\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[14\] GND " "Pin \"result\[14\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[15\] GND " "Pin \"result\[15\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[16\] GND " "Pin \"result\[16\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[17\] GND " "Pin \"result\[17\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[18\] GND " "Pin \"result\[18\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[19\] GND " "Pin \"result\[19\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[20\] GND " "Pin \"result\[20\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[21\] GND " "Pin \"result\[21\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[22\] GND " "Pin \"result\[22\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[23\] GND " "Pin \"result\[23\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[24\] GND " "Pin \"result\[24\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[25\] GND " "Pin \"result\[25\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[26\] GND " "Pin \"result\[26\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[27\] GND " "Pin \"result\[27\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[28\] GND " "Pin \"result\[28\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[29\] GND " "Pin \"result\[29\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[30\] GND " "Pin \"result\[30\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[31\] GND " "Pin \"result\[31\]\" is stuck at GND" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674049875497 "|mips32_single_cycle|result[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674049875497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "992 " "992 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674049875615 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ersel/Documents/proje/proje4/output_files/proje4.map.smsg " "Generated suppressed messages file C:/Users/ersel/Documents/proje/proje4/output_files/proje4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049875913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674049876319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674049876319 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674049876827 "|mips32_single_cycle|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1674049876827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674049876827 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674049876827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674049876827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674049876852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 16:51:16 2023 " "Processing ended: Wed Jan 18 16:51:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674049876852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674049876852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674049876852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674049876852 ""}
