design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_my_AXI_forUART_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_my_AXI_forUART_0_0/sim/design_1_my_AXI_forUART_0_0.v,incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_rst_ps7_0_125M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_125M_0/sim/design_1_rst_ps7_0_125M_0.vhd,incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_UART_TX_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_UART_TX_0_0/sim/design_1_UART_TX_0_0.v,incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_UART_RX_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_UART_RX_0_0/sim/design_1_UART_RX_0_0.v,incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../my_AXI_UART.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
