// Seed: 1364092782
module module_0 (
    input logic id_0,
    output id_1,
    input reg id_2,
    output id_3,
    input id_4
);
  always id_1 <= id_2;
endmodule
`endcelldefine `timescale 1ps / 1ps
