Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 29 10:31:25 2023
| Host         : Arnav-G15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sys_top_timing_summary_routed.rpt -pb sys_top_timing_summary_routed.pb -rpx sys_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sys_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       50          
TIMING-20  Warning           Non-clocked latch                                                 21          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (189)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (154)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (42)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (189)
--------------------------
 There are 50 register/latch pins with no clock driven by root clock pin: clk_div_128_inst/clk_divider_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myuart_inst/state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myuart_inst/state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myuart_inst/state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myuart_inst/state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/FSM_onehot_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (154)
--------------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (42)
-------------------------------
 There are 42 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.242        0.000                      0                   69        0.044        0.000                      0                   69        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_100m                  {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0    {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0_1  {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0_1    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0         77.242        0.000                      0                   69        0.228        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0_1       77.253        0.000                      0                   69        0.228        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12288k_clk_wiz_0_1  clk_12288k_clk_wiz_0         77.242        0.000                      0                   69        0.044        0.000                      0                   69  
clk_12288k_clk_wiz_0    clk_12288k_clk_wiz_0_1       77.242        0.000                      0                   69        0.044        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clk_12288k_clk_wiz_0                            
(none)                  clk_12288k_clk_wiz_0_1                          
(none)                  clkfbout_clk_wiz_0                              
(none)                  clkfbout_clk_wiz_0_1                            
(none)                                          clk_12288k_clk_wiz_0    
(none)                                          clk_12288k_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[3]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.455ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.842ns (24.174%)  route 2.641ns (75.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.890 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.633     2.610    adc_ctrl_inst/data_0
    SLICE_X4Y28          FDRE                                         r  adc_ctrl_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    79.890    adc_ctrl_inst/CLK
    SLICE_X4Y28          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.564    80.454    
                         clock uncertainty           -0.184    80.270    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.065    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         80.065    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 77.455    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.604ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.842ns (24.855%)  route 2.546ns (75.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.537     2.514    adc_ctrl_inst/data_0
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169    80.118    adc_ctrl_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 77.604    

Slack (MET) :             77.604ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.842ns (24.855%)  route 2.546ns (75.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.537     2.514    adc_ctrl_inst/data_0
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169    80.118    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 77.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.157    -0.297    adc_ctrl_inst/data_i[9]
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.070    -0.525    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.266    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.223 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    clk_div_128_inst/plusOp[1]
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.131    -0.486    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  adc_ctrl_inst/data_i_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.319    adc_ctrl_inst/data_i[6]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.011    -0.585    adc_ctrl_inst/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.861%)  route 0.133ns (35.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  clk_div_128_inst/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.133    -0.336    clk_div_128_inst/clk_divider_reg_n_0_[1]
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.098    -0.238 r  clk_div_128_inst/clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    clk_div_128_inst/plusOp[5]
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092    -0.509    clk_div_128_inst/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.226ns (61.957%)  route 0.139ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  clk_div_128_inst/clk_divider_reg[4]/Q
                         net (fo=3, routed)           0.139    -0.351    clk_div_128_inst/clk_divider_reg_n_0_[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.098    -0.253 r  clk_div_128_inst/clk_divider[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    clk_div_128_inst/plusOp[6]
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092    -0.525    clk_div_128_inst/clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.132%)  route 0.136ns (47.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  adc_ctrl_inst/data_i_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.312    adc_ctrl_inst/data_i[5]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.010    -0.586    adc_ctrl_inst/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.945%)  route 0.159ns (46.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.098    -0.379    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.334 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.061    -0.273    clk_div_128_inst/plusOp[2]
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.070    -0.547    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.266    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.221 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    clk_div_128_inst/plusOp[0]
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120    -0.497    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.998%)  route 0.186ns (50.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595    -0.586    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=8, routed)           0.186    -0.259    adc_ctrl_inst/cnt_reg[3]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045    -0.214 r  adc_ctrl_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    adc_ctrl_inst/plusOp__0[6]
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866    -0.824    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.092    -0.494    adc_ctrl_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.808%)  route 0.187ns (50.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595    -0.586    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           0.187    -0.258    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    adc_ctrl_inst/plusOp__0[5]
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866    -0.824    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.092    -0.494    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y44      adc_ctrl_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y44      adc_ctrl_inst/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.253ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.092    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.253    

Slack (MET) :             77.253ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.092    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.253    

Slack (MET) :             77.253ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.092    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.253    

Slack (MET) :             77.253ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[3]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.092    adc_ctrl_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.253    

Slack (MET) :             77.466ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.842ns (24.174%)  route 2.641ns (75.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.890 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.633     2.610    adc_ctrl_inst/data_0
    SLICE_X4Y28          FDRE                                         r  adc_ctrl_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    79.890    adc_ctrl_inst/CLK
    SLICE_X4Y28          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.564    80.454    
                         clock uncertainty           -0.173    80.281    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.076    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         80.076    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 77.466    

Slack (MET) :             77.542ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.092    adc_ctrl_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.542    

Slack (MET) :             77.542ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.092    adc_ctrl_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.542    

Slack (MET) :             77.542ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.092    adc_ctrl_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.542    

Slack (MET) :             77.615ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.842ns (24.855%)  route 2.546ns (75.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.537     2.514    adc_ctrl_inst/data_0
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169    80.129    adc_ctrl_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                         80.129    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 77.615    

Slack (MET) :             77.615ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.842ns (24.855%)  route 2.546ns (75.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.537     2.514    adc_ctrl_inst/data_0
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169    80.129    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         80.129    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 77.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.157    -0.297    adc_ctrl_inst/data_i[9]
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.070    -0.525    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.266    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.223 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    clk_div_128_inst/plusOp[1]
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.131    -0.486    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  adc_ctrl_inst/data_i_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.319    adc_ctrl_inst/data_i[6]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.011    -0.585    adc_ctrl_inst/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.861%)  route 0.133ns (35.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  clk_div_128_inst/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.133    -0.336    clk_div_128_inst/clk_divider_reg_n_0_[1]
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.098    -0.238 r  clk_div_128_inst/clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    clk_div_128_inst/plusOp[5]
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092    -0.509    clk_div_128_inst/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.226ns (61.957%)  route 0.139ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  clk_div_128_inst/clk_divider_reg[4]/Q
                         net (fo=3, routed)           0.139    -0.351    clk_div_128_inst/clk_divider_reg_n_0_[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.098    -0.253 r  clk_div_128_inst/clk_divider[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    clk_div_128_inst/plusOp[6]
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092    -0.525    clk_div_128_inst/clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.132%)  route 0.136ns (47.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  adc_ctrl_inst/data_i_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.312    adc_ctrl_inst/data_i[5]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.010    -0.586    adc_ctrl_inst/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.945%)  route 0.159ns (46.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.098    -0.379    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.334 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.061    -0.273    clk_div_128_inst/plusOp[2]
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.070    -0.547    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.266    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.221 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    clk_div_128_inst/plusOp[0]
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120    -0.497    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.998%)  route 0.186ns (50.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595    -0.586    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=8, routed)           0.186    -0.259    adc_ctrl_inst/cnt_reg[3]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045    -0.214 r  adc_ctrl_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    adc_ctrl_inst/plusOp__0[6]
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866    -0.824    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.092    -0.494    adc_ctrl_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.808%)  route 0.187ns (50.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595    -0.586    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           0.187    -0.258    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    adc_ctrl_inst/plusOp__0[5]
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866    -0.824    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.092    -0.494    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y44      adc_ctrl_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y44      adc_ctrl_inst/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y45      adc_ctrl_inst/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[3]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.455ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.842ns (24.174%)  route 2.641ns (75.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.890 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.633     2.610    adc_ctrl_inst/data_0
    SLICE_X4Y28          FDRE                                         r  adc_ctrl_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    79.890    adc_ctrl_inst/CLK
    SLICE_X4Y28          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.564    80.454    
                         clock uncertainty           -0.184    80.270    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.065    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         80.065    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 77.455    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.604ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.842ns (24.855%)  route 2.546ns (75.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.537     2.514    adc_ctrl_inst/data_0
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169    80.118    adc_ctrl_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 77.604    

Slack (MET) :             77.604ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.842ns (24.855%)  route 2.546ns (75.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.537     2.514    adc_ctrl_inst/data_0
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169    80.118    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 77.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.157    -0.297    adc_ctrl_inst/data_i[9]
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.184    -0.411    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.070    -0.341    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.266    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.223 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    clk_div_128_inst/plusOp[1]
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.184    -0.433    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.131    -0.302    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  adc_ctrl_inst/data_i_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.319    adc_ctrl_inst/data_i[6]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.184    -0.412    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.011    -0.401    adc_ctrl_inst/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.861%)  route 0.133ns (35.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  clk_div_128_inst/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.133    -0.336    clk_div_128_inst/clk_divider_reg_n_0_[1]
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.098    -0.238 r  clk_div_128_inst/clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    clk_div_128_inst/plusOp[5]
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/C
                         clock pessimism              0.254    -0.601    
                         clock uncertainty            0.184    -0.417    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092    -0.325    clk_div_128_inst/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.226ns (61.957%)  route 0.139ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  clk_div_128_inst/clk_divider_reg[4]/Q
                         net (fo=3, routed)           0.139    -0.351    clk_div_128_inst/clk_divider_reg_n_0_[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.098    -0.253 r  clk_div_128_inst/clk_divider[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    clk_div_128_inst/plusOp[6]
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.184    -0.433    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092    -0.341    clk_div_128_inst/clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.132%)  route 0.136ns (47.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  adc_ctrl_inst/data_i_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.312    adc_ctrl_inst/data_i[5]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.184    -0.412    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.010    -0.402    adc_ctrl_inst/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.945%)  route 0.159ns (46.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.098    -0.379    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.334 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.061    -0.273    clk_div_128_inst/plusOp[2]
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.184    -0.433    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.070    -0.363    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.266    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.221 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    clk_div_128_inst/plusOp[0]
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.184    -0.433    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120    -0.313    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.998%)  route 0.186ns (50.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595    -0.586    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=8, routed)           0.186    -0.259    adc_ctrl_inst/cnt_reg[3]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045    -0.214 r  adc_ctrl_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    adc_ctrl_inst/plusOp__0[6]
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866    -0.824    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.184    -0.402    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.092    -0.310    adc_ctrl_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.808%)  route 0.187ns (50.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595    -0.586    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           0.187    -0.258    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    adc_ctrl_inst/plusOp__0[5]
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866    -0.824    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.184    -0.402    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.092    -0.310    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.242ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.842ns (22.680%)  route 2.871ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.862     2.839    adc_ctrl_inst/data_0
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[3]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 77.242    

Slack (MET) :             77.455ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.842ns (24.174%)  route 2.641ns (75.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.890 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.633     2.610    adc_ctrl_inst/data_0
    SLICE_X4Y28          FDRE                                         r  adc_ctrl_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    79.890    adc_ctrl_inst/CLK
    SLICE_X4Y28          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.564    80.454    
                         clock uncertainty           -0.184    80.270    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.065    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         80.065    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 77.455    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.842ns (24.594%)  route 2.582ns (75.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.573     2.550    adc_ctrl_inst/data_0
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.081    adc_ctrl_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.604ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.842ns (24.855%)  route 2.546ns (75.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.537     2.514    adc_ctrl_inst/data_0
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169    80.118    adc_ctrl_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 77.604    

Slack (MET) :             77.604ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.842ns (24.855%)  route 2.546ns (75.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.638    -0.874    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.419    -0.455 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=10, routed)          1.015     0.561    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.299     0.860 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.993     1.853    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.977 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.537     2.514    adc_ctrl_inst/data_0
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169    80.118    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 77.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.157    -0.297    adc_ctrl_inst/data_i[9]
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.184    -0.411    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.070    -0.341    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.266    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.223 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    clk_div_128_inst/plusOp[1]
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.184    -0.433    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.131    -0.302    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  adc_ctrl_inst/data_i_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.319    adc_ctrl_inst/data_i[6]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.184    -0.412    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.011    -0.401    adc_ctrl_inst/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.861%)  route 0.133ns (35.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  clk_div_128_inst/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.133    -0.336    clk_div_128_inst/clk_divider_reg_n_0_[1]
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.098    -0.238 r  clk_div_128_inst/clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    clk_div_128_inst/plusOp[5]
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/C
                         clock pessimism              0.254    -0.601    
                         clock uncertainty            0.184    -0.417    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092    -0.325    clk_div_128_inst/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.226ns (61.957%)  route 0.139ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  clk_div_128_inst/clk_divider_reg[4]/Q
                         net (fo=3, routed)           0.139    -0.351    clk_div_128_inst/clk_divider_reg_n_0_[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.098    -0.253 r  clk_div_128_inst/clk_divider[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    clk_div_128_inst/plusOp[6]
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X45Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.184    -0.433    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092    -0.341    clk_div_128_inst/clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.132%)  route 0.136ns (47.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  adc_ctrl_inst/data_i_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.312    adc_ctrl_inst/data_i[5]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.184    -0.412    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.010    -0.402    adc_ctrl_inst/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.945%)  route 0.159ns (46.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.098    -0.379    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.334 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.061    -0.273    clk_div_128_inst/plusOp[2]
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X44Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.184    -0.433    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.070    -0.363    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.617    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.266    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.221 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    clk_div_128_inst/plusOp[0]
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.856    clk_div_128_inst/clk_12288k
    SLICE_X46Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.184    -0.433    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120    -0.313    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.998%)  route 0.186ns (50.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595    -0.586    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=8, routed)           0.186    -0.259    adc_ctrl_inst/cnt_reg[3]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045    -0.214 r  adc_ctrl_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    adc_ctrl_inst/plusOp__0[6]
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866    -0.824    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.184    -0.402    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.092    -0.310    adc_ctrl_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.808%)  route 0.187ns (50.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595    -0.586    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           0.187    -0.258    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    adc_ctrl_inst/plusOp__0[5]
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866    -0.824    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.184    -0.402    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.092    -0.310    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.098    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myuart_inst/sout_reg/G
                            (positive level-sensitive latch)
  Destination:            sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 4.281ns (49.900%)  route 4.298ns (50.100%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          LDCE                         0.000     0.000 r  myuart_inst/sout_reg/G
    SLICE_X7Y34          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  myuart_inst/sout_reg/Q
                         net (fo=1, routed)           4.298     5.061    sout_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.579 r  sout_OBUF_inst/O
                         net (fo=0)                   0.000     8.579    sout
    A18                                                               r  sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myuart_inst/busy_reg/G
                            (positive level-sensitive latch)
  Destination:            led_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 4.268ns (62.092%)  route 2.605ns (37.908%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          LDCE                         0.000     0.000 r  myuart_inst/busy_reg/G
    SLICE_X7Y34          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  myuart_inst/busy_reg/Q
                         net (fo=1, routed)           2.605     3.368    led_busy_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.873 r  led_busy_OBUF_inst/O
                         net (fo=0)                   0.000     6.873    led_busy
    U16                                                               r  led_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/signed_adc_last_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.295ns  (logic 1.565ns (29.560%)  route 3.730ns (70.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.752     4.193    symb_det_inst/clr_IBUF
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.124     4.317 r  symb_det_inst/note_clk_counter[0]_i_1/O
                         net (fo=19, routed)          0.978     5.295    symb_det_inst/p_0_in__0
    SLICE_X1Y29          FDRE                                         r  symb_det_inst/signed_adc_last_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            myuart_inst/bitposition_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.166ns  (logic 1.594ns (30.859%)  route 3.572ns (69.141%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.752     4.193    myuart_inst/clr_IBUF
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.153     4.346 r  myuart_inst/baudcounter[3]_i_1/O
                         net (fo=8, routed)           0.820     5.166    myuart_inst/baudcounter[3]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  myuart_inst/bitposition_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            myuart_inst/bitposition_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.166ns  (logic 1.594ns (30.859%)  route 3.572ns (69.141%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.752     4.193    myuart_inst/clr_IBUF
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.153     4.346 r  myuart_inst/baudcounter[3]_i_1/O
                         net (fo=8, routed)           0.820     5.166    myuart_inst/baudcounter[3]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  myuart_inst/bitposition_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            myuart_inst/bitposition_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.166ns  (logic 1.594ns (30.859%)  route 3.572ns (69.141%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.752     4.193    myuart_inst/clr_IBUF
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.153     4.346 r  myuart_inst/baudcounter[3]_i_1/O
                         net (fo=8, routed)           0.820     5.166    myuart_inst/baudcounter[3]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  myuart_inst/bitposition_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            myuart_inst/bitposition_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.166ns  (logic 1.594ns (30.859%)  route 3.572ns (69.141%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.752     4.193    myuart_inst/clr_IBUF
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.153     4.346 r  myuart_inst/baudcounter[3]_i_1/O
                         net (fo=8, routed)           0.820     5.166    myuart_inst/baudcounter[3]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  myuart_inst/bitposition_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/last_note_clk_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.155ns  (logic 1.565ns (30.362%)  route 3.590ns (69.638%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.752     4.193    symb_det_inst/clr_IBUF
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.124     4.317 r  symb_det_inst/note_clk_counter[0]_i_1/O
                         net (fo=19, routed)          0.838     5.155    symb_det_inst/p_0_in__0
    SLICE_X1Y30          FDRE                                         r  symb_det_inst/last_note_clk_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/note_clk_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.144ns  (logic 1.565ns (30.428%)  route 3.579ns (69.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.752     4.193    symb_det_inst/clr_IBUF
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.124     4.317 r  symb_det_inst/note_clk_counter[0]_i_1/O
                         net (fo=19, routed)          0.827     5.144    symb_det_inst/p_0_in__0
    SLICE_X3Y30          FDRE                                         r  symb_det_inst/note_clk_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/note_clk_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.144ns  (logic 1.565ns (30.428%)  route 3.579ns (69.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.752     4.193    symb_det_inst/clr_IBUF
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.124     4.317 r  symb_det_inst/note_clk_counter[0]_i_1/O
                         net (fo=19, routed)          0.827     5.144    symb_det_inst/p_0_in__0
    SLICE_X3Y30          FDRE                                         r  symb_det_inst/note_clk_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symb_det_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            symb_det_inst/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDPE                         0.000     0.000 r  symb_det_inst/FSM_onehot_state_reg[0]/C
    SLICE_X0Y29          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  symb_det_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.078     0.219    symb_det_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/note_byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mcdecoder_inst/note_byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.512%)  route 0.150ns (51.488%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  mcdecoder_inst/note_byte_reg[0]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mcdecoder_inst/note_byte_reg[0]/Q
                         net (fo=15, routed)          0.150     0.291    mcdecoder_inst/p_0_in[3]
    SLICE_X4Y31          FDRE                                         r  mcdecoder_inst/note_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/signed_adc_last_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symb_det_inst/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE                         0.000     0.000 r  symb_det_inst/signed_adc_last_reg[11]/C
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  symb_det_inst/signed_adc_last_reg[11]/Q
                         net (fo=3, routed)           0.119     0.260    symb_det_inst/signed_adc_last[11]
    SLICE_X0Y29          LUT4 (Prop_lut4_I0_O)        0.045     0.305 r  symb_det_inst/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.305    symb_det_inst/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X0Y29          FDPE                                         r  symb_det_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/signed_adc_last_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symb_det_inst/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE                         0.000     0.000 r  symb_det_inst/signed_adc_last_reg[11]/C
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  symb_det_inst/signed_adc_last_reg[11]/Q
                         net (fo=3, routed)           0.120     0.261    symb_det_inst/signed_adc_last[11]
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  symb_det_inst/FSM_onehot_state[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.306    symb_det_inst/FSM_onehot_state[3]_i_2__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/note_clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symb_det_inst/note_clk_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.685%)  route 0.131ns (41.315%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  symb_det_inst/note_clk_counter_reg[11]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  symb_det_inst/note_clk_counter_reg[11]/Q
                         net (fo=4, routed)           0.131     0.272    symb_det_inst/note_clk_counter[11]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.045     0.317 r  symb_det_inst/note_clk_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     0.317    symb_det_inst/note_clk_counter_0[0]
    SLICE_X2Y31          FDRE                                         r  symb_det_inst/note_clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symb_det_inst/freq_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.227ns (69.264%)  route 0.101ns (30.736%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  symb_det_inst/freq_counter_reg[4]/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  symb_det_inst/freq_counter_reg[4]/Q
                         net (fo=11, routed)          0.101     0.229    symb_det_inst/freq_counter[4]
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.099     0.328 r  symb_det_inst/freq_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    symb_det_inst/freq_counter[5]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  symb_det_inst/freq_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/note_byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mcdecoder_inst/note_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.521%)  route 0.199ns (58.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  mcdecoder_inst/note_byte_reg[2]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mcdecoder_inst/note_byte_reg[2]/Q
                         net (fo=15, routed)          0.199     0.340    mcdecoder_inst/p_0_in[5]
    SLICE_X4Y31          FDRE                                         r  mcdecoder_inst/note_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.224ns (65.835%)  route 0.116ns (34.165%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[1]/G
    SLICE_X5Y32          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  mcdecoder_inst/dout_reg[1]/Q
                         net (fo=1, routed)           0.116     0.340    myuart_inst/D[1]
    SLICE_X5Y34          LDCE                                         r  myuart_inst/din_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.224ns (65.835%)  route 0.116ns (34.165%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[3]/G
    SLICE_X5Y32          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  mcdecoder_inst/dout_reg[3]/Q
                         net (fo=1, routed)           0.116     0.340    myuart_inst/D[3]
    SLICE_X5Y34          LDCE                                         r  myuart_inst/din_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/symbol_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mcdecoder_inst/note_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.158ns (46.299%)  route 0.183ns (53.701%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          LDCE                         0.000     0.000 r  symb_det_inst/symbol_out_reg[0]/G
    SLICE_X0Y32          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  symb_det_inst/symbol_out_reg[0]/Q
                         net (fo=8, routed)           0.183     0.341    mcdecoder_inst/note_byte_reg[2]_0[0]
    SLICE_X4Y32          FDRE                                         r  mcdecoder_inst/note_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.313ns (61.163%)  route 2.739ns (38.837%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.626    -0.886    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.430 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.829     0.399    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y29          LUT1 (Prop_lut1_I0_O)        0.154     0.553 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.910     2.463    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.703     6.167 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.167    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 3.987ns (67.835%)  route 1.890ns (32.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.626    -0.886    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDPE (Prop_fdpe_C_Q)         0.456    -0.430 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.890     1.461    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     4.992 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     4.992    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 1.464ns (44.571%)  route 1.821ns (55.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.512     1.689    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.329     2.018 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.379     2.397    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDPE                                         r  symb_det_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 1.464ns (44.571%)  route 1.821ns (55.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.512     1.689    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.329     2.018 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.379     2.397    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 1.464ns (44.571%)  route 1.821ns (55.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.512     1.689    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.329     2.018 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.379     2.397    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 1.464ns (44.571%)  route 1.821ns (55.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.512     1.689    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.329     2.018 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.379     2.397    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.242ns  (logic 1.464ns (45.154%)  route 1.778ns (54.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.848     2.026    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.329     2.355 r  symb_det_inst/FSM_onehot_state[3]_i_2__0/O
                         net (fo=1, routed)           0.000     2.355    symb_det_inst/FSM_onehot_state[3]_i_2__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.188ns  (logic 1.464ns (45.918%)  route 1.724ns (54.082%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 f  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.794     1.972    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.329     2.301 r  symb_det_inst/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.301    symb_det_inst/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X0Y29          FDPE                                         r  symb_det_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/signed_adc_last_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.219ns  (logic 0.642ns (52.654%)  route 0.577ns (47.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  adc_ctrl_inst/data_reg[11]/Q
                         net (fo=3, routed)           0.577     0.209    adc_ctrl_inst/data[11]
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.124     0.333 r  adc_ctrl_inst/signed_adc_last[11]_i_1/O
                         net (fo=1, routed)           0.000     0.333    symb_det_inst/minusOp[0]
    SLICE_X1Y29          FDRE                                         r  symb_det_inst/signed_adc_last_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/signed_adc_last_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.995ns  (logic 0.518ns (52.046%)  route 0.477ns (47.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.418    -1.069 f  adc_ctrl_inst/data_reg[11]/Q
                         net (fo=3, routed)           0.477    -0.592    adc_ctrl_inst/data[11]
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.100    -0.492 r  adc_ctrl_inst/signed_adc_last[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.492    symb_det_inst/minusOp[0]
    SLICE_X1Y29          FDRE                                         r  symb_det_inst/signed_adc_last_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.423ns (53.997%)  route 0.360ns (46.003%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 f  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.277     0.074    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.114     0.188 r  symb_det_inst/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.188    symb_det_inst/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X0Y29          FDPE                                         r  symb_det_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.423ns (53.187%)  route 0.372ns (46.813%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.289     0.086    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.114     0.200 r  symb_det_inst/FSM_onehot_state[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.200    symb_det_inst/FSM_onehot_state[3]_i_2__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.423ns (52.049%)  route 0.390ns (47.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.191    -0.013    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.114     0.101 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.217    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDPE                                         r  symb_det_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.423ns (52.049%)  route 0.390ns (47.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.191    -0.013    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.114     0.101 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.217    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.423ns (52.049%)  route 0.390ns (47.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.191    -0.013    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.114     0.101 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.217    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.423ns (52.049%)  route 0.390ns (47.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.191    -0.013    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.114     0.101 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.217    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.373ns (76.128%)  route 0.430ns (23.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.453 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.430    -0.023    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     1.209 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.209    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.451ns (65.623%)  route 0.760ns (34.377%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.300    -0.153    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.110 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.460     0.350    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.267     1.616 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.616    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.313ns (61.163%)  route 2.739ns (38.837%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.626    -0.886    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.430 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.829     0.399    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y29          LUT1 (Prop_lut1_I0_O)        0.154     0.553 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.910     2.463    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.703     6.167 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.167    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 3.987ns (67.835%)  route 1.890ns (32.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.626    -0.886    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDPE (Prop_fdpe_C_Q)         0.456    -0.430 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.890     1.461    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     4.992 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     4.992    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 1.464ns (44.571%)  route 1.821ns (55.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.512     1.689    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.329     2.018 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.379     2.397    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDPE                                         r  symb_det_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 1.464ns (44.571%)  route 1.821ns (55.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.512     1.689    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.329     2.018 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.379     2.397    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 1.464ns (44.571%)  route 1.821ns (55.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.512     1.689    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.329     2.018 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.379     2.397    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 1.464ns (44.571%)  route 1.821ns (55.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.512     1.689    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.329     2.018 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.379     2.397    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.242ns  (logic 1.464ns (45.154%)  route 1.778ns (54.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.848     2.026    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.329     2.355 r  symb_det_inst/FSM_onehot_state[3]_i_2__0/O
                         net (fo=1, routed)           0.000     2.355    symb_det_inst/FSM_onehot_state[3]_i_2__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.188ns  (logic 1.464ns (45.918%)  route 1.724ns (54.082%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  adc_ctrl_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.930     0.499    adc_ctrl_inst/data[4]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     0.623 r  adc_ctrl_inst/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.623    symb_det_inst/S[2]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.021 r  symb_det_inst/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    symb_det_inst/next_state1_carry_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.178 f  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.794     1.972    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.329     2.301 r  symb_det_inst/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.301    symb_det_inst/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X0Y29          FDPE                                         r  symb_det_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/signed_adc_last_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.219ns  (logic 0.642ns (52.654%)  route 0.577ns (47.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  adc_ctrl_inst/data_reg[11]/Q
                         net (fo=3, routed)           0.577     0.209    adc_ctrl_inst/data[11]
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.124     0.333 r  adc_ctrl_inst/signed_adc_last[11]_i_1/O
                         net (fo=1, routed)           0.000     0.333    symb_det_inst/minusOp[0]
    SLICE_X1Y29          FDRE                                         r  symb_det_inst/signed_adc_last_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/signed_adc_last_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.995ns  (logic 0.518ns (52.046%)  route 0.477ns (47.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.418    -1.069 f  adc_ctrl_inst/data_reg[11]/Q
                         net (fo=3, routed)           0.477    -0.592    adc_ctrl_inst/data[11]
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.100    -0.492 r  adc_ctrl_inst/signed_adc_last[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.492    symb_det_inst/minusOp[0]
    SLICE_X1Y29          FDRE                                         r  symb_det_inst/signed_adc_last_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.423ns (53.997%)  route 0.360ns (46.003%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 f  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.277     0.074    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.114     0.188 r  symb_det_inst/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.188    symb_det_inst/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X0Y29          FDPE                                         r  symb_det_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.423ns (53.187%)  route 0.372ns (46.813%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.289     0.086    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.114     0.200 r  symb_det_inst/FSM_onehot_state[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.200    symb_det_inst/FSM_onehot_state[3]_i_2__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.423ns (52.049%)  route 0.390ns (47.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.191    -0.013    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.114     0.101 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.217    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDPE                                         r  symb_det_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.423ns (52.049%)  route 0.390ns (47.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.191    -0.013    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.114     0.101 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.217    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.423ns (52.049%)  route 0.390ns (47.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.191    -0.013    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.114     0.101 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.217    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.423ns (52.049%)  route 0.390ns (47.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=2, routed)           0.083    -0.348    adc_ctrl_inst/data[10]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.049    -0.299 r  adc_ctrl_inst/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.299    symb_det_inst/FSM_onehot_state_reg[0]_0[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.203 r  symb_det_inst/next_state1_carry__0/CO[1]
                         net (fo=3, routed)           0.191    -0.013    symb_det_inst/next_state12_in
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.114     0.101 r  symb_det_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.217    symb_det_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  symb_det_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.373ns (76.128%)  route 0.430ns (23.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.453 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.430    -0.023    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     1.209 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.209    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.451ns (65.623%)  route 0.760ns (34.377%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.300    -0.153    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.110 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.460     0.350    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.267     1.616 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.616    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100m (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100m (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_12288k_clk_wiz_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.441ns (34.356%)  route 2.754ns (65.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.754     4.195    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.441ns (34.356%)  route 2.754ns (65.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.754     4.195    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.441ns (34.356%)  route 2.754ns (65.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.754     4.195    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.441ns (34.356%)  route 2.754ns (65.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.754     4.195    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 1.441ns (34.392%)  route 2.750ns (65.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.750     4.191    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X1Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.441ns (35.673%)  route 2.599ns (64.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.599     4.040    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y45          FDCE                                         f  adc_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.441ns (35.673%)  route 2.599ns (64.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.599     4.040    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y45          FDCE                                         f  adc_ctrl_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 1.441ns (39.654%)  route 2.193ns (60.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.193     3.635    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y30          FDPE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 1.441ns (39.654%)  route 2.193ns (60.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.193     3.635    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y30          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 1.441ns (39.654%)  route 2.193ns (60.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.193     3.635    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y30          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.210ns (29.437%)  route 0.504ns (70.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sdata (IN)
                         net (fo=0)                   0.000     0.000    sdata
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sdata_IBUF_inst/O
                         net (fo=1, routed)           0.504     0.714    adc_ctrl_inst/D[0]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[7]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_12288k_clk_wiz_0_1

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.441ns (34.356%)  route 2.754ns (65.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.754     4.195    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.441ns (34.356%)  route 2.754ns (65.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.754     4.195    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.441ns (34.356%)  route 2.754ns (65.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.754     4.195    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.441ns (34.356%)  route 2.754ns (65.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.754     4.195    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 1.441ns (34.392%)  route 2.750ns (65.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.750     4.191    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y44          FDCE                                         f  adc_ctrl_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X1Y44          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.441ns (35.673%)  route 2.599ns (64.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.599     4.040    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y45          FDCE                                         f  adc_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.441ns (35.673%)  route 2.599ns (64.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.599     4.040    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y45          FDCE                                         f  adc_ctrl_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.519    -1.476    adc_ctrl_inst/CLK
    SLICE_X0Y45          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 1.441ns (39.654%)  route 2.193ns (60.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.193     3.635    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y30          FDPE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 1.441ns (39.654%)  route 2.193ns (60.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.193     3.635    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y30          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 1.441ns (39.654%)  route 2.193ns (60.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=56, routed)          2.193     3.635    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y30          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.210ns (29.437%)  route 0.504ns (70.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sdata (IN)
                         net (fo=0)                   0.000     0.000    sdata
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sdata_IBUF_inst/O
                         net (fo=1, routed)           0.504     0.714    adc_ctrl_inst/D[0]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[7]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.210ns (24.191%)  route 0.657ns (75.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=56, routed)          0.657     0.866    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X3Y28          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C





