Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan  2 14:09:44 2024
| Host         : ei-lan-398 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file dma_demo_wrapper_timing_summary_routed.rpt -pb dma_demo_wrapper_timing_summary_routed.pb -rpx dma_demo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dma_demo_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.666      -38.697                    191                18185        0.024        0.000                      0                18185        1.500        0.000                       0                  7665  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 3.500}        7.000           142.857         
dma_demo_i/clk_wiz_0/inst/clk_in1  {0.000 3.500}        7.000           142.857         
  clk_out1_dma_demo_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_dma_demo_clk_wiz_0_0    {0.000 45.500}       91.000          10.989          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           4.845        0.000                       0                     1  
dma_demo_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.500        0.000                       0                     1  
  clk_out1_dma_demo_clk_wiz_0_0         -0.666      -38.697                    191                18089        0.024        0.000                      0                18089        2.117        0.000                       0                  7660  
  clkfbout_dma_demo_clk_wiz_0_0                                                                                                                                                      9.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_dma_demo_clk_wiz_0_0  clk_out1_dma_demo_clk_wiz_0_0        3.096        0.000                      0                   96        0.555        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { dma_demo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         7.000       4.845      BUFGCTRL_X0Y15  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  dma_demo_i/clk_wiz_0/inst/clk_in1
  To Clock:  dma_demo_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dma_demo_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { dma_demo_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         7.000       5.751      MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       7.000       93.000     MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.500       1.500      MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.500       1.500      MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.500       1.500      MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.500       1.500      MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dma_demo_clk_wiz_0_0
  To Clock:  clk_out1_dma_demo_clk_wiz_0_0

Setup :          191  Failing Endpoints,  Worst Slack       -0.666ns,  Total Violation      -38.697ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 3.851ns (53.740%)  route 3.315ns (46.260%))
  Logic Levels:           17  (CARRY4=12 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 8.208 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.378    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1_n_2
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.492    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1_n_2
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.826 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.826    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[30]
    SLICE_X14Y74         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.471     8.208    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y74         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[30]/C
                         clock pessimism              0.139     8.347    
                         clock uncertainty           -0.249     8.098    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.062     8.160    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[30]
  -------------------------------------------------------------------
                         required time                          8.160    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 3.756ns (53.118%)  route 3.315ns (46.882%))
  Logic Levels:           17  (CARRY4=12 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 8.208 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.378    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1_n_2
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.492    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1_n_2
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.731 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.731    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[31]
    SLICE_X14Y74         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.471     8.208    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y74         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[31]/C
                         clock pessimism              0.139     8.347    
                         clock uncertainty           -0.249     8.098    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.062     8.160    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[31]
  -------------------------------------------------------------------
                         required time                          8.160    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 3.740ns (53.012%)  route 3.315ns (46.988%))
  Logic Levels:           17  (CARRY4=12 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 8.208 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.378    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1_n_2
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.492    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1_n_2
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.715 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.715    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[29]
    SLICE_X14Y74         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.471     8.208    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y74         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[29]/C
                         clock pessimism              0.139     8.347    
                         clock uncertainty           -0.249     8.098    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.062     8.160    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[29]
  -------------------------------------------------------------------
                         required time                          8.160    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.550ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 3.737ns (52.992%)  route 3.315ns (47.008%))
  Logic Levels:           16  (CARRY4=11 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 8.210 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.378    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1_n_2
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.712 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.712    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[26]
    SLICE_X14Y73         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.473     8.210    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y73         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[26]/C
                         clock pessimism              0.139     8.349    
                         clock uncertainty           -0.249     8.100    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.062     8.162    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[26]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 -0.550    

Slack (VIOLATED) :        -0.529ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.716ns (52.851%)  route 3.315ns (47.149%))
  Logic Levels:           16  (CARRY4=11 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 8.210 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.378    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1_n_2
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.691 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.691    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[28]
    SLICE_X14Y73         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.473     8.210    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y73         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]/C
                         clock pessimism              0.139     8.349    
                         clock uncertainty           -0.249     8.100    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.062     8.162    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 -0.529    

Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 3.642ns (52.350%)  route 3.315ns (47.650%))
  Logic Levels:           16  (CARRY4=11 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 8.210 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.378    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1_n_2
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.617 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.617    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[27]
    SLICE_X14Y73         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.473     8.210    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y73         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[27]/C
                         clock pessimism              0.139     8.349    
                         clock uncertainty           -0.249     8.100    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.062     8.162    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[27]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 3.626ns (52.240%)  route 3.315ns (47.760%))
  Logic Levels:           16  (CARRY4=11 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 8.210 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.378    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1_n_2
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.601 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.601    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[25]
    SLICE_X14Y73         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.473     8.210    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y73         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[25]/C
                         clock pessimism              0.139     8.349    
                         clock uncertainty           -0.249     8.100    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.062     8.162    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[25]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 3.623ns (52.219%)  route 3.315ns (47.781%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 8.211 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.598 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.598    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[22]
    SLICE_X14Y72         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.474     8.211    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y72         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[22]/C
                         clock pessimism              0.139     8.350    
                         clock uncertainty           -0.249     8.101    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.062     8.163    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[22]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 -0.435    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 3.602ns (52.074%)  route 3.315ns (47.926%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 8.211 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.577 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.577    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[24]
    SLICE_X14Y72         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.474     8.211    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y72         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]/C
                         clock pessimism              0.139     8.350    
                         clock uncertainty           -0.249     8.101    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.062     8.163    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 3.528ns (51.556%)  route 3.315ns (48.444%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 8.211 - 6.734 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.657     1.660    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y63         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1258_reg_4881_pp0_iter11_reg_reg[0]/Q
                         net (fo=6, routed)           0.673     2.789    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln1258_reg_4881_pp0_iter11_reg
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.913 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_new_0_fu_474[31]_i_9_replica/O
                         net (fo=1, routed)           0.717     3.630    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/icmp_ln527_reg_4606_pp0_iter11_reg_reg[0]_repN
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.754 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_comp_1/O
                         net (fo=2, routed)           0.427     4.181    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/d_read_reg_22[4]_i_8_n_2
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.305 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2/O
                         net (fo=3, routed)           0.587     4.892    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/s_loc_0_fu_470[4]_i_2_n_2
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.016 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33/O
                         net (fo=1, routed)           0.000     5.016    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450[31]_i_33_n_2
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.548 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.548    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_24_n_2
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.662    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_19_n_2
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.776    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_11_n_2
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2867/count_new_0_fu_450_reg[31]_i_5/CO[2]
                         net (fo=41, routed)          0.575     6.579    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/icmp_ln1262_fu_2845_p2
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.313     6.892 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885[4]_i_2/O
                         net (fo=1, routed)           0.336     7.228    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_sig_allocacmp_count_loc_0_load[0]
    SLICE_X14Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.808 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[4]_i_1_n_2
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[8]_i_1_n_2
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[12]_i_1_n_2
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[16]_i_1_n_2
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[20]_i_1_n_2
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.503 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.503    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_fu_2683_p2[23]
    SLICE_X14Y72         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.474     8.211    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X14Y72         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[23]/C
                         clock pessimism              0.139     8.350    
                         clock uncertainty           -0.249     8.101    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.062     8.163    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/add_ln1260_reg_4885_reg[23]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                 -0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.563     0.565    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.912    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.833     0.835    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X20Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.563     0.565    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.912    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.833     0.835    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X20Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.563     0.565    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.912    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.833     0.835    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X20Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.563     0.565    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.912    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.833     0.835    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X20Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.563     0.565    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.912    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.833     0.835    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X20Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.563     0.565    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.912    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.833     0.835    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y1          RAMD32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X20Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.563     0.565    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.912    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y1          RAMS32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.833     0.835    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y1          RAMS32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X20Y1          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.563     0.565    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.912    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y1          RAMS32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.833     0.835    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y1          RAMS32                                       r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X20Y1          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal_3_loc_0_fu_486_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_5_reg_5175_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.524%)  route 0.214ns (53.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.555     0.557    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X25Y59         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal_3_loc_0_fu_486_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y59         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal_3_loc_0_fu_486_reg[2]/Q
                         net (fo=6, routed)           0.214     0.911    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/rampVal_3_loc_0_fu_486_reg[2]
    SLICE_X21Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.956 r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_5_reg_5175[2]_i_1/O
                         net (fo=1, routed)           0.000     0.956    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_5_fu_3353_p3[2]
    SLICE_X21Y58         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_5_reg_5175_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.826     0.828    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X21Y58         FDRE                                         r  dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_5_reg_5175_reg[2]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X21Y58         FDRE (Hold_fdre_C_D)         0.092     0.915    dma_demo_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_5_reg_5175_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_dma_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.560     0.562    dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X18Y16         FDRE                                         r  dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/Q
                         net (fo=1, routed)           0.103     0.805    dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[33]
    SLICE_X16Y16         SRL16E                                       r  dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.826     0.828    dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X16Y16         SRL16E                                       r  dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.252     0.576    
    SLICE_X16Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.759    dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dma_demo_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB18_X0Y0      dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.734       3.790      RAMB18_X0Y0      dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X2Y3      dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.734       3.790      RAMB36_X2Y3      dma_demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y22     dma_demo_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y22     dma_demo_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X1Y22     dma_demo_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y1      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y1      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X1Y7      dma_demo_i/v_tpg_0/inst/tpgBackground_U0/lshr_ln1_reg_4808_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y7      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y7      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y7      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y7      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y7      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y7      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y7      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y7      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y8      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X34Y8      dma_demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y1      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y1      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y6      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y6      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y6      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y6      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y6      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y6      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y6      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X16Y6      dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dma_demo_clk_wiz_0_0
  To Clock:  clkfbout_dma_demo_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dma_demo_clk_wiz_0_0
Waveform(ns):       { 0.000 45.500 }
Period(ns):         91.000
Sources:            { dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         91.000      88.845     BUFGCTRL_X0Y31   dma_demo_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         91.000      89.751     MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         91.000      89.751     MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       91.000      9.000      MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       91.000      122.360    MMCME2_ADV_X0Y1  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_dma_demo_clk_wiz_0_0
  To Clock:  clk_out1_dma_demo_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.580ns (19.385%)  route 2.412ns (80.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 8.240 - 6.734 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.678     1.681    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y2          FDRE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.456     2.137 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.811     2.948    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X19Y2          LUT3 (Prop_lut3_I1_O)        0.124     3.072 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.601     4.673    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y3          FDPE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.503     8.240    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y3          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.139     8.379    
                         clock uncertainty           -0.249     8.130    
    SLICE_X16Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     7.769    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.642ns (22.959%)  route 2.154ns (77.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.678     1.681    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y0          FDRE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.518     2.199 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.676     2.875    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y0          LUT3 (Prop_lut3_I1_O)        0.124     2.999 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.478     4.477    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.511     8.248    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.105     8.353    
                         clock uncertainty           -0.249     8.104    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.699    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.642ns (22.959%)  route 2.154ns (77.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.678     1.681    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y0          FDRE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.518     2.199 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.676     2.875    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y0          LUT3 (Prop_lut3_I1_O)        0.124     2.999 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.478     4.477    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.511     8.248    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.105     8.353    
                         clock uncertainty           -0.249     8.104    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.699    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.642ns (22.959%)  route 2.154ns (77.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.678     1.681    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y0          FDRE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.518     2.199 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.676     2.875    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y0          LUT3 (Prop_lut3_I1_O)        0.124     2.999 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.478     4.477    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.511     8.248    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.105     8.353    
                         clock uncertainty           -0.249     8.104    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.699    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.642ns (22.959%)  route 2.154ns (77.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.678     1.681    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y0          FDRE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.518     2.199 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.676     2.875    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y0          LUT3 (Prop_lut3_I1_O)        0.124     2.999 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.478     4.477    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.511     8.248    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.105     8.353    
                         clock uncertainty           -0.249     8.104    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.699    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.642ns (22.959%)  route 2.154ns (77.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.678     1.681    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y0          FDRE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.518     2.199 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.676     2.875    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y0          LUT3 (Prop_lut3_I1_O)        0.124     2.999 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.478     4.477    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.511     8.248    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.105     8.353    
                         clock uncertainty           -0.249     8.104    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.699    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.642ns (22.959%)  route 2.154ns (77.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.678     1.681    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y0          FDRE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.518     2.199 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.676     2.875    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y0          LUT3 (Prop_lut3_I1_O)        0.124     2.999 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.478     4.477    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.511     8.248    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.105     8.353    
                         clock uncertainty           -0.249     8.104    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.699    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.642ns (22.959%)  route 2.154ns (77.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.678     1.681    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y0          FDRE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.518     2.199 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.676     2.875    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y0          LUT3 (Prop_lut3_I1_O)        0.124     2.999 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.478     4.477    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.511     8.248    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.105     8.353    
                         clock uncertainty           -0.249     8.104    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.699    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.718ns (26.834%)  route 1.958ns (73.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 8.240 - 6.734 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.677     1.680    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y5          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDPE (Prop_fdpe_C_Q)         0.419     2.099 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.739     2.838    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y4          LUT3 (Prop_lut3_I2_O)        0.299     3.137 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.218     4.356    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X17Y5          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.503     8.240    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X17Y5          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.139     8.379    
                         clock uncertainty           -0.249     8.130    
    SLICE_X17Y5          FDCE (Recov_fdce_C_CLR)     -0.405     7.725    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@6.734ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.718ns (26.834%)  route 1.958ns (73.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 8.240 - 6.734 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.677     1.680    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y5          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDPE (Prop_fdpe_C_Q)         0.419     2.099 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.739     2.838    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y4          LUT3 (Prop_lut3_I2_O)        0.299     3.137 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.218     4.356    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X17Y5          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     6.734 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     8.211    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.047 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.646    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.737 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        1.503     8.240    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X17Y5          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.139     8.379    
                         clock uncertainty           -0.249     8.130    
    SLICE_X17Y5          FDCE (Recov_fdce_C_CLR)     -0.405     7.725    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  3.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.227ns (31.380%)  route 0.496ns (68.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.566     0.568    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y2          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDPE (Prop_fdpe_C_Q)         0.128     0.696 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.176     0.871    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y2          LUT3 (Prop_lut3_I2_O)        0.099     0.970 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.321     1.291    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.831     0.833    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X22Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.736    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.227ns (31.380%)  route 0.496ns (68.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.566     0.568    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y2          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDPE (Prop_fdpe_C_Q)         0.128     0.696 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.176     0.871    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y2          LUT3 (Prop_lut3_I2_O)        0.099     0.970 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.321     1.291    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.831     0.833    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X22Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.736    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.227ns (31.380%)  route 0.496ns (68.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.566     0.568    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y2          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDPE (Prop_fdpe_C_Q)         0.128     0.696 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.176     0.871    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y2          LUT3 (Prop_lut3_I2_O)        0.099     0.970 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.321     1.291    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y1          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.831     0.833    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y1          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X22Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.736    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.227ns (39.250%)  route 0.351ns (60.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.566     0.568    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y0          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.696 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     0.822    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.921 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.224     1.146    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X15Y0          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.834     0.836    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y0          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.233     0.603    
    SLICE_X15Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.511    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.227ns (38.957%)  route 0.356ns (61.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.566     0.568    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y0          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.696 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     0.822    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.921 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.229     1.150    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y0          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.834     0.836    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y0          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.233     0.603    
    SLICE_X14Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.511    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.227ns (38.957%)  route 0.356ns (61.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.566     0.568    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y0          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.696 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     0.822    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.921 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.229     1.150    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y0          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.834     0.836    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y0          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.233     0.603    
    SLICE_X14Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.511    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.227ns (38.957%)  route 0.356ns (61.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.566     0.568    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y0          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.696 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     0.822    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.921 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.229     1.150    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y0          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.834     0.836    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y0          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.233     0.603    
    SLICE_X14Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.511    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.227ns (38.957%)  route 0.356ns (61.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.566     0.568    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y0          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.696 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     0.822    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.921 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.229     1.150    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y0          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.834     0.836    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y0          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.233     0.603    
    SLICE_X14Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.511    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.227ns (38.957%)  route 0.356ns (61.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.566     0.568    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y0          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.696 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     0.822    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.921 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.229     1.150    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y0          FDPE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.834     0.836    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y0          FDPE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.233     0.603    
    SLICE_X14Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     0.508    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_dma_demo_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_dma_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.357%)  route 0.407ns (68.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.565     0.567    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y4          FDRE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.141     0.708 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.276     0.984    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y4          LUT3 (Prop_lut3_I0_O)        0.045     1.029 f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.160    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X17Y4          FDCE                                         f  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dma_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  dma_demo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    dma_demo_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  dma_demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    dma_demo_i/clk_wiz_0/inst/clk_out1_dma_demo_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  dma_demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7660, routed)        0.833     0.835    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y4          FDCE                                         r  dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.252     0.583    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.491    dma_demo_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.669    





