// Seed: 4255911310
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9
);
  assign id_0 = -1;
  assign id_0 = id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    output supply1 id_0
    , id_3,
    input  supply0 id_1
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
  logic _id_4 = id_3;
  wire [-1 : id_4] id_5;
endmodule
