#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb 14 01:15:19 2021
# Process ID: 17784
# Current directory: C:/Vivado/assignment_lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44860 C:\Vivado\assignment_lab_2\assignment_lab_2.xpr
# Log file: C:/Vivado/assignment_lab_2/vivado.log
# Journal file: C:/Vivado/assignment_lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/assignment_lab_2/assignment_lab_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 764.785 ; gain = 74.699
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 14 01:17:33 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'subtr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj subtr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bit_subtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sim_1/new/subtr_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtr_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d676728c9d174deea740f6b1ea29a424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subtr_sim_behav xil_defaultlib.subtr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.four_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.seven_bit_subtr
Compiling module xil_defaultlib.subtr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot subtr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "subtr_sim_behav -key {Behavioral:sim_1:Functional:subtr_sim} -tclbatch {subtr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source subtr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 821.680 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'subtr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 821.680 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Sun Feb 14 01:18:28 2021] Launched impl_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'subtr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj subtr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bit_subtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sim_1/new/subtr_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d676728c9d174deea740f6b1ea29a424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subtr_sim_behav xil_defaultlib.subtr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.four_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.seven_bit_subtr
Compiling module xil_defaultlib.subtr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot subtr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "subtr_sim_behav -key {Behavioral:sim_1:Functional:subtr_sim} -tclbatch {subtr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source subtr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 831.141 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'subtr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 831.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seven_bit_subtr
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 936.066 ; gain = 104.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seven_bit_subtr' [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_adder' [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_bit_adder' [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_adder' (1#1) [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_adder' (2#1) [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_bit_adder' [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_bit_adder' (3#1) [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_bit_subtr' (4#1) [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v:23]
WARNING: [Synth 8-3917] design seven_bit_subtr has port AN0 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port AN1 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port AN2 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port AN3 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port dp driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg0 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg1 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg2 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg3 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg4 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg5 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg6 driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 978.422 ; gain = 147.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 978.422 ; gain = 147.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 978.422 ; gain = 147.281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 14 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/constrs_1/new/basys_3_constraint.xdc]
Finished Parsing XDC File [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/constrs_1/new/basys_3_constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1302.242 ; gain = 471.102
14 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1302.242 ; gain = 471.102
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 14 01:25:33 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Feb 14 01:26:31 2021] Launched impl_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/impl_1/runme.log
close_project
open_project C:/Vivado/assignment_lab_1/assignment_lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Vivado/EE2026_Lab_2/EE2026_Lab_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Vivado/assignment_lab_2/assignment_lab_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2018.2/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 14 01:57:40 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'subtr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj subtr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bit_subtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sim_1/new/subtr_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d676728c9d174deea740f6b1ea29a424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subtr_sim_behav xil_defaultlib.subtr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] seven_bit_subtr expects 34 arguments [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sim_1/new/subtr_sim.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'subtr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj subtr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bit_subtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sim_1/new/subtr_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d676728c9d174deea740f6b1ea29a424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subtr_sim_behav xil_defaultlib.subtr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.four_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.seven_bit_subtr
Compiling module xil_defaultlib.subtr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot subtr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "subtr_sim_behav -key {Behavioral:sim_1:Functional:subtr_sim} -tclbatch {subtr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source subtr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1302.242 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'subtr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1302.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'subtr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj subtr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bit_subtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sim_1/new/subtr_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d676728c9d174deea740f6b1ea29a424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subtr_sim_behav xil_defaultlib.subtr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.four_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.seven_bit_subtr
Compiling module xil_defaultlib.subtr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot subtr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "subtr_sim_behav -key {Behavioral:sim_1:Functional:subtr_sim} -tclbatch {subtr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source subtr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1302.242 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'subtr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1302.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 14 02:19:55 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 14 02:21:52 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 14 02:23:15 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 14 02:24:27 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 14 02:26:00 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'subtr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj subtr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bit_subtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sim_1/new/subtr_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtr_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d676728c9d174deea740f6b1ea29a424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subtr_sim_behav xil_defaultlib.subtr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.four_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.seven_bit_subtr
Compiling module xil_defaultlib.subtr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot subtr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "subtr_sim_behav -key {Behavioral:sim_1:Functional:subtr_sim} -tclbatch {subtr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source subtr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1302.242 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'subtr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1302.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 4
[Sun Feb 14 02:30:02 2021] Launched impl_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'subtr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj subtr_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d676728c9d174deea740f6b1ea29a424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subtr_sim_behav xil_defaultlib.subtr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "subtr_sim_behav -key {Behavioral:sim_1:Functional:subtr_sim} -tclbatch {subtr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source subtr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.242 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'subtr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1302.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'subtr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj subtr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bit_subtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sim_1/new/subtr_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d676728c9d174deea740f6b1ea29a424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subtr_sim_behav xil_defaultlib.subtr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.four_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.seven_bit_subtr
Compiling module xil_defaultlib.subtr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot subtr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/assignment_lab_2/assignment_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "subtr_sim_behav -key {Behavioral:sim_1:Functional:subtr_sim} -tclbatch {subtr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source subtr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.242 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'subtr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1302.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 14 02:39:00 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Feb 14 02:39:58 2021] Launched impl_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 14 02:41:20 2021] Launched impl_1...
Run output will be captured here: C:/Vivado/assignment_lab_2/assignment_lab_2.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seven_bit_subtr
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1302.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seven_bit_subtr' [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_adder' [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_bit_adder' [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_adder' (1#1) [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_adder' (2#1) [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_bit_adder' [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_bit_adder' (3#1) [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_bit_subtr' (4#1) [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v:23]
WARNING: [Synth 8-3917] design seven_bit_subtr has port AN0 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port AN1 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port AN2 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port AN3 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port dp driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg0 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg1 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg2 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg3 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg4 driven by constant 0
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg5 driven by constant 1
WARNING: [Synth 8-3917] design seven_bit_subtr has port seg6 driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.242 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/constrs_1/new/basys_3_constraint.xdc]
Finished Parsing XDC File [C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/constrs_1/new/basys_3_constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.566 ; gain = 81.324
12 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.566 ; gain = 81.324
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713997A
set_property PROGRAM.FILE {C:/Vivado/assignment_lab_2/assignment_lab_2.runs/impl_1/seven_bit_subtr.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Vivado/assignment_lab_2/assignment_lab_2.runs/impl_1/seven_bit_subtr.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713997A
close_hw
archive_project {C:/Vivado/L2_Mon_PM_Tan Hui En_373_Report.xpr.zip} -temp_dir C:/Vivado/assignment_lab_2/.Xil/Vivado-17784-shinr702 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Vivado/assignment_lab_2/.Xil/Vivado-17784-shinr702' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
