# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Desktop" --include "../../../../extended_combiner.srcs/sources_1/bd/design_1/ipshared/25a6/src" \
"../../../../extended_combiner.ip_user_files/bd/design_1/ipshared/25a6/src/axis_infrastructure_v1_1_vl_rfs.v" \
"../../../../extended_combiner.ip_user_files/bd/design_1/ipshared/25a6/extended_combiner.srcs/sources_1/new/combiner_core.v" \
"../../../../extended_combiner.ip_user_files/bd/design_1/ip/design_1_axis_combiner_v1_1_1_0_0/sim/design_1_axis_combiner_v1_1_1_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
