/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [28:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [27:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_38z;
  wire [9:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [21:0] celloutsig_0_50z;
  wire celloutsig_0_61z;
  wire [2:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_32z ? celloutsig_0_0z : celloutsig_0_27z[3];
  assign celloutsig_1_0z = in_data[175] ? in_data[148] : in_data[135];
  assign celloutsig_1_4z = celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_1z;
  assign celloutsig_0_8z = celloutsig_0_4z[10] ? celloutsig_0_3z[2] : in_data[62];
  assign celloutsig_1_1z = ~(in_data[125] & celloutsig_1_0z);
  assign celloutsig_0_26z = ~(celloutsig_0_3z[1] & celloutsig_0_4z[4]);
  assign celloutsig_0_15z = !(celloutsig_0_1z[1] ? celloutsig_0_0z : _01_);
  assign celloutsig_0_0z = ~((in_data[10] | in_data[66]) & (in_data[92] | in_data[0]));
  assign celloutsig_0_14z = ~((celloutsig_0_12z[12] | celloutsig_0_3z[0]) & (celloutsig_0_7z[2] | celloutsig_0_10z));
  assign celloutsig_1_5z = in_data[114] | celloutsig_1_3z[1];
  assign celloutsig_0_17z = celloutsig_0_2z[0] | celloutsig_0_9z[11];
  assign celloutsig_0_21z = celloutsig_0_16z[10] | celloutsig_0_0z;
  assign celloutsig_0_3z = in_data[27:24] + { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_62z = celloutsig_0_25z[4:2] + celloutsig_0_23z[3:1];
  assign celloutsig_1_9z = { celloutsig_1_7z[5:1], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z } + { in_data[148:143], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  reg [6:0] _19_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _19_ <= 7'h00;
    else _19_ <= { celloutsig_0_4z[10:8], celloutsig_0_3z };
  assign { _00_, _01_, _03_[4:0] } = _19_;
  reg [6:0] _20_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _20_ <= 7'h00;
    else _20_ <= { _03_[4:0], celloutsig_0_8z, celloutsig_0_8z };
  assign _02_[7:1] = _20_;
  assign celloutsig_1_6z = { in_data[140:136], celloutsig_1_1z, celloutsig_1_4z } & { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[6:5], celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, celloutsig_0_2z[2:0], celloutsig_0_1z };
  assign celloutsig_0_50z = { _00_, celloutsig_0_27z, celloutsig_0_39z, celloutsig_0_14z } / { 1'h1, _01_, _03_[4:1], celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_18z };
  assign celloutsig_1_19z = { celloutsig_1_6z[1:0], celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_12z } / { 1'h1, celloutsig_1_9z[10:9], celloutsig_1_16z, in_data[96] };
  assign celloutsig_0_19z = celloutsig_0_1z[6:2] / { 1'h1, celloutsig_0_12z[20:17] };
  assign celloutsig_0_37z = celloutsig_0_28z[8:1] == celloutsig_0_4z[11:4];
  assign celloutsig_0_61z = { celloutsig_0_19z, celloutsig_0_38z } == { celloutsig_0_50z[4:2], celloutsig_0_28z };
  assign celloutsig_1_10z = { in_data[187:177], celloutsig_1_3z } == { celloutsig_1_9z[10:5], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_17z = { in_data[188:179], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z } == { celloutsig_1_7z[5:2], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_13z = { _00_, _01_, _03_[4:2] } == in_data[71:67];
  assign celloutsig_1_16z = celloutsig_1_6z === { celloutsig_1_8z[2], celloutsig_1_7z };
  assign celloutsig_0_29z = { celloutsig_0_28z[8:3], celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_14z, _02_[7:1], celloutsig_0_25z, celloutsig_0_18z } === { celloutsig_0_2z[5:0], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_18z = celloutsig_1_6z[6:2] >= celloutsig_1_9z[9:5];
  assign celloutsig_1_12z = { celloutsig_1_6z[5:0], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_11z } > { in_data[139:120], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_4z[12:11], celloutsig_0_8z, celloutsig_0_4z } > in_data[47:32];
  assign celloutsig_0_10z = { celloutsig_0_9z[11:8], celloutsig_0_7z, celloutsig_0_7z } <= { celloutsig_0_1z[5:3], celloutsig_0_8z, _00_, _01_, _03_[4:0], celloutsig_0_0z };
  assign celloutsig_0_6z = { _00_, _01_, _03_[4:2] } && { in_data[46:43], celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_7z[5], celloutsig_1_6z, celloutsig_1_10z } && { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_7z = { celloutsig_1_6z[1:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, in_data[176:172] };
  assign celloutsig_1_11z = celloutsig_1_9z[11:5] % { 1'h1, celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[46:43] % { 1'h1, celloutsig_0_3z[2:1], celloutsig_0_6z };
  assign celloutsig_0_16z = - { in_data[52:40], celloutsig_0_9z };
  assign celloutsig_0_1z = - in_data[47:39];
  assign celloutsig_1_8z = { in_data[168:167], celloutsig_1_5z } | in_data[144:142];
  assign celloutsig_0_9z = { celloutsig_0_2z[6:2], celloutsig_0_6z, celloutsig_0_1z } | in_data[23:9];
  assign celloutsig_0_25z = { in_data[81:77], celloutsig_0_0z } | { _01_, _03_[4:1], celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_0z } | { celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_0_28z = celloutsig_0_9z[11:3] | { celloutsig_0_12z[15:13], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_24z };
  assign celloutsig_0_32z = & celloutsig_0_12z[22:0];
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[139:137] };
  assign celloutsig_0_24z = & { celloutsig_0_23z, celloutsig_0_19z, in_data[30:25] };
  assign celloutsig_0_38z = { in_data[48], celloutsig_0_37z, celloutsig_0_3z, celloutsig_0_35z } >> { celloutsig_0_12z[21:20], celloutsig_0_19z };
  assign celloutsig_1_3z = { in_data[152:151], celloutsig_1_1z } >> in_data[189:187];
  assign celloutsig_0_23z = { celloutsig_0_4z[11:10], celloutsig_0_19z } >> { _03_[3:1], celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[57:51] >> in_data[88:82];
  assign celloutsig_0_12z = { in_data[49:28], _00_, _01_, _03_[4:0] } <<< { celloutsig_0_1z[8:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_12z[5:2], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_17z } <<< { celloutsig_0_1z[8:3], celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_39z = { celloutsig_0_19z[2:1], _02_[7:1], celloutsig_0_0z } >>> { celloutsig_0_25z[1], celloutsig_0_21z, celloutsig_0_18z };
  assign _03_[6:5] = { _00_, _01_ };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
