#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jul  4 10:20:11 2025
# Process ID: 495080
# Current directory: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/test_spec_ip_synth_1
# Command line: vivado -log test_spec_ip.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_spec_ip.tcl
# Log file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/test_spec_ip_synth_1/test_spec_ip.vds
# Journal file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/test_spec_ip_synth_1/vivado.jou
#-----------------------------------------------------------
source test_spec_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/sysgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top test_spec_ip -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 495191
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2505.797 ; gain = 0.000 ; free physical = 1411 ; free virtual = 2768
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_spec_ip' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/synth/test_spec_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'test_spec' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:10744]
INFO: [Synth 8-638] synthesizing module 'test_spec_default_clock_driver' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:10682]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init' (1#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init' (2#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (3#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'test_spec_default_clock_driver' (4#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:10682]
INFO: [Synth 8-638] synthesizing module 'test_spec_struct' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9893]
INFO: [Synth 8-638] synthesizing module 'test_spec_acc_cnt' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:14]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_4584cd3e10' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_4584cd3e10' (5#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:518]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert' (6#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:277]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:31]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e' (7#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg' (8#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert' (9#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (10#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_f8bd0fe7f0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:625]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_f8bd0fe7f0' (11#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:625]
INFO: [Synth 8-256] done synthesizing module 'test_spec_acc_cnt' (12#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:14]
INFO: [Synth 8-638] synthesizing module 'test_spec_acc_cntrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:184]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect_x4' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:87]
INFO: [Synth 8-638] synthesizing module 'test_spec_xldelay' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:321]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:348]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:31]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized0' (12#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized0' (12#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xldelay' (13#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:321]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_074be447a5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:878]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_074be447a5' (14#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:878]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_538c1e2075' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:921]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_538c1e2075' (15#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:921]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect_x4' (16#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:87]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline15_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:145]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlregister' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:724]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' (16#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' (16#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlregister' (17#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline15_x0' (18#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:145]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_7d1b638e69' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:648]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_7d1b638e69' (19#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:648]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlregister__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:724]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized1' (19#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized1' (19#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlregister__parameterized0' (19#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_fd99ca3143' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_fd99ca3143' (20#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_5b44005b0e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:779]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_5b44005b0e' (21#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:779]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_9ca35116ef' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:823]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_9ca35116ef' (22#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:823]
INFO: [Synth 8-256] done synthesizing module 'test_spec_acc_cntrl' (23#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:184]
INFO: [Synth 8-638] synthesizing module 'test_spec_acc_len' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:277]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice' (24#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_acc_len' (25#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:277]
INFO: [Synth 8-638] synthesizing module 'test_spec_accum0_snap' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2073]
INFO: [Synth 8-638] synthesizing module 'test_spec_buscreate_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:325]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_f40e6ba8db' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:986]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_f40e6ba8db' (26#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:986]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_49f26d113a' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1012]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_49f26d113a' (27#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_9e29a4b9e5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1034]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_9e29a4b9e5' (28#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1034]
INFO: [Synth 8-256] done synthesizing module 'test_spec_buscreate_x1' (29#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:325]
INFO: [Synth 8-638] synthesizing module 'test_spec_ss_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1841]
INFO: [Synth 8-638] synthesizing module 'test_spec_add_gen_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:439]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect_x3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:374]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_865f8d9b31' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1313]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_865f8d9b31' (30#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1313]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect_x3' (31#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:374]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_738ae8db00' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1120]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_738ae8db00' (32#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1120]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 17 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized1' (32#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized0' (32#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_ef3bcde098' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_ef3bcde098' (33#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:388]
INFO: [Synth 8-638] synthesizing module 'test_spec_xldelay__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:321]
	Parameter width bound to: 14 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:348]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:30]
	Parameter width bound to: 14 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:31]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized1' (33#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized1' (33#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xldelay__parameterized0' (33#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:321]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_6ca894e075' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_6ca894e075' (34#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:540]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_6cd792a802' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1148]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_6cd792a802' (35#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1148]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_71cd2f8184' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1192]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_71cd2f8184' (36#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1192]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_a06ef6f5d2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1239]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_a06ef6f5d2' (37#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlregister__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:724]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized2' (37#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized2' (37#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlregister__parameterized1' (37#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_3f63cc4867' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1267]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_3f63cc4867' (38#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1267]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlcounter_free' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-3491] module 'test_spec_c_counter_binary_v12_0_i3' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i3/synth/test_spec_c_counter_binary_v12_0_i3.vhd:59' bound to instance 'core_instance3' of component 'test_spec_c_counter_binary_v12_0_i3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3051]
INFO: [Synth 8-638] synthesizing module 'test_spec_c_counter_binary_v12_0_i3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i3/synth/test_spec_c_counter_binary_v12_0_i3.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 100 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i3/synth/test_spec_c_counter_binary_v12_0_i3.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'test_spec_c_counter_binary_v12_0_i3' (45#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i3/synth/test_spec_c_counter_binary_v12_0_i3.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlcounter_free' (46#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized0' (46#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized1' (46#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized2' (46#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_add_gen_x0' (47#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:439]
INFO: [Synth 8-638] synthesizing module 'test_spec_basic_ctrl_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1063]
INFO: [Synth 8-638] synthesizing module 'test_spec_dram_munge_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:692]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_0f1805fbe0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1412]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_0f1805fbe0' (48#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_c62ba0776b' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1441]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_c62ba0776b' (49#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1441]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_0db6dd746b' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1463]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_0db6dd746b' (50#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1463]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_720575a401' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1520]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_720575a401' (51#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1520]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_52b0261597' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1545]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_52b0261597' (52#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1545]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_c3d244eb8a' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1564]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_c3d244eb8a' (53#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_0605642079' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1583]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_0605642079' (54#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1583]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_4082067a31' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1602]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_4082067a31' (55#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1602]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_7277f86949' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1624]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_7277f86949' (56#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1624]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_bb9c12d25e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1666]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_bb9c12d25e' (57#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1666]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_4de8b4b74b' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1098]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_4de8b4b74b' (58#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1098]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlcounter_free__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-3491] module 'test_spec_c_counter_binary_v12_0_i4' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i4/synth/test_spec_c_counter_binary_v12_0_i4.vhd:59' bound to instance 'core_instance4' of component 'test_spec_c_counter_binary_v12_0_i4' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3061]
INFO: [Synth 8-638] synthesizing module 'test_spec_c_counter_binary_v12_0_i4' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i4/synth/test_spec_c_counter_binary_v12_0_i4.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i4/synth/test_spec_c_counter_binary_v12_0_i4.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'test_spec_c_counter_binary_v12_0_i4' (64#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i4/synth/test_spec_c_counter_binary_v12_0_i4.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlcounter_free__parameterized0' (64#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_877d5369c5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1370]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_877d5369c5' (65#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1370]
INFO: [Synth 8-256] done synthesizing module 'test_spec_dram_munge_x0' (66#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:692]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect_x2' (67#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:998]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_36e74fd40d' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_36e74fd40d' (68#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_4b738f42cd' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1342]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_4b738f42cd' (69#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1342]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized3' (69#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized4' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized4' (69#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized5' (69#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_basic_ctrl_x0' (70#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1063]
INFO: [Synth 8-638] synthesizing module 'test_spec_bram_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1440]
INFO: [Synth 8-638] synthesizing module 'test_spec_calc_add_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_ec833fec71' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1736]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized3' (70#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized3' (70#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_ec833fec71' (71#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1736]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_339c82ac9f' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1824]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_339c82ac9f' (72#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1824]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 12 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 12 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized3' (72#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized1' (72#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized6' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized6' (72#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized7' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized7' (72#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_c5c11734ab' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1852]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_c5c11734ab' (73#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1852]
INFO: [Synth 8-256] done synthesizing module 'test_spec_calc_add_x0' (74#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'test_spec_munge_in_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1408]
INFO: [Synth 8-256] done synthesizing module 'test_spec_munge_in_x0' (75#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1408]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized2' (75#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized6' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized6' (75#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized3' (75#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'test_spec_bram_x0' (76#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1440]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1547]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_x1' (77#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1547]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_combine_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1597]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_d7200485ef' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1892]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_d7200485ef' (78#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1892]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_4d69058d55' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1922]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_4d69058d55' (79#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1922]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_02673fd6af' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1944]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_02673fd6af' (80#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1944]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_combine_x1' (81#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1597]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_split_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1671]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized8' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized8' (81#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized9' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized9' (81#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized10' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized10' (81#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_split_x1' (82#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1671]
INFO: [Synth 8-638] synthesizing module 'test_spec_status_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1759]
INFO: [Synth 8-256] done synthesizing module 'test_spec_status_x1' (83#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1759]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_1144a62f70' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1058]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_1144a62f70' (84#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1058]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ss_x0' (85#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:1841]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (85#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (85#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'test_spec_accum0_snap' (86#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2073]
INFO: [Synth 8-638] synthesizing module 'test_spec_accum1_snap' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3907]
INFO: [Synth 8-638] synthesizing module 'test_spec_buscreate_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2159]
INFO: [Synth 8-256] done synthesizing module 'test_spec_buscreate_x0' (87#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2159]
INFO: [Synth 8-638] synthesizing module 'test_spec_ss_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3675]
INFO: [Synth 8-638] synthesizing module 'test_spec_add_gen_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2273]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect_x8' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2208]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect_x8' (88#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2208]
INFO: [Synth 8-256] done synthesizing module 'test_spec_add_gen_x1' (89#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2273]
INFO: [Synth 8-638] synthesizing module 'test_spec_basic_ctrl_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2897]
INFO: [Synth 8-638] synthesizing module 'test_spec_dram_munge_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2526]
INFO: [Synth 8-256] done synthesizing module 'test_spec_dram_munge_x2' (90#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2526]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect_x7' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2832]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect_x7' (91#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2832]
INFO: [Synth 8-256] done synthesizing module 'test_spec_basic_ctrl_x2' (92#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:2897]
INFO: [Synth 8-638] synthesizing module 'test_spec_bram_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3274]
INFO: [Synth 8-638] synthesizing module 'test_spec_calc_add_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3128]
INFO: [Synth 8-256] done synthesizing module 'test_spec_calc_add_x2' (93#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3128]
INFO: [Synth 8-638] synthesizing module 'test_spec_munge_in_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3242]
INFO: [Synth 8-256] done synthesizing module 'test_spec_munge_in_x2' (94#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3242]
INFO: [Synth 8-256] done synthesizing module 'test_spec_bram_x2' (95#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3274]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3381]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_x2' (96#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3381]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_combine_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3431]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_combine_x2' (97#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3431]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_split_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3505]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_split_x2' (98#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3505]
INFO: [Synth 8-638] synthesizing module 'test_spec_status_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3593]
INFO: [Synth 8-256] done synthesizing module 'test_spec_status_x2' (99#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3593]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ss_x2' (100#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3675]
INFO: [Synth 8-256] done synthesizing module 'test_spec_accum1_snap' (101#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3907]
INFO: [Synth 8-638] synthesizing module 'test_spec_accumdat_snap' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5741]
INFO: [Synth 8-638] synthesizing module 'test_spec_buscreate_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3993]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_2dd5b9a483' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1967]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_2dd5b9a483' (102#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1967]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_03aeb4677a' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1993]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_03aeb4677a' (103#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:1993]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_8fa7a96b3e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2015]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_8fa7a96b3e' (104#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2015]
INFO: [Synth 8-256] done synthesizing module 'test_spec_buscreate_x2' (105#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:3993]
INFO: [Synth 8-638] synthesizing module 'test_spec_ss_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5509]
INFO: [Synth 8-638] synthesizing module 'test_spec_add_gen_x2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4107]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect_x6' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4042]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect_x6' (106#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4042]
INFO: [Synth 8-256] done synthesizing module 'test_spec_add_gen_x2' (107#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4107]
INFO: [Synth 8-638] synthesizing module 'test_spec_basic_ctrl_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4731]
INFO: [Synth 8-638] synthesizing module 'test_spec_dram_munge_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4360]
INFO: [Synth 8-256] done synthesizing module 'test_spec_dram_munge_x1' (108#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4360]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect_x5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4666]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect_x5' (109#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4666]
INFO: [Synth 8-256] done synthesizing module 'test_spec_basic_ctrl_x1' (110#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4731]
INFO: [Synth 8-638] synthesizing module 'test_spec_bram_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5108]
INFO: [Synth 8-638] synthesizing module 'test_spec_calc_add_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4962]
INFO: [Synth 8-256] done synthesizing module 'test_spec_calc_add_x1' (111#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:4962]
INFO: [Synth 8-638] synthesizing module 'test_spec_munge_in_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5076]
INFO: [Synth 8-256] done synthesizing module 'test_spec_munge_in_x1' (112#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5076]
INFO: [Synth 8-256] done synthesizing module 'test_spec_bram_x1' (113#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5108]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5215]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_x0' (114#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5215]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_combine_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_combine_x0' (115#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5265]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_split_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5339]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_split_x0' (116#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5339]
INFO: [Synth 8-638] synthesizing module 'test_spec_status_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'test_spec_status_x0' (117#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5427]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized4' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 19 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized8' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized8' (117#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized4' (117#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_26520be010' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2037]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_26520be010' (118#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2037]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ss_x1' (119#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5509]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized2' (119#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized3' (119#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'test_spec_accumdat_snap' (120#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5741]
INFO: [Synth 8-638] synthesizing module 'test_spec_adc_dv' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5828]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_89771eb536' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2059]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_89771eb536' (121#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2059]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized10' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized10' (121#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized5' (121#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'test_spec_adc_dv' (122#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5828]
INFO: [Synth 8-638] synthesizing module 'test_spec_adc_sample_cnt' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5901]
INFO: [Synth 8-256] done synthesizing module 'test_spec_adc_sample_cnt' (123#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5901]
INFO: [Synth 8-638] synthesizing module 'test_spec_adc_voltage_snap' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7735]
INFO: [Synth 8-638] synthesizing module 'test_spec_buscreate' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5974]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_ff04ccae13' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2083]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_ff04ccae13' (124#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2083]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_72741ca770' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2111]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_72741ca770' (125#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2111]
INFO: [Synth 8-256] done synthesizing module 'test_spec_buscreate' (126#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:5974]
INFO: [Synth 8-638] synthesizing module 'test_spec_ss' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7502]
INFO: [Synth 8-638] synthesizing module 'test_spec_add_gen' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6100]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect_x1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6035]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect_x1' (127#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6035]
INFO: [Synth 8-256] done synthesizing module 'test_spec_add_gen' (128#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6100]
INFO: [Synth 8-638] synthesizing module 'test_spec_basic_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6724]
INFO: [Synth 8-638] synthesizing module 'test_spec_dram_munge' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6353]
INFO: [Synth 8-256] done synthesizing module 'test_spec_dram_munge' (129#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6353]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6659]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect' (130#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6659]
INFO: [Synth 8-256] done synthesizing module 'test_spec_basic_ctrl' (131#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6724]
INFO: [Synth 8-638] synthesizing module 'test_spec_bram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7101]
INFO: [Synth 8-638] synthesizing module 'test_spec_calc_add' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6955]
INFO: [Synth 8-256] done synthesizing module 'test_spec_calc_add' (132#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:6955]
INFO: [Synth 8-638] synthesizing module 'test_spec_munge_in' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7069]
INFO: [Synth 8-256] done synthesizing module 'test_spec_munge_in' (133#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7069]
INFO: [Synth 8-256] done synthesizing module 'test_spec_bram' (134#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7101]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7208]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl' (135#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7208]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_combine' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7258]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_combine' (136#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7258]
INFO: [Synth 8-638] synthesizing module 'test_spec_ctrl_split' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7332]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ctrl_split' (137#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7332]
INFO: [Synth 8-638] synthesizing module 'test_spec_status' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7420]
INFO: [Synth 8-256] done synthesizing module 'test_spec_status' (138#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7420]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized6' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 21 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized12' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized12' (138#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized6' (138#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_3ec7e8fd2e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2135]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_3ec7e8fd2e' (139#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2135]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ss' (140#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7502]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized4' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized4' (140#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'test_spec_adc_voltage_snap' (141#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7735]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7835]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect_x0' (142#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7835]
INFO: [Synth 8-638] synthesizing module 'test_spec_edge_detect2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7893]
INFO: [Synth 8-256] done synthesizing module 'test_spec_edge_detect2' (143#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7893]
INFO: [Synth 8-638] synthesizing module 'test_spec_fft_sync_inc0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_e2947765a8' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2157]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_e2947765a8' (144#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2157]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized7' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized14' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized14' (144#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized7' (144#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'test_spec_fft_sync_inc0' (145#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'test_spec_fft_sync_inc1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8024]
INFO: [Synth 8-256] done synthesizing module 'test_spec_fft_sync_inc1' (146#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8024]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8097]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline1' (147#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8097]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline10' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8134]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlregister__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
	Parameter width bound to: 31 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 31'b0000000000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:724]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized4' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 31 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 31'b0000000000000000000000000000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized4' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized4' (147#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized4' (147#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlregister__parameterized2' (147#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline10' (148#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8134]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline11' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8171]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline11' (149#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8171]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline12' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8208]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline12' (150#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8208]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline13' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8245]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline13' (151#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8245]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline14' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8282]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline14' (152#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8282]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline15' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8319]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline15' (153#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8319]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8356]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline2' (154#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8356]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline7' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8393]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlregister__parameterized3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
	Parameter width bound to: 8 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 8'b00000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:724]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 8 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized5' (154#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized5' (154#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlregister__parameterized3' (154#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline7' (155#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8393]
INFO: [Synth 8-638] synthesizing module 'test_spec_pipeline8' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8430]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pipeline8' (156#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8430]
INFO: [Synth 8-638] synthesizing module 'test_spec_power_calc' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8869]
INFO: [Synth 8-638] synthesizing module 'test_spec_power_out' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8528]
INFO: [Synth 8-638] synthesizing module 'test_spec_c_to_ri_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8466]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_cc371c4266' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2220]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_cc371c4266' (157#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2220]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized11' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized11' (157#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlslice__parameterized12' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlslice__parameterized12' (157#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'test_spec_c_to_ri_x0' (158#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8466]
INFO: [Synth 8-638] synthesizing module 'test_spec_xladdsub' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2758]
INFO: [Synth 8-3491] module 'test_spec_c_addsub_v12_0_i0' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_addsub_v12_0_i0/synth/test_spec_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'test_spec_c_addsub_v12_0_i0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2831]
INFO: [Synth 8-638] synthesizing module 'test_spec_c_addsub_v12_0_i0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_addsub_v12_0_i0/synth/test_spec_c_addsub_v12_0_i0.vhd:67]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 31 - type: integer 
	Parameter C_B_WIDTH bound to: 31 - type: integer 
	Parameter C_OUT_WIDTH bound to: 31 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_xfft_v9_1_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_addsub_v12_0_i0/synth/test_spec_c_addsub_v12_0_i0.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'test_spec_c_addsub_v12_0_i0' (161#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_addsub_v12_0_i0/synth/test_spec_c_addsub_v12_0_i0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xladdsub' (162#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2758]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlmult' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3320]
INFO: [Synth 8-3491] module 'test_spec_mult_gen_v12_0_i0' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_mult_gen_v12_0_i0/synth/test_spec_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'test_spec_mult_gen_v12_0_i0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3379]
INFO: [Synth 8-638] synthesizing module 'test_spec_mult_gen_v12_0_i0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_mult_gen_v12_0_i0/synth/test_spec_mult_gen_v12_0_i0.vhd:67]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_mult_gen_v12_0_i0/synth/test_spec_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_mult_gen_v12_0_i0/synth/test_spec_mult_gen_v12_0_i0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 15 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 15 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 29 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_17' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_xfft_v9_1_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_17' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_mult_gen_v12_0_i0/synth/test_spec_mult_gen_v12_0_i0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'test_spec_mult_gen_v12_0_i0' (168#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_mult_gen_v12_0_i0/synth/test_spec_mult_gen_v12_0_i0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlmult' (169#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3320]
INFO: [Synth 8-256] done synthesizing module 'test_spec_power_out' (170#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8528]
INFO: [Synth 8-638] synthesizing module 'test_spec_power_out1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8728]
INFO: [Synth 8-638] synthesizing module 'test_spec_c_to_ri' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8666]
INFO: [Synth 8-256] done synthesizing module 'test_spec_c_to_ri' (171#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8666]
INFO: [Synth 8-256] done synthesizing module 'test_spec_power_out1' (172#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8728]
INFO: [Synth 8-256] done synthesizing module 'test_spec_power_calc' (173#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8869]
INFO: [Synth 8-638] synthesizing module 'test_spec_red_pitaya_adc' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8917]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized8' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized16' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized16' (173#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized8' (173#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized9' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized9' (173#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_e42a5b51c1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2244]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_e42a5b51c1' (174#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2244]
INFO: [Synth 8-256] done synthesizing module 'test_spec_red_pitaya_adc' (175#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:8917]
INFO: [Synth 8-638] synthesizing module 'test_spec_reg_cntrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9062]
INFO: [Synth 8-256] done synthesizing module 'test_spec_reg_cntrl' (176#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9062]
INFO: [Synth 8-638] synthesizing module 'test_spec_ri_to_c' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9101]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_2048d3704a' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2267]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_2048d3704a' (177#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2267]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_c2fb1616f7' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2293]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_c2fb1616f7' (178#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2293]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ri_to_c' (179#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9101]
INFO: [Synth 8-638] synthesizing module 'test_spec_ri_to_c1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9149]
INFO: [Synth 8-256] done synthesizing module 'test_spec_ri_to_c1' (180#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9149]
INFO: [Synth 8-638] synthesizing module 'test_spec_simple_bram_vacc' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9397]
INFO: [Synth 8-638] synthesizing module 'test_spec_delay_bram_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9198]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlcounter_limit' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3134]
INFO: [Synth 8-3491] module 'test_spec_c_counter_binary_v12_0_i0' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i0/synth/test_spec_c_counter_binary_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'test_spec_c_counter_binary_v12_0_i0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3221]
INFO: [Synth 8-638] synthesizing module 'test_spec_c_counter_binary_v12_0_i0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i0/synth/test_spec_c_counter_binary_v12_0_i0.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i0/synth/test_spec_c_counter_binary_v12_0_i0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'test_spec_c_counter_binary_v12_0_i0' (181#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i0/synth/test_spec_c_counter_binary_v12_0_i0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlcounter_limit' (182#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3134]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlspram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2492]
	Parameter MEMORY_SIZE bound to: 7936 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter MEMORY_INIT_FILE bound to: xpm_4dd9cf_vivado.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 31 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 31 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 31 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_spram' declared at '/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8603' bound to instance 'xpm_memory_spram_inst' of component 'xpm_memory_spram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2539]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8603]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-3876] $readmem data file 'xpm_4dd9cf_vivado.mem' is read successfully [/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1127]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (183#1) [/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (184#1) [/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8603]
	Parameter width bound to: 31 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 31'b0000000000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'reg3' of component 'synth_reg_w_init' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2604]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlspram' (185#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2492]
INFO: [Synth 8-256] done synthesizing module 'test_spec_delay_bram_x0' (186#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9198]
INFO: [Synth 8-638] synthesizing module 'test_spec_pulse_ext_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9331]
INFO: [Synth 8-638] synthesizing module 'test_spec_posedge_x0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9273]
INFO: [Synth 8-256] done synthesizing module 'test_spec_posedge_x0' (187#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9273]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_9882c5878a' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2633]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_9882c5878a' (188#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2633]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlcounter_free__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-3491] module 'test_spec_c_counter_binary_v12_0_i5' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/synth/test_spec_c_counter_binary_v12_0_i5.vhd:59' bound to instance 'core_instance5' of component 'test_spec_c_counter_binary_v12_0_i5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3071]
INFO: [Synth 8-638] synthesizing module 'test_spec_c_counter_binary_v12_0_i5' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/synth/test_spec_c_counter_binary_v12_0_i5.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/synth/test_spec_c_counter_binary_v12_0_i5.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'test_spec_c_counter_binary_v12_0_i5' (189#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/synth/test_spec_c_counter_binary_v12_0_i5.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlcounter_free__parameterized1' (189#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_719637cb68' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2654]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_719637cb68' (190#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2654]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pulse_ext_x0' (191#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9331]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_c6ac0c3e71' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2318]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_c6ac0c3e71' (192#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2318]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_5cf3c3656e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2414]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_5cf3c3656e' (193#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2414]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_d47024cd86' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2436]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_d47024cd86' (194#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2436]
INFO: [Synth 8-256] done synthesizing module 'test_spec_simple_bram_vacc' (195#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9397]
INFO: [Synth 8-638] synthesizing module 'test_spec_simple_bram_vacc1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9667]
INFO: [Synth 8-638] synthesizing module 'test_spec_delay_bram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9468]
INFO: [Synth 8-256] done synthesizing module 'test_spec_delay_bram' (196#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9468]
INFO: [Synth 8-638] synthesizing module 'test_spec_pulse_ext' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9601]
INFO: [Synth 8-638] synthesizing module 'test_spec_posedge' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9543]
INFO: [Synth 8-256] done synthesizing module 'test_spec_posedge' (197#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9543]
INFO: [Synth 8-256] done synthesizing module 'test_spec_pulse_ext' (198#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9601]
INFO: [Synth 8-256] done synthesizing module 'test_spec_simple_bram_vacc1' (199#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9667]
INFO: [Synth 8-638] synthesizing module 'test_spec_snap_gap' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9736]
INFO: [Synth 8-256] done synthesizing module 'test_spec_snap_gap' (200#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9736]
INFO: [Synth 8-638] synthesizing module 'test_spec_sync_cnt' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9785]
INFO: [Synth 8-256] done synthesizing module 'test_spec_sync_cnt' (201#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9785]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_7c10521c5f' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_7c10521c5f' (202#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:52]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlcounter_free__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-3491] module 'test_spec_c_counter_binary_v12_0_i0' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i0/synth/test_spec_c_counter_binary_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'test_spec_c_counter_binary_v12_0_i0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3021]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlcounter_free__parameterized2' (202#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_799c70ed2a' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_799c70ed2a' (203#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:77]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_c5b59c8c10' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_c5b59c8c10' (204#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:115]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlconvert__parameterized10' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
	Parameter din_width bound to: 19 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 15 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_spec_xlconvert' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:153' bound to instance 'convert' of component 'convert_func_call_test_spec_xlconvert' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized18' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_spec_xlconvert__parameterized18' (204#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:168]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:277]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:30]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized2' (204#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized2' (204#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlconvert__parameterized10' (204#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:209]
INFO: [Synth 8-638] synthesizing module 'test_spec_xldelay__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:321]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xldelay__parameterized1' (204#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:321]
INFO: [Synth 8-638] synthesizing module 'xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_wrapper' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:433]
INFO: [Synth 8-3491] module 'xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/work/hdl/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d.v:38' bound to instance 'xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst' of component 'xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:463]
INFO: [Synth 8-6157] synthesizing module 'xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/work/hdl/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d.v:38]
INFO: [Synth 8-6157] synthesizing module 'FDE' [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27738]
INFO: [Synth 8-6155] done synthesizing module 'FDE' (205#1) [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27738]
INFO: [Synth 8-638] synthesizing module 'test_spec_xfft_v9_1_i0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_xfft_v9_1_i0/synth/test_spec_xfft_v9_1_i0.vhd:83]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z010clg400-1 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 8 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 10 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 10 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_SCALING bound to: 0 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 3 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 2 - type: integer 
	Parameter C_BFLY_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_6' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_xfft_v9_1_i0/hdl/xfft_v9_1_vh_rfs.vhd:103739' bound to instance 'U0' of component 'xfft_v9_1_6' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_xfft_v9_1_i0/synth/test_spec_xfft_v9_1_i0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xfft_v9_1_i0' (249#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_xfft_v9_1_i0/synth/test_spec_xfft_v9_1_i0.vhd:83]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'test_spec_xfft_v9_1_i0' is unconnected for instance 'test_spec_xfft_v9_1_i0_instance' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/work/hdl/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d.v:80]
WARNING: [Synth 8-7071] port 'event_tlast_missing' of module 'test_spec_xfft_v9_1_i0' is unconnected for instance 'test_spec_xfft_v9_1_i0_instance' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/work/hdl/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d.v:80]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'test_spec_xfft_v9_1_i0' is unconnected for instance 'test_spec_xfft_v9_1_i0_instance' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/work/hdl/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d.v:80]
WARNING: [Synth 8-7071] port 'event_data_in_channel_halt' of module 'test_spec_xfft_v9_1_i0' is unconnected for instance 'test_spec_xfft_v9_1_i0_instance' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/work/hdl/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d.v:80]
WARNING: [Synth 8-7071] port 'event_data_out_channel_halt' of module 'test_spec_xfft_v9_1_i0' is unconnected for instance 'test_spec_xfft_v9_1_i0_instance' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/work/hdl/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d.v:80]
WARNING: [Synth 8-7023] instance 'test_spec_xfft_v9_1_i0_instance' of module 'test_spec_xfft_v9_1_i0' has 19 connections declared, but only 14 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/work/hdl/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d.v:80]
INFO: [Synth 8-6155] done synthesizing module 'xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d' (250#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/work/hdl/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d.v:38]
INFO: [Synth 8-256] done synthesizing module 'xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_wrapper' (251#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:433]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_ad97dea8d3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:490]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_ad97dea8d3' (252#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:490]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlcounter_free__parameterized3' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-3491] module 'test_spec_c_counter_binary_v12_0_i1' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i1/synth/test_spec_c_counter_binary_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'test_spec_c_counter_binary_v12_0_i1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3031]
INFO: [Synth 8-638] synthesizing module 'test_spec_c_counter_binary_v12_0_i1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i1/synth/test_spec_c_counter_binary_v12_0_i1.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i1/synth/test_spec_c_counter_binary_v12_0_i1.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'test_spec_c_counter_binary_v12_0_i1' (253#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i1/synth/test_spec_c_counter_binary_v12_0_i1.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlcounter_free__parameterized3' (253#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-638] synthesizing module 'test_spec_xlcounter_free__parameterized4' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-3491] module 'test_spec_c_counter_binary_v12_0_i2' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i2/synth/test_spec_c_counter_binary_v12_0_i2.vhd:59' bound to instance 'core_instance2' of component 'test_spec_c_counter_binary_v12_0_i2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:3041]
INFO: [Synth 8-638] synthesizing module 'test_spec_c_counter_binary_v12_0_i2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i2/synth/test_spec_c_counter_binary_v12_0_i2.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i5/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i2/synth/test_spec_c_counter_binary_v12_0_i2.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'test_spec_c_counter_binary_v12_0_i2' (254#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_c_counter_binary_v12_0_i2/synth/test_spec_c_counter_binary_v12_0_i2.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'test_spec_xlcounter_free__parameterized4' (254#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec_entity_declarations.vhd:2945]
INFO: [Synth 8-256] done synthesizing module 'test_spec_struct' (255#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:9893]
INFO: [Synth 8-256] done synthesizing module 'test_spec' (256#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/xil_defaultlib/hdl/test_spec.vhd:10744]
INFO: [Synth 8-6155] done synthesizing module 'test_spec_ip' (257#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/synth/test_spec_ip.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3082.289 ; gain = 576.492 ; free physical = 3014 ; free virtual = 5510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3100.102 ; gain = 594.305 ; free physical = 3056 ; free virtual = 5552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3100.102 ; gain = 594.305 ; free physical = 3056 ; free virtual = 5552
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3103.070 ; gain = 0.000 ; free physical = 3063 ; free virtual = 5559
INFO: [Netlist 29-17] Analyzing 2312 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/constrs/test_spec.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/constrs/test_spec.xdc] for cell 'inst'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/test_spec_ip_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/test_spec_ip_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 5482
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 847 instances were transformed.
  DSP48E => DSP48E1: 36 instances
  FD => FDRE: 8 instances
  FDE => FDRE: 739 instances
  FDR => FDRE: 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3243.852 ; gain = 0.000 ; free physical = 2985 ; free virtual = 5479
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 3057 ; free virtual = 5560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 3057 ; free virtual = 5560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/test_spec_ip_synth_1/dont_touch.xdc, line 36).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/power_calc/power_out/mult/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/power_calc/power_out/mult1/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/power_calc/power_out1/mult/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/power_calc/power_out1/mult1/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/simple_bram_vacc/pulse_ext/counter3/\comp5.core_instance5 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/simple_bram_vacc1/pulse_ext/counter3/\comp5.core_instance5 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/accum0_snap/ss/basic_ctrl/dram_munge/input_count/\comp4.core_instance4 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/accum1_snap/ss/basic_ctrl/dram_munge/input_count/\comp4.core_instance4 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/accumdat_snap/ss/basic_ctrl/dram_munge/input_count/\comp4.core_instance4 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/adc_voltage_snap/ss/basic_ctrl/dram_munge/input_count/\comp4.core_instance4 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/accum0_snap/ss/add_gen/add_gen/\comp3.core_instance3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/accum1_snap/ss/add_gen/add_gen/\comp3.core_instance3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/accumdat_snap/ss/add_gen/add_gen/\comp3.core_instance3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/adc_voltage_snap/ss/add_gen/add_gen/\comp3.core_instance3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/spect_cnt/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/spect_cnt1/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/acc_cntr/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/adc_sample_counter/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/spect_cnt4/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/sync_cntr/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/simple_bram_vacc/delay_bram/counter/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/counter_led1/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/simple_bram_vacc1/delay_bram/counter/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/spect_cnt2/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/spect_cnt3/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/power_calc/power_out/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/test_spec_struct/power_calc/power_out1/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 3057 ; free virtual = 5560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 3013 ; free virtual = 5542
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum0_snap/ss/basic_ctrl/constant_x0' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/accum0_snap/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum0_snap/ss/basic_ctrl/constant_x0' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/accum0_snap/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum0_snap/ss/bram/calc_add/const' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/accum0_snap/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum0_snap/ss/arm' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/accum0_snap/ss/circ'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum0_snap/ss/arm' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/accum0_snap/ss/never'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum1_snap/ss/basic_ctrl/constant_x0' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/accum1_snap/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum1_snap/ss/basic_ctrl/constant_x0' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/accum1_snap/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum1_snap/ss/bram/calc_add/const' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/accum1_snap/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum1_snap/ss/arm' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/accum1_snap/ss/circ'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accum1_snap/ss/arm' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/accum1_snap/ss/never'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accumdat_snap/ss/basic_ctrl/constant_x0' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/accumdat_snap/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accumdat_snap/ss/basic_ctrl/constant_x0' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/accumdat_snap/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accumdat_snap/ss/bram/calc_add/const' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/accumdat_snap/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accumdat_snap/ss/arm' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/accumdat_snap/ss/circ'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/accumdat_snap/ss/arm' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/accumdat_snap/ss/never'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/adc_voltage_snap/ss/basic_ctrl/constant_x0' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/adc_voltage_snap/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/adc_voltage_snap/ss/basic_ctrl/constant_x0' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/adc_voltage_snap/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/adc_voltage_snap/ss/bram/calc_add/const' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/adc_voltage_snap/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/adc_voltage_snap/ss/arm' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/adc_voltage_snap/ss/circ'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/adc_voltage_snap/ss/arm' (sysgen_constant_4de8b4b74b) to 'inst/test_spec_struct/adc_voltage_snap/ss/never'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/constant11' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/constant2'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/constant11' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/constant6'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/constant11' (sysgen_constant_36e74fd40d) to 'inst/test_spec_struct/constant7'
INFO: [Synth 8-223] decloning instance 'inst/test_spec_struct/constant12' (sysgen_constant_c5b59c8c10) to 'inst/test_spec_struct/constant3'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2977 ; free virtual = 5534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2905 ; free virtual = 5472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2901 ; free virtual = 5468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/test_spec_struct/simple_bram_vacc/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_spec_struct/simple_bram_vacc/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_spec_struct/simple_bram_vacc1/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_spec_struct/simple_bram_vacc1/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2847 ; free virtual = 5424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2845 ; free virtual = 5426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2845 ; free virtual = 5426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2845 ; free virtual = 5426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2845 ; free virtual = 5426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2845 ; free virtual = 5427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2848 ; free virtual = 5429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        36|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |DSP48E_bbox    |     1|
|2     |DSP48E_bbox_17 |     1|
|3     |DSP48E_bbox    |     1|
|4     |DSP48E_bbox_18 |     1|
|5     |DSP48E_bbox    |     1|
|6     |DSP48E_bbox_19 |     1|
|7     |DSP48E_bbox    |     1|
|8     |DSP48E_bbox_20 |     1|
|9     |DSP48E_bbox    |     1|
|10    |DSP48E_bbox_21 |     1|
|11    |DSP48E_bbox    |     1|
|12    |DSP48E_bbox_22 |     1|
|13    |DSP48E_bbox    |     1|
|14    |DSP48E_bbox_23 |     1|
|15    |DSP48E_bbox    |     1|
|16    |DSP48E_bbox_24 |     1|
|17    |DSP48E_bbox    |     1|
|18    |DSP48E_bbox_25 |     1|
|19    |DSP48E_bbox    |     1|
|20    |DSP48E_bbox_26 |     1|
|21    |DSP48E_bbox    |     1|
|22    |DSP48E_bbox_27 |     1|
|23    |DSP48E_bbox    |     1|
|24    |DSP48E_bbox_28 |     1|
|25    |DSP48E_bbox    |     1|
|26    |DSP48E_bbox_29 |     1|
|27    |DSP48E_bbox    |     1|
|28    |DSP48E_bbox_30 |     1|
|29    |DSP48E_bbox    |     1|
|30    |DSP48E_bbox_31 |     1|
|31    |DSP48E_bbox    |     1|
|32    |DSP48E_bbox_32 |     1|
|33    |DSP48E_bbox    |     1|
|34    |DSP48E_bbox_33 |     1|
|35    |DSP48E_bbox    |     1|
|36    |DSP48E_bbox_34 |     1|
|37    |CARRY4         |    30|
|38    |DSP48E1        |    32|
|42    |LUT1           |    76|
|43    |LUT2           |   348|
|44    |LUT3           |  1237|
|45    |LUT4           |   127|
|46    |LUT5           |    62|
|47    |LUT6           |   279|
|48    |MUXCY          |   741|
|49    |RAMB18E1       |    12|
|52    |SRL16E         |  1372|
|53    |SRLC32E        |    50|
|54    |XORCY          |   674|
|55    |FD             |     8|
|56    |FDE            |   582|
|57    |FDR            |    46|
|58    |FDRE           |  5191|
|59    |FDSE           |     5|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2848 ; free virtual = 5429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 3243.852 ; gain = 594.305 ; free physical = 2912 ; free virtual = 5494
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3243.852 ; gain = 738.055 ; free physical = 2912 ; free virtual = 5494
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3243.852 ; gain = 0.000 ; free physical = 3013 ; free virtual = 5607
INFO: [Netlist 29-17] Analyzing 2161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.852 ; gain = 0.000 ; free physical = 2921 ; free virtual = 5536
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 914 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 242 instances
  DSP48E => DSP48E1: 36 instances
  FD => FDRE: 8 instances
  FDE => FDRE: 582 instances
  FDR => FDRE: 46 instances

Synth Design complete, checksum: 7ab51780
INFO: [Common 17-83] Releasing license: Synthesis
731 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:57 . Memory (MB): peak = 3243.852 ; gain = 738.133 ; free physical = 3013 ; free virtual = 5628
INFO: [Common 17-1381] The checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/test_spec_ip_synth_1/test_spec_ip.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP test_spec_ip, cache-ID = f82b4f755e9b6897
INFO: [Coretcl 2-1174] Renamed 1425 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/test_spec_ip_synth_1/test_spec_ip.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_spec_ip_utilization_synth.rpt -pb test_spec_ip_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 10:22:25 2025...
