// Seed: 2249939647
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    output tri id_3,
    input supply1 id_4
);
  integer id_6 = 1;
  reg id_7;
  wire id_8;
  always @(posedge id_0) begin
    id_7 <= 1;
    $display(1);
  end
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    output logic id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6
);
  wire id_8;
  always repeat (1) id_2 <= id_1;
  xor (id_6, id_3, id_0, id_4, id_1, id_8, id_5);
  module_0(
      id_5, id_5, id_5, id_6, id_3
  );
endmodule
