// Seed: 2018863532
module module_0 ();
  integer id_2 = "" - 1;
  module_2(
      id_2
  );
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    input  wor  id_2
);
  wire id_4;
  module_0();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
endmodule
module module_3 (
    input  tri   id_0,
    output wire  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  wire id_7;
  module_2(
      id_7
  );
  wire id_8;
  assign id_1 = id_3;
endmodule : id_9
