Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 11 01:16:56 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BP_top_timing_summary_routed.rpt -pb BP_top_timing_summary_routed.pb -rpx BP_top_timing_summary_routed.rpx -warn_on_violation
| Design       : BP_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: UUT4/UUT0/segment_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.997        0.000                      0                  433        0.085        0.000                      0                  433        1.500        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
SysClk                        {0.000 5.000}        10.000          100.000         
  Clk_100MHz_DCM_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  PClk_DCM_clk_wiz_0_1        {0.000 20.000}       40.000          25.000          
  TMDS_Clk_DCM_clk_wiz_0_1    {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk                                                                                                                                                                          3.000        0.000                       0                     1  
  Clk_100MHz_DCM_clk_wiz_0_1        4.343        0.000                      0                  317        0.085        0.000                      0                  317        4.500        0.000                       0                   112  
  PClk_DCM_clk_wiz_0_1             34.521        0.000                      0                   81        0.142        0.000                      0                   81       19.500        0.000                       0                    63  
  TMDS_Clk_DCM_clk_wiz_0_1          1.770        0.000                      0                   35        0.174        0.000                      0                   35        1.500        0.000                       0                    37  
  clkfbout_DCM_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PClk_DCM_clk_wiz_0_1        Clk_100MHz_DCM_clk_wiz_0_1        2.728        0.000                      0                   35        0.293        0.000                      0                   35  
Clk_100MHz_DCM_clk_wiz_0_1  PClk_DCM_clk_wiz_0_1              6.127        0.000                      0                   14        0.397        0.000                      0                   14  
PClk_DCM_clk_wiz_0_1        TMDS_Clk_DCM_clk_wiz_0_1          0.997        0.000                      0                   30        0.132        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_DCM_clk_wiz_0_1
  To Clock:  Clk_100MHz_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 4.133ns (74.672%)  route 1.402ns (25.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 8.710 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         2.064    -0.629    UUT4/UUT2/Clk_100MHz_0
    DSP48_X4Y44          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.380 r  UUT4/UUT2/BRAM_address0/P[0]
                         net (fo=1, routed)           1.402     4.782    UUT4/UUT2/BRAM_address0_n_105
    SLICE_X106Y110       LUT2 (Prop_lut2_I0_O)        0.124     4.906 r  UUT4/UUT2/BRAM_address[0]_i_1/O
                         net (fo=1, routed)           0.000     4.906    UUT4/UUT2/p_0_in__0[0]
    SLICE_X106Y110       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.855     8.710    UUT4/UUT2/Clk_100MHz_0
    SLICE_X106Y110       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[0]/C
                         clock pessimism              0.585     9.295    
                         clock uncertainty           -0.074     9.220    
    SLICE_X106Y110       FDRE (Setup_fdre_C_D)        0.029     9.249    UUT4/UUT2/BRAM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 4.133ns (74.770%)  route 1.395ns (25.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         2.064    -0.629    UUT4/UUT2/Clk_100MHz_0
    DSP48_X4Y44          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     3.380 r  UUT4/UUT2/BRAM_address0/P[4]
                         net (fo=1, routed)           1.395     4.775    UUT4/UUT2/BRAM_address0_n_101
    SLICE_X107Y111       LUT2 (Prop_lut2_I0_O)        0.124     4.899 r  UUT4/UUT2/BRAM_address[4]_i_1/O
                         net (fo=1, routed)           0.000     4.899    UUT4/UUT2/p_0_in__0[4]
    SLICE_X107Y111       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.854     8.709    UUT4/UUT2/Clk_100MHz_0
    SLICE_X107Y111       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[4]/C
                         clock pessimism              0.585     9.294    
                         clock uncertainty           -0.074     9.219    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)        0.031     9.250    UUT4/UUT2/BRAM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.161ns (75.059%)  route 1.383ns (24.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         2.064    -0.629    UUT4/UUT2/Clk_100MHz_0
    DSP48_X4Y44          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     3.380 r  UUT4/UUT2/BRAM_address0/P[5]
                         net (fo=1, routed)           1.383     4.763    UUT4/UUT2/BRAM_address0_n_100
    SLICE_X107Y111       LUT2 (Prop_lut2_I0_O)        0.152     4.915 r  UUT4/UUT2/BRAM_address[5]_i_1/O
                         net (fo=1, routed)           0.000     4.915    UUT4/UUT2/p_0_in__0[5]
    SLICE_X107Y111       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.854     8.709    UUT4/UUT2/Clk_100MHz_0
    SLICE_X107Y111       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[5]/C
                         clock pessimism              0.585     9.294    
                         clock uncertainty           -0.074     9.219    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)        0.075     9.294    UUT4/UUT2/BRAM_address_reg[5]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 UUT4/UUT1/memCounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/Digit2_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.240ns (22.736%)  route 4.214ns (77.264%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.974    -0.718    UUT4/UUT1/Clk_100MHz_0
    SLICE_X104Y111       FDRE                                         r  UUT4/UUT1/memCounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  UUT4/UUT1/memCounterX_reg[1]/Q
                         net (fo=29, routed)          1.521     1.321    UUT4/UUT1/memCounterX[1]
    SLICE_X104Y114       LUT2 (Prop_lut2_I1_O)        0.146     1.467 r  UUT4/UUT1/Digit2_Active_i_30/O
                         net (fo=3, routed)           1.194     2.661    UUT4/UUT0/Digit2_Active_i_7
    SLICE_X106Y114       LUT6 (Prop_lut6_I2_O)        0.328     2.989 r  UUT4/UUT0/Digit2_Active_i_22/O
                         net (fo=1, routed)           0.834     3.823    UUT4/UUT1/Digit2_Active_reg_1
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124     3.947 r  UUT4/UUT1/Digit2_Active_i_7/O
                         net (fo=1, routed)           0.665     4.612    UUT4/UUT1/Digit2_Active_i_7_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I5_O)        0.124     4.736 r  UUT4/UUT1/Digit2_Active_i_1/O
                         net (fo=1, routed)           0.000     4.736    UUT4/UUT2/Digit2_Active
    SLICE_X107Y113       FDRE                                         r  UUT4/UUT2/Digit2_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.852     8.707    UUT4/UUT2/Clk_100MHz_0
    SLICE_X107Y113       FDRE                                         r  UUT4/UUT2/Digit2_Active_reg/C
                         clock pessimism              0.585     9.292    
                         clock uncertainty           -0.074     9.217    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.029     9.246    UUT4/UUT2/Digit2_Active_reg
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 4.133ns (77.187%)  route 1.222ns (22.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         2.064    -0.629    UUT4/UUT2/Clk_100MHz_0
    DSP48_X4Y44          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.380 r  UUT4/UUT2/BRAM_address0/P[6]
                         net (fo=1, routed)           1.222     4.602    UUT4/UUT2/BRAM_address0_n_99
    SLICE_X107Y111       LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  UUT4/UUT2/BRAM_address[6]_i_1/O
                         net (fo=1, routed)           0.000     4.726    UUT4/UUT2/p_0_in__0[6]
    SLICE_X107Y111       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.854     8.709    UUT4/UUT2/Clk_100MHz_0
    SLICE_X107Y111       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[6]/C
                         clock pessimism              0.585     9.294    
                         clock uncertainty           -0.074     9.219    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)        0.031     9.250    UUT4/UUT2/BRAM_address_reg[6]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 UUT4/UUT1/memCounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.310ns (24.249%)  route 4.092ns (75.751%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.974    -0.718    UUT4/UUT1/Clk_100MHz_0
    SLICE_X105Y111       FDRE                                         r  UUT4/UUT1/memCounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.456    -0.262 r  UUT4/UUT1/memCounterY_reg[4]/Q
                         net (fo=52, routed)          1.948     1.686    UUT4/UUT1/Q[3]
    SLICE_X105Y112       LUT3 (Prop_lut3_I1_O)        0.150     1.836 r  UUT4/UUT1/Digit1_Active_i_33/O
                         net (fo=3, routed)           0.537     2.373    UUT4/UUT1/Digit1_Active_i_33_n_0
    SLICE_X104Y112       LUT6 (Prop_lut6_I5_O)        0.332     2.705 r  UUT4/UUT1/BRAM_data[0]_i_26/O
                         net (fo=1, routed)           0.801     3.506    UUT4/UUT1/BRAM_data[0]_i_26_n_0
    SLICE_X104Y113       LUT5 (Prop_lut5_I0_O)        0.124     3.630 r  UUT4/UUT1/BRAM_data[0]_i_21/O
                         net (fo=1, routed)           0.403     4.033    UUT4/UUT2/BRAM_data_reg[0]_2
    SLICE_X105Y113       LUT5 (Prop_lut5_I2_O)        0.124     4.157 r  UUT4/UUT2/BRAM_data[0]_i_6/O
                         net (fo=1, routed)           0.403     4.560    UUT4/UUT1/BRAM_data_reg[0]
    SLICE_X105Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.684 r  UUT4/UUT1/BRAM_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.684    UUT4/UUT2/BRAM_data_reg[0]_0
    SLICE_X105Y113       FDRE                                         r  UUT4/UUT2/BRAM_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.778     8.633    UUT4/UUT2/Clk_100MHz_0
    SLICE_X105Y113       FDRE                                         r  UUT4/UUT2/BRAM_data_reg[0]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.074     9.180    
    SLICE_X105Y113       FDRE (Setup_fdre_C_D)        0.029     9.209    UUT4/UUT2/BRAM_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 4.161ns (78.551%)  route 1.136ns (21.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         2.064    -0.629    UUT4/UUT2/Clk_100MHz_0
    DSP48_X4Y44          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.380 r  UUT4/UUT2/BRAM_address0/P[15]
                         net (fo=1, routed)           1.136     4.517    UUT4/UUT2/BRAM_address0_n_90
    SLICE_X103Y113       LUT2 (Prop_lut2_I0_O)        0.152     4.669 r  UUT4/UUT2/BRAM_address[15]_i_1/O
                         net (fo=1, routed)           0.000     4.669    UUT4/UUT2/p_0_in__0[15]
    SLICE_X103Y113       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.778     8.633    UUT4/UUT2/Clk_100MHz_0
    SLICE_X103Y113       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[15]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.074     9.180    
    SLICE_X103Y113       FDRE (Setup_fdre_C_D)        0.075     9.255    UUT4/UUT2/BRAM_address_reg[15]
  -------------------------------------------------------------------
                         required time                          9.255    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 4.133ns (79.536%)  route 1.063ns (20.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         2.064    -0.629    UUT4/UUT2/Clk_100MHz_0
    DSP48_X4Y44          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     3.380 r  UUT4/UUT2/BRAM_address0/P[2]
                         net (fo=1, routed)           1.063     4.444    UUT4/UUT2/BRAM_address0_n_103
    SLICE_X105Y110       LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  UUT4/UUT2/BRAM_address[2]_i_1/O
                         net (fo=1, routed)           0.000     4.568    UUT4/UUT2/p_0_in__0[2]
    SLICE_X105Y110       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.781     8.636    UUT4/UUT2/Clk_100MHz_0
    SLICE_X105Y110       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[2]/C
                         clock pessimism              0.585     9.221    
                         clock uncertainty           -0.074     9.146    
    SLICE_X105Y110       FDRE (Setup_fdre_C_D)        0.029     9.175    UUT4/UUT2/BRAM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          9.175    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 4.159ns (78.384%)  route 1.147ns (21.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 8.710 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         2.064    -0.629    UUT4/UUT2/Clk_100MHz_0
    DSP48_X4Y44          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.380 r  UUT4/UUT2/BRAM_address0/P[1]
                         net (fo=1, routed)           1.147     4.527    UUT4/UUT2/BRAM_address0_n_104
    SLICE_X106Y110       LUT2 (Prop_lut2_I0_O)        0.150     4.677 r  UUT4/UUT2/BRAM_address[1]_i_1/O
                         net (fo=1, routed)           0.000     4.677    UUT4/UUT2/p_0_in__0[1]
    SLICE_X106Y110       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.855     8.710    UUT4/UUT2/Clk_100MHz_0
    SLICE_X106Y110       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[1]/C
                         clock pessimism              0.585     9.295    
                         clock uncertainty           -0.074     9.220    
    SLICE_X106Y110       FDRE (Setup_fdre_C_D)        0.075     9.295    UUT4/UUT2/BRAM_address_reg[1]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 4.129ns (79.226%)  route 1.083ns (20.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         2.064    -0.629    UUT4/UUT2/Clk_100MHz_0
    DSP48_X4Y44          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.380 r  UUT4/UUT2/BRAM_address0/P[7]
                         net (fo=1, routed)           1.083     4.463    UUT4/UUT2/BRAM_address0_n_98
    SLICE_X107Y111       LUT2 (Prop_lut2_I0_O)        0.120     4.583 r  UUT4/UUT2/BRAM_address[7]_i_1/O
                         net (fo=1, routed)           0.000     4.583    UUT4/UUT2/p_0_in__0[7]
    SLICE_X107Y111       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.854     8.709    UUT4/UUT2/Clk_100MHz_0
    SLICE_X107Y111       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[7]/C
                         clock pessimism              0.585     9.294    
                         clock uncertainty           -0.074     9.219    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)        0.075     9.294    UUT4/UUT2/BRAM_address_reg[7]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  4.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UUT4/UUT2/BRAM_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.522%)  route 0.161ns (49.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.687    -0.520    UUT4/UUT2/Clk_100MHz_0
    SLICE_X104Y112       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  UUT4/UUT2/BRAM_address_reg[8]/Q
                         net (fo=2, routed)           0.161    -0.195    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.002    -0.713    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.464    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.281    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UUT4/UUT2/BRAM_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.147%)  route 0.163ns (49.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.687    -0.520    UUT4/UUT2/Clk_100MHz_0
    SLICE_X104Y112       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  UUT4/UUT2/BRAM_address_reg[10]/Q
                         net (fo=2, routed)           0.163    -0.193    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.002    -0.713    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.464    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.281    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UUT4/UUT2/BRAM_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.980%)  route 0.221ns (61.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT2/Clk_100MHz_0
    SLICE_X103Y113       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  UUT4/UUT2/BRAM_address_reg[12]/Q
                         net (fo=2, routed)           0.221    -0.159    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[12]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.002    -0.713    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.270    -0.443    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.260    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UUT4/UUT2/BRAM_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.681%)  route 0.165ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.688    -0.519    UUT4/UUT2/Clk_100MHz_0
    SLICE_X105Y110       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  UUT4/UUT2/BRAM_address_reg[3]/Q
                         net (fo=2, routed)           0.165    -0.226    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.002    -0.713    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.464    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129    -0.335    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.656%)  route 0.233ns (62.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.688    -0.519    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/Q
                         net (fo=2, routed)           0.233    -0.145    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.005    -0.710    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.270    -0.440    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.257    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.377%)  route 0.236ns (62.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.688    -0.519    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/Q
                         net (fo=2, routed)           0.236    -0.142    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.005    -0.710    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.270    -0.440    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.257    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.606%)  route 0.221ns (57.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.687    -0.520    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y112       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[8]/Q
                         net (fo=2, routed)           0.221    -0.135    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.005    -0.710    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.270    -0.440    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.257    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 UUT4/UUT2/BRAM_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.411%)  route 0.164ns (52.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.687    -0.520    UUT4/UUT2/Clk_100MHz_0
    SLICE_X104Y112       FDRE                                         r  UUT4/UUT2/BRAM_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  UUT4/UUT2/BRAM_address_reg[9]/Q
                         net (fo=2, routed)           0.164    -0.208    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.002    -0.713    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.464    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129    -0.335    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.801%)  route 0.220ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.688    -0.519    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[3]/Q
                         net (fo=2, routed)           0.220    -0.171    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.005    -0.710    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.270    -0.440    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.130    -0.310    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.736%)  route 0.239ns (59.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.687    -0.520    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y112       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/Q
                         net (fo=2, routed)           0.239    -0.118    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.005    -0.710    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.270    -0.440    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.257    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_100MHz_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y23     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y23     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y44     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y44     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X108Y111   UUT1/UUT1a/DisplayEnable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y110   UUT4/UUT2/BRAM_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y112   UUT4/UUT2/BRAM_address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y112   UUT4/UUT2/BRAM_address_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   UUT1/UUT1a/vsync_latch0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   UUT1/UUT1a/vsync_latch0_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   UUT1/UUT1a/vsync_latch1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   UUT1/UUT1a/vsync_latch1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y114   UUT4/UUT2/Digit0_Active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y113   UUT4/UUT2/Digit2_Active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y113   UUT4/UUT2/Lives_Active_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y111   UUT1/UUT1a/DisplayEnable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y110   UUT4/UUT2/BRAM_address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y112   UUT4/UUT2/BRAM_address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y110   UUT4/UUT2/BRAM_address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y112   UUT4/UUT2/BRAM_address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y112   UUT4/UUT2/BRAM_address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y110   UUT4/UUT2/BRAM_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y110   UUT4/UUT2/BRAM_address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y110   UUT4/UUT2/BRAM_address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y111   UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y111   UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y112   UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y112   UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  PClk_DCM_clk_wiz_0_1
  To Clock:  PClk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.521ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.244ns (23.036%)  route 4.156ns (76.964%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 38.637 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 f  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 r  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 f  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          1.441     3.206    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X100Y109       LUT2 (Prop_lut2_I1_O)        0.150     3.356 r  UUT4/UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.999     4.355    UUT4/UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.328     4.683 r  UUT4/UUT4/ReadCounterX[7]_i_1/O
                         net (fo=1, routed)           0.000     4.683    UUT4/UUT4/ReadCounterX[7]_i_1_n_0
    SLICE_X102Y108       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.782    38.637    UUT4/UUT4/CLK
    SLICE_X102Y108       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
                         clock pessimism              0.585    39.222    
                         clock uncertainty           -0.095    39.127    
    SLICE_X102Y108       FDCE (Setup_fdce_C_D)        0.077    39.204    UUT4/UUT4/ReadCounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         39.204    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                 34.521    

Slack (MET) :             34.522ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.244ns (23.026%)  route 4.159ns (76.974%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 f  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 r  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 f  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          1.441     3.206    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X100Y109       LUT2 (Prop_lut2_I1_O)        0.150     3.356 r  UUT4/UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           1.001     4.357    UUT4/UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X104Y109       LUT4 (Prop_lut4_I0_O)        0.328     4.685 r  UUT4/UUT4/ReadCounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     4.685    UUT4/UUT4/ReadCounterX[5]_i_1_n_0
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.781    38.636    UUT4/UUT4/CLK
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[5]/C
                         clock pessimism              0.585    39.221    
                         clock uncertainty           -0.095    39.126    
    SLICE_X104Y109       FDCE (Setup_fdce_C_D)        0.081    39.207    UUT4/UUT4/ReadCounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         39.207    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                 34.522    

Slack (MET) :             34.531ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.272ns (23.423%)  route 4.159ns (76.577%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 f  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 r  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 f  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          1.441     3.206    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X100Y109       LUT2 (Prop_lut2_I1_O)        0.150     3.356 r  UUT4/UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           1.001     4.357    UUT4/UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X104Y109       LUT5 (Prop_lut5_I0_O)        0.356     4.713 r  UUT4/UUT4/ReadCounterX[6]_i_1/O
                         net (fo=1, routed)           0.000     4.713    UUT4/UUT4/ReadCounterX[6]_i_1_n_0
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.781    38.636    UUT4/UUT4/CLK
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[6]/C
                         clock pessimism              0.585    39.221    
                         clock uncertainty           -0.095    39.126    
    SLICE_X104Y109       FDCE (Setup_fdce_C_D)        0.118    39.244    UUT4/UUT4/ReadCounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         39.244    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                 34.531    

Slack (MET) :             34.533ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.244ns (23.070%)  route 4.148ns (76.930%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 38.637 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 f  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 r  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 f  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          1.441     3.206    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X100Y109       LUT2 (Prop_lut2_I1_O)        0.150     3.356 r  UUT4/UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.991     4.347    UUT4/UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I0_O)        0.328     4.675 r  UUT4/UUT4/ReadCounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     4.675    UUT4/UUT4/ReadCounterX[8]_i_1_n_0
    SLICE_X102Y108       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.782    38.637    UUT4/UUT4/CLK
    SLICE_X102Y108       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[8]/C
                         clock pessimism              0.585    39.222    
                         clock uncertainty           -0.095    39.127    
    SLICE_X102Y108       FDCE (Setup_fdce_C_D)        0.081    39.208    UUT4/UUT4/ReadCounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         39.208    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                 34.533    

Slack (MET) :             34.690ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.244ns (24.004%)  route 3.939ns (75.996%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 f  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 r  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 f  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          1.441     3.206    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X100Y109       LUT2 (Prop_lut2_I1_O)        0.150     3.356 r  UUT4/UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.781     4.137    UUT4/UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X105Y109       LUT4 (Prop_lut4_I0_O)        0.328     4.465 r  UUT4/UUT4/ReadCounterX[2]_i_1/O
                         net (fo=1, routed)           0.000     4.465    UUT4/UUT4/ReadCounterX[2]_i_1_n_0
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.781    38.636    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/C
                         clock pessimism              0.585    39.221    
                         clock uncertainty           -0.095    39.126    
    SLICE_X105Y109       FDCE (Setup_fdce_C_D)        0.029    39.155    UUT4/UUT4/ReadCounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                 34.690    

Slack (MET) :             34.694ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.244ns (24.013%)  route 3.937ns (75.987%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 f  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 r  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 f  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          1.441     3.206    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X100Y109       LUT2 (Prop_lut2_I1_O)        0.150     3.356 r  UUT4/UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.779     4.135    UUT4/UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X105Y109       LUT6 (Prop_lut6_I0_O)        0.328     4.463 r  UUT4/UUT4/ReadCounterX[4]_i_1/O
                         net (fo=1, routed)           0.000     4.463    UUT4/UUT4/ReadCounterX[4]_i_1_n_0
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.781    38.636    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[4]/C
                         clock pessimism              0.585    39.221    
                         clock uncertainty           -0.095    39.126    
    SLICE_X105Y109       FDCE (Setup_fdce_C_D)        0.031    39.157    UUT4/UUT4/ReadCounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         39.157    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 34.694    

Slack (MET) :             34.710ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.270ns (24.383%)  route 3.939ns (75.617%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 f  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 r  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 f  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          1.441     3.206    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X100Y109       LUT2 (Prop_lut2_I1_O)        0.150     3.356 r  UUT4/UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.781     4.137    UUT4/UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X105Y109       LUT5 (Prop_lut5_I0_O)        0.354     4.491 r  UUT4/UUT4/ReadCounterX[3]_i_1/O
                         net (fo=1, routed)           0.000     4.491    UUT4/UUT4/ReadCounterX[3]_i_1_n_0
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.781    38.636    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/C
                         clock pessimism              0.585    39.221    
                         clock uncertainty           -0.095    39.126    
    SLICE_X105Y109       FDCE (Setup_fdce_C_D)        0.075    39.201    UUT4/UUT4/ReadCounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         39.201    
                         arrival time                          -4.491    
  -------------------------------------------------------------------
                         slack                                 34.710    

Slack (MET) :             34.734ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.270ns (24.295%)  route 3.958ns (75.705%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 f  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 r  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 f  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          1.441     3.206    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X100Y109       LUT2 (Prop_lut2_I1_O)        0.150     3.356 r  UUT4/UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.800     4.156    UUT4/UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X104Y109       LUT3 (Prop_lut3_I0_O)        0.354     4.510 r  UUT4/UUT4/ReadCounterX[1]_i_1/O
                         net (fo=1, routed)           0.000     4.510    UUT4/UUT4/ReadCounterX[1]_i_1_n_0
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.781    38.636    UUT4/UUT4/CLK
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[1]/C
                         clock pessimism              0.585    39.221    
                         clock uncertainty           -0.095    39.126    
    SLICE_X104Y109       FDCE (Setup_fdce_C_D)        0.118    39.244    UUT4/UUT4/ReadCounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         39.244    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 34.734    

Slack (MET) :             35.023ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.244ns (25.386%)  route 3.656ns (74.614%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 38.637 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 f  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 r  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 f  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          1.441     3.206    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X100Y109       LUT2 (Prop_lut2_I1_O)        0.150     3.356 r  UUT4/UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.499     3.855    UUT4/UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I0_O)        0.328     4.183 r  UUT4/UUT4/ReadCounterX[9]_i_2/O
                         net (fo=1, routed)           0.000     4.183    UUT4/UUT4/ReadCounterX[9]_i_2_n_0
    SLICE_X102Y108       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.782    38.637    UUT4/UUT4/CLK
    SLICE_X102Y108       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[9]/C
                         clock pessimism              0.585    39.222    
                         clock uncertainty           -0.095    39.127    
    SLICE_X102Y108       FDCE (Setup_fdce_C_D)        0.079    39.206    UUT4/UUT4/ReadCounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         39.206    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                 35.023    

Slack (MET) :             35.349ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.890ns (20.749%)  route 3.399ns (79.251%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X100Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  UUT4/UUT4/CounterX_reg[2]/Q
                         net (fo=5, routed)           1.078     0.878    UUT4/UUT4/CounterX[2]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.124     1.002 f  UUT4/UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.639     1.641    UUT4/UUT4/CounterX[9]_i_2_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     1.765 r  UUT4/UUT4/CounterX[4]_i_2/O
                         net (fo=18, routed)          0.993     2.758    UUT4/UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y109       LUT6 (Prop_lut6_I5_O)        0.124     2.882 r  UUT4/UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.690     3.572    UUT4/UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.781    38.636    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/C
                         clock pessimism              0.585    39.221    
                         clock uncertainty           -0.095    39.126    
    SLICE_X105Y109       FDCE (Setup_fdce_C_CE)      -0.205    38.921    UUT4/UUT4/ReadCounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         38.921    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 35.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/CounterY_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  UUT4/UUT4/CounterY_reg[6]/Q
                         net (fo=7, routed)           0.090    -0.288    UUT4/UUT4/CounterY_reg[9]_0[6]
    SLICE_X102Y109       LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  UUT4/UUT4/CounterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    UUT4/UUT4/CounterY[8]_i_1_n_0
    SLICE_X102Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.963    -0.752    UUT4/UUT4/CLK
    SLICE_X102Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[8]/C
                         clock pessimism              0.247    -0.505    
    SLICE_X102Y109       FDCE (Hold_fdce_C_D)         0.121    -0.384    UUT4/UUT4/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.984%)  route 0.128ns (38.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.128    -0.229    UUT4/UUT6/TMDS_CH1/balance_acc[0]
    SLICE_X98Y114        LUT6 (Prop_lut6_I0_O)        0.045    -0.184 r  UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.184    UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X98Y114        FDCE (Hold_fdce_C_D)         0.121    -0.385    UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.797%)  route 0.129ns (38.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y113        FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/Q
                         net (fo=7, routed)           0.129    -0.228    UUT4/UUT6/TMDS_CH2/balance_acc[3]
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  UUT4/UUT6/TMDS_CH2/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    UUT4/UUT6/TMDS_CH2/dout[0]_i_1_n_0
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X98Y114        FDCE (Hold_fdce_C_D)         0.121    -0.385    UUT4/UUT6/TMDS_CH2/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.188ns (51.847%)  route 0.175ns (48.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  UUT4/UUT4/ReadCounterX_reg[4]/Q
                         net (fo=8, routed)           0.175    -0.202    UUT4/UUT4/ReadCounterX_reg[9]_0[4]
    SLICE_X104Y109       LUT5 (Prop_lut5_I3_O)        0.047    -0.155 r  UUT4/UUT4/ReadCounterX[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    UUT4/UUT4/ReadCounterX[6]_i_1_n_0
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.964    -0.751    UUT4/UUT4/CLK
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[6]/C
                         clock pessimism              0.246    -0.505    
    SLICE_X104Y109       FDCE (Hold_fdce_C_D)         0.131    -0.374    UUT4/UUT4/ReadCounterX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.212ns (61.841%)  route 0.131ns (38.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y109       FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  UUT4/UUT4/ReadCounterX_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.223    UUT4/UUT4/ReadCounterX_reg[9]_0[0]
    SLICE_X105Y109       LUT5 (Prop_lut5_I3_O)        0.048    -0.175 r  UUT4/UUT4/ReadCounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    UUT4/UUT4/ReadCounterX[3]_i_1_n_0
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.964    -0.751    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/C
                         clock pessimism              0.246    -0.505    
    SLICE_X105Y109       FDCE (Hold_fdce_C_D)         0.107    -0.398    UUT4/UUT4/ReadCounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  UUT4/UUT4/ReadCounterX_reg[4]/Q
                         net (fo=8, routed)           0.175    -0.202    UUT4/UUT4/ReadCounterX_reg[9]_0[4]
    SLICE_X104Y109       LUT4 (Prop_lut4_I2_O)        0.045    -0.157 r  UUT4/UUT4/ReadCounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    UUT4/UUT4/ReadCounterX[5]_i_1_n_0
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.964    -0.751    UUT4/UUT4/CLK
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[5]/C
                         clock pessimism              0.246    -0.505    
    SLICE_X104Y109       FDCE (Hold_fdce_C_D)         0.121    -0.384    UUT4/UUT4/ReadCounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.401%)  route 0.155ns (42.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/Q
                         net (fo=7, routed)           0.155    -0.202    UUT4/UUT6/TMDS_CH1/balance_acc[3]
    SLICE_X100Y114       LUT2 (Prop_lut2_I0_O)        0.045    -0.157 r  UUT4/UUT6/TMDS_CH1/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.157    UUT4/UUT6/TMDS_CH1/dout[0]_i_1__1_n_0
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X100Y114       FDCE (Hold_fdce_C_D)         0.121    -0.385    UUT4/UUT6/TMDS_CH1/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.128    -0.390 r  UUT4/UUT4/ReadCounterX_reg[3]/Q
                         net (fo=5, routed)           0.098    -0.292    UUT4/UUT4/ReadCounterX_reg[9]_0[3]
    SLICE_X105Y109       LUT6 (Prop_lut6_I5_O)        0.099    -0.193 r  UUT4/UUT4/ReadCounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    UUT4/UUT4/ReadCounterX[4]_i_1_n_0
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.964    -0.751    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[4]/C
                         clock pessimism              0.233    -0.518    
    SLICE_X105Y109       FDCE (Hold_fdce_C_D)         0.092    -0.426    UUT4/UUT4/ReadCounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/CounterX_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.281%)  route 0.101ns (30.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.688    -0.519    UUT4/UUT4/CLK
    SLICE_X101Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDCE (Prop_fdce_C_Q)         0.128    -0.391 r  UUT4/UUT4/CounterX_reg[7]/Q
                         net (fo=10, routed)          0.101    -0.290    UUT4/UUT4/CounterX[7]
    SLICE_X101Y110       LUT6 (Prop_lut6_I3_O)        0.099    -0.191 r  UUT4/UUT4/CounterX[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    UUT4/UUT4/CounterX[9]_i_1_n_0
    SLICE_X101Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.962    -0.753    UUT4/UUT4/CLK
    SLICE_X101Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[9]/C
                         clock pessimism              0.234    -0.519    
    SLICE_X101Y110       FDCE (Hold_fdce_C_D)         0.092    -0.427    UUT4/UUT4/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.504%)  route 0.131ns (38.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X104Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y109       FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  UUT4/UUT4/ReadCounterX_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.223    UUT4/UUT4/ReadCounterX_reg[9]_0[0]
    SLICE_X105Y109       LUT4 (Prop_lut4_I2_O)        0.045    -0.178 r  UUT4/UUT4/ReadCounterX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    UUT4/UUT4/ReadCounterX[2]_i_1_n_0
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.964    -0.751    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/C
                         clock pessimism              0.246    -0.505    
    SLICE_X105Y109       FDCE (Hold_fdce_C_D)         0.091    -0.414    UUT4/UUT4/ReadCounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PClk_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y113   UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y113   UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y113   UUT4/UUT6/TMDS_CH0/dout_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y113   UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y110   UUT4/UUT4/CounterX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y109   UUT4/UUT4/CounterX_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y110   UUT4/UUT4/CounterX_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y110   UUT4/UUT4/CounterX_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y110   UUT4/UUT4/CounterX_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X102Y110   UUT4/UUT4/CounterX_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y110   UUT4/UUT4/CounterX_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y110   UUT4/UUT4/CounterX_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X102Y110   UUT4/UUT4/CounterX_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y110   UUT4/UUT4/CounterX_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y113   UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y113   UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y113   UUT4/UUT6/TMDS_CH0/dout_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  TMDS_Clk_DCM_clk_wiz_0_1
  To Clock:  TMDS_Clk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 UUT4/UUT7/SR_TMDS_Green_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.671ns (29.402%)  route 1.611ns (70.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 2.631 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.970    -0.722    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y115       FDCE (Prop_fdce_C_Q)         0.518    -0.204 r  UUT4/UUT7/SR_TMDS_Green_reg[6]/Q
                         net (fo=1, routed)           1.611     1.407    UUT4/UUT7/SR_TMDS_Green__0[6]
    SLICE_X100Y115       LUT3 (Prop_lut3_I2_O)        0.153     1.560 r  UUT4/UUT7/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.560    UUT4/UUT7/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.776     2.631    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.647     3.278    
                         clock uncertainty           -0.065     3.212    
    SLICE_X100Y115       FDCE (Setup_fdce_C_D)        0.118     3.330    UUT4/UUT7/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 UUT4/UUT7/SR_TMDS_Blue_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.580ns (28.657%)  route 1.444ns (71.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.971    -0.721    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UUT4/UUT7/SR_TMDS_Blue_reg[8]/Q
                         net (fo=1, routed)           1.444     1.179    UUT4/UUT7/SR_TMDS_Blue__0[8]
    SLICE_X97Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  UUT4/UUT7/SR_TMDS_Blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.303    UUT4/UUT7/SR_TMDS_Blue[7]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[7]/C
                         clock pessimism              0.647     3.279    
                         clock uncertainty           -0.065     3.213    
    SLICE_X97Y114        FDCE (Setup_fdce_C_D)        0.031     3.244    UUT4/UUT7/SR_TMDS_Blue_reg[7]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.716ns (37.070%)  route 1.215ns (62.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 2.631 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.972    -0.720    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.215     0.914    UUT4/UUT7/shiftEnable
    SLICE_X100Y115       LUT3 (Prop_lut3_I1_O)        0.297     1.211 r  UUT4/UUT7/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.211    UUT4/UUT7/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.776     2.631    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[3]/C
                         clock pessimism              0.623     3.254    
                         clock uncertainty           -0.065     3.188    
    SLICE_X100Y115       FDCE (Setup_fdce_C_D)        0.079     3.267    UUT4/UUT7/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.716ns (39.672%)  route 1.089ns (60.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.972    -0.720    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.089     0.788    UUT4/UUT7/shiftEnable
    SLICE_X97Y114        LUT3 (Prop_lut3_I1_O)        0.297     1.085 r  UUT4/UUT7/SR_TMDS_Blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.085    UUT4/UUT7/SR_TMDS_Blue[0]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[0]/C
                         clock pessimism              0.585     3.217    
                         clock uncertainty           -0.065     3.151    
    SLICE_X97Y114        FDCE (Setup_fdce_C_D)        0.029     3.180    UUT4/UUT7/SR_TMDS_Blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.180    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.716ns (39.827%)  route 1.082ns (60.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.972    -0.720    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.082     0.781    UUT4/UUT7/shiftEnable
    SLICE_X97Y114        LUT3 (Prop_lut3_I1_O)        0.297     1.078 r  UUT4/UUT7/SR_TMDS_Blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.078    UUT4/UUT7/SR_TMDS_Blue[8]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[8]/C
                         clock pessimism              0.585     3.217    
                         clock uncertainty           -0.065     3.151    
    SLICE_X97Y114        FDCE (Setup_fdce_C_D)        0.032     3.183    UUT4/UUT7/SR_TMDS_Blue_reg[8]
  -------------------------------------------------------------------
                         required time                          3.183    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.744ns (40.594%)  route 1.089ns (59.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.972    -0.720    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.089     0.788    UUT4/UUT7/shiftEnable
    SLICE_X97Y114        LUT3 (Prop_lut3_I1_O)        0.325     1.113 r  UUT4/UUT7/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.113    UUT4/UUT7/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[1]/C
                         clock pessimism              0.585     3.217    
                         clock uncertainty           -0.065     3.151    
    SLICE_X97Y114        FDCE (Setup_fdce_C_D)        0.075     3.226    UUT4/UUT7/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.226    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.742ns (40.685%)  route 1.082ns (59.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.972    -0.720    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.082     0.781    UUT4/UUT7/shiftEnable
    SLICE_X97Y114        LUT3 (Prop_lut3_I1_O)        0.323     1.104 r  UUT4/UUT7/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.104    UUT4/UUT7/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.585     3.217    
                         clock uncertainty           -0.065     3.151    
    SLICE_X97Y114        FDCE (Setup_fdce_C_D)        0.075     3.226    UUT4/UUT7/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                          3.226    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.716ns (40.156%)  route 1.067ns (59.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.972    -0.720    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.067     0.766    UUT4/UUT7/shiftEnable
    SLICE_X101Y114       LUT3 (Prop_lut3_I1_O)        0.297     1.063 r  UUT4/UUT7/SR_TMDS_Red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.063    UUT4/UUT7/SR_TMDS_Red[6]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[6]/C
                         clock pessimism              0.623     3.255    
                         clock uncertainty           -0.065     3.189    
    SLICE_X101Y114       FDCE (Setup_fdce_C_D)        0.032     3.221    UUT4/UUT7/SR_TMDS_Red_reg[6]
  -------------------------------------------------------------------
                         required time                          3.221    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.741ns (40.984%)  route 1.067ns (59.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.972    -0.720    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.067     0.766    UUT4/UUT7/shiftEnable
    SLICE_X101Y114       LUT3 (Prop_lut3_I1_O)        0.322     1.088 r  UUT4/UUT7/SR_TMDS_Red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.088    UUT4/UUT7/SR_TMDS_Red[7]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[7]/C
                         clock pessimism              0.623     3.255    
                         clock uncertainty           -0.065     3.189    
    SLICE_X101Y114       FDCE (Setup_fdce_C_D)        0.075     3.264    UUT4/UUT7/SR_TMDS_Red_reg[7]
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.716ns (40.057%)  route 1.071ns (59.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 2.631 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.972    -0.720    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.071     0.770    UUT4/UUT7/shiftEnable
    SLICE_X100Y115       LUT3 (Prop_lut3_I1_O)        0.297     1.067 r  UUT4/UUT7/SR_TMDS_Green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.067    UUT4/UUT7/SR_TMDS_Green[6]_i_1_n_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.776     2.631    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[6]/C
                         clock pessimism              0.623     3.254    
                         clock uncertainty           -0.065     3.188    
    SLICE_X100Y115       FDCE (Setup_fdce_C_D)        0.079     3.267    UUT4/UUT7/SR_TMDS_Green_reg[6]
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  2.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.685    -0.522    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X96Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  UUT4/UUT7/SR_TMDS_Blue_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.276    UUT4/UUT7/SR_TMDS_Blue__0[2]
    SLICE_X97Y114        LUT3 (Prop_lut3_I2_O)        0.048    -0.228 r  UUT4/UUT7/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    UUT4/UUT7/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[1]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X97Y114        FDCE (Hold_fdce_C_D)         0.107    -0.402    UUT4/UUT7/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Blue_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.685    -0.522    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  UUT4/UUT7/SR_TMDS_Blue_reg[6]/Q
                         net (fo=1, routed)           0.139    -0.242    UUT4/UUT7/SR_TMDS_Blue__0[6]
    SLICE_X96Y114        LUT3 (Prop_lut3_I2_O)        0.047    -0.195 r  UUT4/UUT7/SR_TMDS_Blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    UUT4/UUT7/SR_TMDS_Blue[5]_i_1_n_0
    SLICE_X96Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X96Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[5]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X96Y114        FDCE (Hold_fdce_C_D)         0.131    -0.378    UUT4/UUT7/SR_TMDS_Blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Green_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.685    -0.522    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y114        FDCE (Prop_fdce_C_Q)         0.128    -0.394 r  UUT4/UUT7/SR_TMDS_Green_reg[9]/Q
                         net (fo=1, routed)           0.086    -0.309    UUT4/UUT7/SR_TMDS_Green__0[9]
    SLICE_X97Y114        LUT3 (Prop_lut3_I2_O)        0.102    -0.207 r  UUT4/UUT7/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    UUT4/UUT7/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X97Y114        FDCE (Hold_fdce_C_D)         0.107    -0.415    UUT4/UUT7/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Red_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.686    -0.521    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y114       FDCE (Prop_fdce_C_Q)         0.128    -0.393 r  UUT4/UUT7/SR_TMDS_Red_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.307    UUT4/UUT7/SR_TMDS_Red_reg_n_0_[5]
    SLICE_X101Y114       LUT3 (Prop_lut3_I2_O)        0.102    -0.205 r  UUT4/UUT7/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    UUT4/UUT7/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.959    -0.756    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.235    -0.521    
    SLICE_X101Y114       FDCE (Hold_fdce_C_D)         0.107    -0.414    UUT4/UUT7/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Green_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.686    -0.521    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y115       FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  UUT4/UUT7/SR_TMDS_Green_reg[5]/Q
                         net (fo=1, routed)           0.094    -0.279    UUT4/UUT7/SR_TMDS_Green__0[5]
    SLICE_X100Y115       LUT3 (Prop_lut3_I2_O)        0.101    -0.178 r  UUT4/UUT7/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    UUT4/UUT7/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.236    -0.521    
    SLICE_X100Y115       FDCE (Hold_fdce_C_D)         0.131    -0.390    UUT4/UUT7/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Green_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.686    -0.521    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y115       FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  UUT4/UUT7/SR_TMDS_Green_reg[4]/Q
                         net (fo=1, routed)           0.093    -0.280    UUT4/UUT7/SR_TMDS_Green__0[4]
    SLICE_X100Y115       LUT3 (Prop_lut3_I2_O)        0.099    -0.181 r  UUT4/UUT7/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    UUT4/UUT7/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[3]/C
                         clock pessimism              0.236    -0.521    
    SLICE_X100Y115       FDCE (Hold_fdce_C_D)         0.121    -0.400    UUT4/UUT7/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Red_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.686    -0.521    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y114       FDCE (Prop_fdce_C_Q)         0.128    -0.393 r  UUT4/UUT7/SR_TMDS_Red_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.308    UUT4/UUT7/SR_TMDS_Red_reg_n_0_[4]
    SLICE_X101Y114       LUT3 (Prop_lut3_I2_O)        0.098    -0.210 r  UUT4/UUT7/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    UUT4/UUT7/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.959    -0.756    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.235    -0.521    
    SLICE_X101Y114       FDCE (Hold_fdce_C_D)         0.092    -0.429    UUT4/UUT7/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UUT4/UUT7/TMDS_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/shiftEnable_reg/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.686    -0.521    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/TMDS_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.128    -0.393 r  UUT4/UUT7/TMDS_counter_reg[3]/Q
                         net (fo=3, routed)           0.100    -0.293    UUT4/UUT7/TMDS_counter[3]
    SLICE_X99Y114        LUT4 (Prop_lut4_I2_O)        0.104    -0.189 r  UUT4/UUT7/shiftEnable0/O
                         net (fo=1, routed)           0.000    -0.189    UUT4/UUT7/p_0_in
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.959    -0.756    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
                         clock pessimism              0.235    -0.521    
    SLICE_X99Y114        FDCE (Hold_fdce_C_D)         0.107    -0.414    UUT4/UUT7/shiftEnable_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Red_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.686    -0.521    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y114       FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  UUT4/UUT7/SR_TMDS_Red_reg[6]/Q
                         net (fo=1, routed)           0.159    -0.221    UUT4/UUT7/SR_TMDS_Red_reg_n_0_[6]
    SLICE_X101Y114       LUT3 (Prop_lut3_I2_O)        0.042    -0.179 r  UUT4/UUT7/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    UUT4/UUT7/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.959    -0.756    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.235    -0.521    
    SLICE_X101Y114       FDCE (Hold_fdce_C_D)         0.107    -0.414    UUT4/UUT7/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.229ns (66.328%)  route 0.116ns (33.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.686    -0.521    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDCE (Prop_fdce_C_Q)         0.128    -0.393 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.116    -0.277    UUT4/UUT7/shiftEnable
    SLICE_X99Y114        LUT2 (Prop_lut2_I0_O)        0.101    -0.176 r  UUT4/UUT7/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    UUT4/UUT7/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.959    -0.756    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[9]/C
                         clock pessimism              0.235    -0.521    
    SLICE_X99Y114        FDCE (Hold_fdce_C_D)         0.107    -0.414    UUT4/UUT7/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TMDS_Clk_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y18   CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X97Y114    UUT4/UUT7/SR_TMDS_Blue_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X97Y114    UUT4/UUT7/SR_TMDS_Blue_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X97Y114    UUT4/UUT7/SR_TMDS_Blue_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X97Y114    UUT4/UUT7/SR_TMDS_Blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X100Y115   UUT4/UUT7/SR_TMDS_Green_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X100Y115   UUT4/UUT7/SR_TMDS_Green_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X100Y115   UUT4/UUT7/SR_TMDS_Green_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X100Y115   UUT4/UUT7/SR_TMDS_Green_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X100Y115   UUT4/UUT7/SR_TMDS_Green_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X100Y115   UUT4/UUT7/SR_TMDS_Green_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X100Y115   UUT4/UUT7/SR_TMDS_Green_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X100Y115   UUT4/UUT7/SR_TMDS_Green_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X101Y114   UUT4/UUT7/SR_TMDS_Red_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X101Y114   UUT4/UUT7/SR_TMDS_Red_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X97Y114    UUT4/UUT7/SR_TMDS_Blue_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X97Y114    UUT4/UUT7/SR_TMDS_Blue_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X97Y114    UUT4/UUT7/SR_TMDS_Blue_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X97Y114    UUT4/UUT7/SR_TMDS_Blue_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y114    UUT4/UUT7/SR_TMDS_Blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_clk_wiz_0_1
  To Clock:  clkfbout_DCM_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   CLKGEN/DCM_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PClk_DCM_clk_wiz_0_1
  To Clock:  Clk_100MHz_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 4.557ns (68.115%)  route 2.133ns (31.885%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[2]
                         net (fo=1, routed)           1.124     5.849    UUT4/UUT5/UUT5a/BRAM_addr0_n_103
    SLICE_X103Y111       LUT2 (Prop_lut2_I0_O)        0.124     5.973 r  UUT4/UUT5/UUT5a/BRAM_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     5.973    UUT4/UUT5/UUT5a/p_1_in[2]
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.780     8.635    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[2]/C
                         clock pessimism              0.249     8.884    
                         clock uncertainty           -0.215     8.670    
    SLICE_X103Y111       FDRE (Setup_fdre_C_D)        0.031     8.701    UUT4/UUT5/UUT5a/BRAM_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 4.585ns (68.124%)  route 2.145ns (31.876%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[3]
                         net (fo=1, routed)           1.136     5.861    UUT4/UUT5/UUT5a/BRAM_addr0_n_102
    SLICE_X103Y111       LUT2 (Prop_lut2_I0_O)        0.152     6.013 r  UUT4/UUT5/UUT5a/BRAM_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.013    UUT4/UUT5/UUT5a/p_1_in[3]
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.780     8.635    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[3]/C
                         clock pessimism              0.249     8.884    
                         clock uncertainty           -0.215     8.670    
    SLICE_X103Y111       FDRE (Setup_fdre_C_D)        0.075     8.745    UUT4/UUT5/UUT5a/BRAM_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 4.557ns (67.708%)  route 2.173ns (32.292%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[12]
                         net (fo=1, routed)           1.164     5.889    UUT4/UUT5/UUT5a/BRAM_addr0_n_93
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.124     6.013 r  UUT4/UUT5/UUT5a/BRAM_addr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.013    UUT4/UUT5/UUT5a/p_1_in[12]
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.778     8.633    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[12]/C
                         clock pessimism              0.249     8.882    
                         clock uncertainty           -0.215     8.668    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)        0.077     8.745    UUT4/UUT5/UUT5a/BRAM_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 4.557ns (69.580%)  route 1.992ns (30.420%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[4]
                         net (fo=1, routed)           0.983     5.708    UUT4/UUT5/UUT5a/BRAM_addr0_n_101
    SLICE_X103Y111       LUT2 (Prop_lut2_I0_O)        0.124     5.832 r  UUT4/UUT5/UUT5a/BRAM_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     5.832    UUT4/UUT5/UUT5a/p_1_in[4]
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.780     8.635    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/C
                         clock pessimism              0.249     8.884    
                         clock uncertainty           -0.215     8.670    
    SLICE_X103Y111       FDRE (Setup_fdre_C_D)        0.031     8.701    UUT4/UUT5/UUT5a/BRAM_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 4.585ns (69.591%)  route 2.003ns (30.409%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[1]
                         net (fo=1, routed)           0.995     5.719    UUT4/UUT5/UUT5a/BRAM_addr0_n_104
    SLICE_X103Y111       LUT2 (Prop_lut2_I0_O)        0.152     5.871 r  UUT4/UUT5/UUT5a/BRAM_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     5.871    UUT4/UUT5/UUT5a/p_1_in[1]
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.780     8.635    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[1]/C
                         clock pessimism              0.249     8.884    
                         clock uncertainty           -0.215     8.670    
    SLICE_X103Y111       FDRE (Setup_fdre_C_D)        0.075     8.745    UUT4/UUT5/UUT5a/BRAM_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 4.557ns (69.337%)  route 2.015ns (30.663%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[10]
                         net (fo=1, routed)           1.006     5.731    UUT4/UUT5/UUT5a/BRAM_addr0_n_95
    SLICE_X102Y112       LUT2 (Prop_lut2_I0_O)        0.124     5.855 r  UUT4/UUT5/UUT5a/BRAM_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.855    UUT4/UUT5/UUT5a/p_1_in[10]
    SLICE_X102Y112       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.779     8.634    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y112       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/C
                         clock pessimism              0.249     8.883    
                         clock uncertainty           -0.215     8.669    
    SLICE_X102Y112       FDRE (Setup_fdre_C_D)        0.077     8.746    UUT4/UUT5/UUT5a/BRAM_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 4.557ns (69.443%)  route 2.005ns (30.557%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[14]
                         net (fo=1, routed)           0.996     5.721    UUT4/UUT5/UUT5a/BRAM_addr0_n_91
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.124     5.845 r  UUT4/UUT5/UUT5a/BRAM_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     5.845    UUT4/UUT5/UUT5a/p_1_in[14]
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.778     8.633    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[14]/C
                         clock pessimism              0.249     8.882    
                         clock uncertainty           -0.215     8.668    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)        0.081     8.749    UUT4/UUT5/UUT5a/BRAM_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 4.582ns (71.321%)  route 1.842ns (28.679%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[7]
                         net (fo=1, routed)           0.834     5.558    UUT4/UUT5/UUT5a/BRAM_addr0_n_98
    SLICE_X103Y111       LUT2 (Prop_lut2_I0_O)        0.149     5.707 r  UUT4/UUT5/UUT5a/BRAM_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.707    UUT4/UUT5/UUT5a/p_1_in[7]
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.780     8.635    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[7]/C
                         clock pessimism              0.249     8.884    
                         clock uncertainty           -0.215     8.670    
    SLICE_X103Y111       FDRE (Setup_fdre_C_D)        0.075     8.745    UUT4/UUT5/UUT5a/BRAM_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 4.581ns (71.142%)  route 1.858ns (28.858%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[13]
                         net (fo=1, routed)           0.849     5.574    UUT4/UUT5/UUT5a/BRAM_addr0_n_92
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.148     5.722 r  UUT4/UUT5/UUT5a/BRAM_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.722    UUT4/UUT5/UUT5a/p_1_in[13]
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.778     8.633    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/C
                         clock pessimism              0.249     8.882    
                         clock uncertainty           -0.215     8.668    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)        0.118     8.786    UUT4/UUT5/UUT5a/BRAM_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 4.583ns (71.173%)  route 1.856ns (28.827%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.975    -0.717    UUT4/UUT4/CLK
    SLICE_X103Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDCE (Prop_fdce_C_Q)         0.419    -0.298 r  UUT4/UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           1.009     0.711    UUT4/UUT5/UUT5a/BRAM_addr0_0[7]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      4.014     4.725 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[9]
                         net (fo=1, routed)           0.847     5.572    UUT4/UUT5/UUT5a/BRAM_addr0_n_96
    SLICE_X102Y112       LUT2 (Prop_lut2_I0_O)        0.150     5.722 r  UUT4/UUT5/UUT5a/BRAM_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.722    UUT4/UUT5/UUT5a/p_1_in[9]
    SLICE_X102Y112       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.779     8.634    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y112       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[9]/C
                         clock pessimism              0.249     8.883    
                         clock uncertainty           -0.215     8.669    
    SLICE_X102Y112       FDRE (Setup_fdre_C_D)        0.118     8.787    UUT4/UUT5/UUT5a/BRAM_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterY_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/FSM_State_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.291ns (31.254%)  route 0.640ns (68.746%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X102Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDCE (Prop_fdce_C_Q)         0.148    -0.370 f  UUT4/UUT4/CounterY_reg[9]/Q
                         net (fo=7, routed)           0.177    -0.193    UUT4/UUT4/CounterY_reg[9]_0[9]
    SLICE_X102Y111       LUT6 (Prop_lut6_I4_O)        0.098    -0.095 r  UUT4/UUT4/CounterY[9]_i_3/O
                         net (fo=10, routed)          0.463     0.368    UUT4/UUT5/UUT5a/FSM_State_reg[0]_1
    SLICE_X101Y111       LUT4 (Prop_lut4_I3_O)        0.045     0.413 r  UUT4/UUT5/UUT5a/FSM_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.413    UUT4/UUT5/UUT5a/FSM_State[0]_i_1_n_0
    SLICE_X101Y111       FDSE                                         r  UUT4/UUT5/UUT5a/FSM_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.962    -0.753    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X101Y111       FDSE                                         r  UUT4/UUT5/UUT5a/FSM_State_reg[0]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.215     0.028    
    SLICE_X101Y111       FDSE (Hold_fdse_C_D)         0.092     0.120    UUT4/UUT5/UUT5a/FSM_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/FSM_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.299ns (30.555%)  route 0.680ns (69.445%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X102Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDCE (Prop_fdce_C_Q)         0.164    -0.354 f  UUT4/UUT4/CounterY_reg[8]/Q
                         net (fo=5, routed)           0.137    -0.217    UUT4/UUT4/CounterY_reg[9]_0[8]
    SLICE_X103Y110       LUT6 (Prop_lut6_I3_O)        0.045    -0.172 r  UUT4/UUT4/FSM_State[1]_i_6/O
                         net (fo=1, routed)           0.137    -0.035    UUT4/UUT4/FSM_State[1]_i_6_n_0
    SLICE_X103Y110       LUT5 (Prop_lut5_I1_O)        0.045     0.010 r  UUT4/UUT4/FSM_State[1]_i_2__0/O
                         net (fo=2, routed)           0.405     0.415    UUT4/UUT4/CounterX_reg[8]_0
    SLICE_X101Y111       LUT6 (Prop_lut6_I2_O)        0.045     0.460 r  UUT4/UUT4/FSM_State[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.460    UUT4/UUT5/UUT5a/D[0]
    SLICE_X101Y111       FDRE                                         r  UUT4/UUT5/UUT5a/FSM_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.962    -0.753    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X101Y111       FDRE                                         r  UUT4/UUT5/UUT5a/FSM_State_reg[1]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.215     0.028    
    SLICE_X101Y111       FDRE (Hold_fdre_C_D)         0.091     0.119    UUT4/UUT5/UUT5a/FSM_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.563%)  route 0.719ns (79.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.688    -0.519    UUT4/UUT4/CLK
    SLICE_X101Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.378 f  UUT4/UUT4/CounterX_reg[9]/Q
                         net (fo=9, routed)           0.333    -0.045    UUT4/UUT4/CounterX[9]
    SLICE_X101Y111       LUT5 (Prop_lut5_I3_O)        0.045    -0.000 r  UUT4/UUT4/BRAM_addr[15]_i_1/O
                         net (fo=16, routed)          0.386     0.385    UUT4/UUT5/UUT5a/E[0]
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.959    -0.756    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[12]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X102Y113       FDRE (Hold_fdre_C_CE)       -0.016     0.009    UUT4/UUT5/UUT5a/BRAM_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.563%)  route 0.719ns (79.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.688    -0.519    UUT4/UUT4/CLK
    SLICE_X101Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.378 f  UUT4/UUT4/CounterX_reg[9]/Q
                         net (fo=9, routed)           0.333    -0.045    UUT4/UUT4/CounterX[9]
    SLICE_X101Y111       LUT5 (Prop_lut5_I3_O)        0.045    -0.000 r  UUT4/UUT4/BRAM_addr[15]_i_1/O
                         net (fo=16, routed)          0.386     0.385    UUT4/UUT5/UUT5a/E[0]
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.959    -0.756    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X102Y113       FDRE (Hold_fdre_C_CE)       -0.016     0.009    UUT4/UUT5/UUT5a/BRAM_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.563%)  route 0.719ns (79.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.688    -0.519    UUT4/UUT4/CLK
    SLICE_X101Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.378 f  UUT4/UUT4/CounterX_reg[9]/Q
                         net (fo=9, routed)           0.333    -0.045    UUT4/UUT4/CounterX[9]
    SLICE_X101Y111       LUT5 (Prop_lut5_I3_O)        0.045    -0.000 r  UUT4/UUT4/BRAM_addr[15]_i_1/O
                         net (fo=16, routed)          0.386     0.385    UUT4/UUT5/UUT5a/E[0]
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.959    -0.756    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[14]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X102Y113       FDRE (Hold_fdre_C_CE)       -0.016     0.009    UUT4/UUT5/UUT5a/BRAM_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.563%)  route 0.719ns (79.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.688    -0.519    UUT4/UUT4/CLK
    SLICE_X101Y110       FDCE                                         r  UUT4/UUT4/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.378 f  UUT4/UUT4/CounterX_reg[9]/Q
                         net (fo=9, routed)           0.333    -0.045    UUT4/UUT4/CounterX[9]
    SLICE_X101Y111       LUT5 (Prop_lut5_I3_O)        0.045    -0.000 r  UUT4/UUT4/BRAM_addr[15]_i_1/O
                         net (fo=16, routed)          0.386     0.385    UUT4/UUT5/UUT5a/E[0]
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.959    -0.756    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[15]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X102Y113       FDRE (Hold_fdre_C_CE)       -0.016     0.009    UUT4/UUT5/UUT5a/BRAM_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.535ns (52.256%)  route 0.489ns (47.744%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.128    -0.390 r  UUT4/UUT4/ReadCounterX_reg[3]/Q
                         net (fo=5, routed)           0.295    -0.095    UUT4/UUT5/UUT5a/BRAM_addr0_1[3]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_C[3]_P[6])
                                                      0.362     0.267 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[6]
                         net (fo=1, routed)           0.193     0.461    UUT4/UUT5/UUT5a/BRAM_addr0_n_99
    SLICE_X103Y111       LUT2 (Prop_lut2_I0_O)        0.045     0.506 r  UUT4/UUT5/UUT5a/BRAM_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.506    UUT4/UUT5/UUT5a/p_1_in[6]
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.962    -0.753    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X103Y111       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[6]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.215     0.028    
    SLICE_X103Y111       FDRE (Hold_fdre_C_D)         0.092     0.120    UUT4/UUT5/UUT5a/BRAM_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT2/FSM_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.344ns (32.380%)  route 0.718ns (67.620%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X102Y109       FDCE                                         r  UUT4/UUT4/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  UUT4/UUT4/CounterY_reg[8]/Q
                         net (fo=5, routed)           0.137    -0.217    UUT4/UUT4/CounterY_reg[9]_0[8]
    SLICE_X103Y110       LUT6 (Prop_lut6_I3_O)        0.045    -0.172 f  UUT4/UUT4/FSM_State[1]_i_6/O
                         net (fo=1, routed)           0.137    -0.035    UUT4/UUT4/FSM_State[1]_i_6_n_0
    SLICE_X103Y110       LUT5 (Prop_lut5_I1_O)        0.045     0.010 f  UUT4/UUT4/FSM_State[1]_i_2__0/O
                         net (fo=2, routed)           0.155     0.165    UUT4/UUT1/FSM_State_reg[1]_1
    SLICE_X105Y111       LUT6 (Prop_lut6_I0_O)        0.045     0.210 r  UUT4/UUT1/FSM_State[1]_i_4/O
                         net (fo=1, routed)           0.289     0.499    UUT4/UUT1/FSM_State[1]_i_4_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I3_O)        0.045     0.544 r  UUT4/UUT1/FSM_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.544    UUT4/UUT2/FSM_State_reg[1]_2[0]
    SLICE_X106Y111       FDRE                                         r  UUT4/UUT2/FSM_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.989    -0.726    UUT4/UUT2/Clk_100MHz_0
    SLICE_X106Y111       FDRE                                         r  UUT4/UUT2/FSM_State_reg[1]/C
                         clock pessimism              0.567    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X106Y111       FDRE (Hold_fdre_C_D)         0.091     0.146    UUT4/UUT2/FSM_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.536ns (49.501%)  route 0.547ns (50.499%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.128    -0.390 r  UUT4/UUT4/ReadCounterX_reg[3]/Q
                         net (fo=5, routed)           0.295    -0.095    UUT4/UUT5/UUT5a/BRAM_addr0_1[3]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_C[3]_P[11])
                                                      0.362     0.267 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[11]
                         net (fo=1, routed)           0.251     0.519    UUT4/UUT5/UUT5a/BRAM_addr0_n_94
    SLICE_X102Y112       LUT2 (Prop_lut2_I0_O)        0.046     0.565 r  UUT4/UUT5/UUT5a/BRAM_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.565    UUT4/UUT5/UUT5a/p_1_in[11]
    SLICE_X102Y112       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.960    -0.755    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y112       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/C
                         clock pessimism              0.567    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X102Y112       FDRE (Hold_fdre_C_D)         0.131     0.157    UUT4/UUT5/UUT5a/BRAM_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.537ns (49.593%)  route 0.546ns (50.407%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.689    -0.518    UUT4/UUT4/CLK
    SLICE_X105Y109       FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.128    -0.390 r  UUT4/UUT4/ReadCounterX_reg[3]/Q
                         net (fo=5, routed)           0.295    -0.095    UUT4/UUT5/UUT5a/BRAM_addr0_1[3]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      0.362     0.267 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[15]
                         net (fo=1, routed)           0.250     0.518    UUT4/UUT5/UUT5a/BRAM_addr0_n_90
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.047     0.565 r  UUT4/UUT5/UUT5a/BRAM_addr[15]_i_2/O
                         net (fo=1, routed)           0.000     0.565    UUT4/UUT5/UUT5a/p_1_in[15]
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.959    -0.756    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y113       FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[15]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X102Y113       FDRE (Hold_fdre_C_D)         0.131     0.156    UUT4/UUT5/UUT5a/BRAM_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_DCM_clk_wiz_0_1
  To Clock:  PClk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.339ns  (logic 0.773ns (23.150%)  route 2.566ns (76.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.566    32.324    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X98Y114        LUT6 (Prop_lut6_I2_O)        0.295    32.619 r  UUT4/UUT6/TMDS_CH1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    32.619    UUT4/UUT6/TMDS_CH1/balance_acc[3]_i_1__0_n_0
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X98Y114        FDCE (Setup_fdce_C_D)        0.079    38.746    UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                         -32.619    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.201ns  (logic 0.773ns (24.149%)  route 2.428ns (75.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.428    32.186    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X98Y113        LUT6 (Prop_lut6_I2_O)        0.295    32.481 r  UUT4/UUT6/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    32.481    UUT4/UUT6/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X98Y113        FDCE (Setup_fdce_C_D)        0.079    38.746    UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                         -32.481    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.182ns  (logic 0.773ns (24.293%)  route 2.409ns (75.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.409    32.167    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X98Y113        LUT6 (Prop_lut6_I1_O)        0.295    32.462 r  UUT4/UUT6/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    32.462    UUT4/UUT6/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X98Y113        FDCE (Setup_fdce_C_D)        0.079    38.746    UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                         -32.462    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.955ns  (logic 0.773ns (26.158%)  route 2.182ns (73.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.182    31.940    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X98Y114        LUT6 (Prop_lut6_I1_O)        0.295    32.235 r  UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    32.235    UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X98Y114        FDCE (Setup_fdce_C_D)        0.081    38.748    UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                         -32.235    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.944ns  (logic 0.773ns (26.256%)  route 2.171ns (73.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.171    31.929    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X98Y114        LUT5 (Prop_lut5_I0_O)        0.295    32.224 r  UUT4/UUT6/TMDS_CH1/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    32.224    UUT4/UUT6/TMDS_CH1/balance_acc[1]_i_1__0_n_0
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X98Y114        FDCE (Setup_fdce_C_D)        0.077    38.744    UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                         -32.224    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.936ns  (logic 0.765ns (26.055%)  route 2.171ns (73.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.171    31.929    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X98Y114        LUT3 (Prop_lut3_I1_O)        0.287    32.216 r  UUT4/UUT6/TMDS_CH1/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000    32.216    UUT4/UUT6/TMDS_CH1/dout[9]_i_1__1_n_0
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X98Y114        FDCE (Setup_fdce_C_D)        0.118    38.785    UUT4/UUT6/TMDS_CH1/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                         -32.216    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.801ns  (logic 0.773ns (27.598%)  route 2.028ns (72.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.028    31.786    UUT4/UUT6/TMDS_CH0/Blue[0]
    SLICE_X100Y113       LUT6 (Prop_lut6_I3_O)        0.295    32.081 r  UUT4/UUT6/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    32.081    UUT4/UUT6/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X100Y113       FDCE (Setup_fdce_C_D)        0.079    38.746    UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                         -32.081    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.801ns  (logic 0.773ns (27.598%)  route 2.028ns (72.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.028    31.786    UUT4/UUT6/TMDS_CH0/Blue[0]
    SLICE_X100Y113       LUT6 (Prop_lut6_I2_O)        0.295    32.081 r  UUT4/UUT6/TMDS_CH0/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    32.081    UUT4/UUT6/TMDS_CH0/balance_acc[2]_i_1_n_0
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X100Y113       FDCE (Setup_fdce_C_D)        0.081    38.748    UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                         -32.081    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.798ns  (logic 0.773ns (27.627%)  route 2.025ns (72.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.025    31.783    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X98Y113        LUT5 (Prop_lut5_I0_O)        0.295    32.078 r  UUT4/UUT6/TMDS_CH2/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    32.078    UUT4/UUT6/TMDS_CH2/balance_acc[1]_i_1__1_n_0
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X98Y113        FDCE (Setup_fdce_C_D)        0.081    38.748    UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                         -32.078    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.830ns  (logic 0.799ns (28.234%)  route 2.031ns (71.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.972    29.280    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.478    29.758 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.031    31.789    UUT4/UUT6/TMDS_CH0/Blue[0]
    SLICE_X100Y113       LUT5 (Prop_lut5_I0_O)        0.321    32.110 r  UUT4/UUT6/TMDS_CH0/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    32.110    UUT4/UUT6/TMDS_CH0/balance_acc[1]_i_1_n_0
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.777    38.632    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/C
                         clock pessimism              0.249    38.881    
                         clock uncertainty           -0.215    38.667    
    SLICE_X100Y113       FDCE (Setup_fdce_C_D)        0.118    38.785    UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                         -32.110    
  -------------------------------------------------------------------
                         slack                                  6.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.246ns (23.143%)  route 0.817ns (76.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 f  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.817     0.444    UUT4/UUT5/UUT5a/Blue[0]
    SLICE_X100Y114       LUT2 (Prop_lut2_I0_O)        0.098     0.542 r  UUT4/UUT5/UUT5a/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.542    UUT4/UUT6/TMDS_CH2/dout_reg[8]_0
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X100Y114       FDCE (Hold_fdce_C_D)         0.120     0.145    UUT4/UUT6/TMDS_CH2/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.244ns (22.894%)  route 0.822ns (77.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.822     0.449    UUT4/UUT4/Blue[0]
    SLICE_X101Y113       LUT5 (Prop_lut5_I0_O)        0.096     0.545 r  UUT4/UUT4/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.545    UUT4/UUT6/TMDS_CH0/D[3]
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X101Y113       FDCE (Hold_fdce_C_D)         0.107     0.132    UUT4/UUT6/TMDS_CH0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.246ns (23.038%)  route 0.822ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 f  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.822     0.449    UUT4/UUT4/Blue[0]
    SLICE_X101Y113       LUT3 (Prop_lut3_I0_O)        0.098     0.547 r  UUT4/UUT4/dout[8]_i_1/O
                         net (fo=1, routed)           0.000     0.547    UUT4/UUT6/TMDS_CH0/D[2]
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[8]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X101Y113       FDCE (Hold_fdce_C_D)         0.092     0.117    UUT4/UUT6/TMDS_CH0/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.247ns (21.535%)  route 0.900ns (78.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.900     0.527    UUT4/UUT6/TMDS_CH0/Blue[0]
    SLICE_X100Y113       LUT5 (Prop_lut5_I0_O)        0.099     0.626 r  UUT4/UUT6/TMDS_CH0/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.626    UUT4/UUT6/TMDS_CH0/balance_acc[1]_i_1_n_0
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X100Y113       FDCE (Hold_fdce_C_D)         0.131     0.156    UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.246ns (21.504%)  route 0.898ns (78.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.898     0.525    UUT4/UUT6/TMDS_CH0/Blue[0]
    SLICE_X100Y113       LUT6 (Prop_lut6_I3_O)        0.098     0.623 r  UUT4/UUT6/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.623    UUT4/UUT6/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X100Y113       FDCE (Hold_fdce_C_D)         0.121     0.146    UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.246ns (21.485%)  route 0.899ns (78.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.899     0.526    UUT4/UUT6/TMDS_CH0/Blue[0]
    SLICE_X100Y113       LUT6 (Prop_lut6_I2_O)        0.098     0.624 r  UUT4/UUT6/TMDS_CH0/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.624    UUT4/UUT6/TMDS_CH0/balance_acc[2]_i_1_n_0
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X100Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X100Y113       FDCE (Hold_fdce_C_D)         0.121     0.146    UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.249ns (21.265%)  route 0.922ns (78.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.922     0.549    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X98Y113        LUT3 (Prop_lut3_I1_O)        0.101     0.650 r  UUT4/UUT6/TMDS_CH2/dout[9]_i_1/O
                         net (fo=1, routed)           0.000     0.650    UUT4/UUT6/TMDS_CH2/dout[9]_i_1_n_0
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[9]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X98Y113        FDCE (Hold_fdce_C_D)         0.131     0.156    UUT4/UUT6/TMDS_CH2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.246ns (21.063%)  route 0.922ns (78.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.922     0.549    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X98Y113        LUT5 (Prop_lut5_I0_O)        0.098     0.647 r  UUT4/UUT6/TMDS_CH2/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.647    UUT4/UUT6/TMDS_CH2/balance_acc[1]_i_1__1_n_0
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X98Y113        FDCE (Hold_fdce_C_D)         0.121     0.146    UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.249ns (20.112%)  route 0.989ns (79.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.989     0.616    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X98Y114        LUT3 (Prop_lut3_I1_O)        0.101     0.717 r  UUT4/UUT6/TMDS_CH1/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.717    UUT4/UUT6/TMDS_CH1/dout[9]_i_1__1_n_0
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X98Y114        FDCE (Hold_fdce_C_D)         0.131     0.156    UUT4/UUT6/TMDS_CH1/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.246ns (19.918%)  route 0.989ns (80.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.686    -0.521    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y114       FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.989     0.616    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X98Y114        LUT5 (Prop_lut5_I0_O)        0.098     0.714 r  UUT4/UUT6/TMDS_CH1/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.714    UUT4/UUT6/TMDS_CH1/balance_acc[1]_i_1__0_n_0
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.959    -0.756    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X98Y114        FDCE (Hold_fdce_C_D)         0.120     0.145    UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
From Clock:  PClk_DCM_clk_wiz_0_1
  To Clock:  TMDS_Clk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.773ns (31.338%)  route 1.694ns (68.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y113        FDCE (Prop_fdce_C_Q)         0.478    -0.242 r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           1.694     1.451    UUT4/UUT7/TMDS_Blue[1]
    SLICE_X96Y114        LUT3 (Prop_lut3_I0_O)        0.295     1.746 r  UUT4/UUT7/SR_TMDS_Blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.746    UUT4/UUT7/SR_TMDS_Blue[2]_i_1_n_0
    SLICE_X96Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X96Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
                         clock pessimism              0.249     2.881    
                         clock uncertainty           -0.215     2.667    
    SLICE_X96Y114        FDCE (Setup_fdce_C_D)        0.077     2.744    UUT4/UUT7/SR_TMDS_Blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.744    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.718ns (29.706%)  route 1.699ns (70.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT6/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           1.699     1.398    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X101Y114       LUT3 (Prop_lut3_I0_O)        0.299     1.697 r  UUT4/UUT7/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.697    UUT4/UUT7/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[2]/C
                         clock pessimism              0.249     2.881    
                         clock uncertainty           -0.215     2.667    
    SLICE_X101Y114       FDCE (Setup_fdce_C_D)        0.031     2.698    UUT4/UUT7/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.698    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.580ns (24.124%)  route 1.824ns (75.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.824     1.560    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X101Y114       LUT3 (Prop_lut3_I0_O)        0.124     1.684 r  UUT4/UUT7/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.684    UUT4/UUT7/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.249     2.881    
                         clock uncertainty           -0.215     2.667    
    SLICE_X101Y114       FDCE (Setup_fdce_C_D)        0.031     2.698    UUT4/UUT7/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.698    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.797ns (31.999%)  route 1.694ns (68.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y113        FDCE (Prop_fdce_C_Q)         0.478    -0.242 r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           1.694     1.451    UUT4/UUT7/TMDS_Blue[1]
    SLICE_X96Y114        LUT3 (Prop_lut3_I0_O)        0.319     1.770 r  UUT4/UUT7/SR_TMDS_Blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    UUT4/UUT7/SR_TMDS_Blue[4]_i_1_n_0
    SLICE_X96Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X96Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[4]/C
                         clock pessimism              0.249     2.881    
                         clock uncertainty           -0.215     2.667    
    SLICE_X96Y114        FDCE (Setup_fdce_C_D)        0.118     2.785    UUT4/UUT7/SR_TMDS_Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.785    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.746ns (30.511%)  route 1.699ns (69.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDCE (Prop_fdce_C_Q)         0.419    -0.301 r  UUT4/UUT6/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           1.699     1.398    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X101Y114       LUT3 (Prop_lut3_I0_O)        0.327     1.725 r  UUT4/UUT7/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.725    UUT4/UUT7/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.249     2.881    
                         clock uncertainty           -0.215     2.667    
    SLICE_X101Y114       FDCE (Setup_fdce_C_D)        0.075     2.742    UUT4/UUT7/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.742    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.580ns (24.178%)  route 1.819ns (75.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.819     1.555    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X101Y114       LUT3 (Prop_lut3_I0_O)        0.124     1.679 r  UUT4/UUT7/SR_TMDS_Red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.679    UUT4/UUT7/SR_TMDS_Red[0]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[0]/C
                         clock pessimism              0.249     2.881    
                         clock uncertainty           -0.215     2.667    
    SLICE_X101Y114       FDCE (Setup_fdce_C_D)        0.029     2.696    UUT4/UUT7/SR_TMDS_Red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.696    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.610ns (25.059%)  route 1.824ns (74.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.824     1.560    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X101Y114       LUT3 (Prop_lut3_I0_O)        0.154     1.714 r  UUT4/UUT7/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.714    UUT4/UUT7/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.249     2.881    
                         clock uncertainty           -0.215     2.667    
    SLICE_X101Y114       FDCE (Setup_fdce_C_D)        0.075     2.742    UUT4/UUT7/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.742    
                         arrival time                          -1.714    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.608ns (25.053%)  route 1.819ns (74.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.819     1.555    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X101Y114       LUT3 (Prop_lut3_I0_O)        0.152     1.707 r  UUT4/UUT7/SR_TMDS_Red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.707    UUT4/UUT7/SR_TMDS_Red[1]_i_1_n_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X101Y114       FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[1]/C
                         clock pessimism              0.249     2.881    
                         clock uncertainty           -0.215     2.667    
    SLICE_X101Y114       FDCE (Setup_fdce_C_D)        0.075     2.742    UUT4/UUT7/SR_TMDS_Red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.742    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.675ns (27.377%)  route 1.791ns (72.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 2.631 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDCE (Prop_fdce_C_Q)         0.518    -0.202 r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.791     1.588    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X100Y115       LUT3 (Prop_lut3_I0_O)        0.157     1.745 r  UUT4/UUT7/SR_TMDS_Green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.745    UUT4/UUT7/SR_TMDS_Green[7]_i_1_n_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.776     2.631    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[7]/C
                         clock pessimism              0.249     2.880    
                         clock uncertainty           -0.215     2.666    
    SLICE_X100Y115       FDCE (Setup_fdce_C_D)        0.118     2.784    UUT4/UUT7/SR_TMDS_Green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.784    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.642ns (26.425%)  route 1.788ns (73.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 2.632 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.972    -0.720    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.202 r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           1.788     1.585    UUT4/UUT7/TMDS_Blue[0]
    SLICE_X96Y114        LUT3 (Prop_lut3_I0_O)        0.124     1.709 r  UUT4/UUT7/SR_TMDS_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.709    UUT4/UUT7/SR_TMDS_Blue[3]_i_1_n_0
    SLICE_X96Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.777     2.632    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X96Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[3]/C
                         clock pessimism              0.249     2.881    
                         clock uncertainty           -0.215     2.667    
    SLICE_X96Y114        FDCE (Setup_fdce_C_D)        0.081     2.748    UUT4/UUT7/SR_TMDS_Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.748    
                         arrival time                          -1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.195%)  route 0.560ns (72.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           0.560     0.202    UUT4/UUT7/TMDS_Blue[0]
    SLICE_X97Y114        LUT3 (Prop_lut3_I0_O)        0.045     0.247 r  UUT4/UUT7/SR_TMDS_Blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.247    UUT4/UUT7/SR_TMDS_Blue[7]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[7]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X97Y114        FDCE (Hold_fdce_C_D)         0.092     0.116    UUT4/UUT7/SR_TMDS_Blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.246ns (31.566%)  route 0.533ns (68.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y113        FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           0.533     0.160    UUT4/UUT7/TMDS_Blue[1]
    SLICE_X97Y114        LUT3 (Prop_lut3_I0_O)        0.098     0.258 r  UUT4/UUT7/SR_TMDS_Blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.258    UUT4/UUT7/SR_TMDS_Blue[6]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[6]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X97Y114        FDCE (Hold_fdce_C_D)         0.092     0.116    UUT4/UUT7/SR_TMDS_Blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.225ns (28.215%)  route 0.572ns (71.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X101Y113       FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDCE (Prop_fdce_C_Q)         0.128    -0.393 r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/Q
                         net (fo=1, routed)           0.572     0.179    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[3]
    SLICE_X99Y114        LUT2 (Prop_lut2_I1_O)        0.097     0.276 r  UUT4/UUT7/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.276    UUT4/UUT7/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.959    -0.756    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X99Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[9]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X99Y114        FDCE (Hold_fdce_C_D)         0.107     0.132    UUT4/UUT7/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.208ns (26.109%)  route 0.589ns (73.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           0.589     0.232    UUT4/UUT7/TMDS_Blue[2]
    SLICE_X97Y114        LUT3 (Prop_lut3_I0_O)        0.044     0.276 r  UUT4/UUT7/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.276    UUT4/UUT7/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X97Y114        FDCE (Hold_fdce_C_D)         0.107     0.131    UUT4/UUT7/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.246ns (30.833%)  route 0.552ns (69.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X98Y114        FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y114        FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/Q
                         net (fo=1, routed)           0.552     0.179    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[2]
    SLICE_X97Y114        LUT2 (Prop_lut2_I1_O)        0.098     0.277 r  UUT4/UUT7/SR_TMDS_Green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.277    UUT4/UUT7/SR_TMDS_Green[9]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[9]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X97Y114        FDCE (Hold_fdce_C_D)         0.107     0.131    UUT4/UUT7/SR_TMDS_Green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.247ns (30.405%)  route 0.565ns (69.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  UUT4/UUT6/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           0.565     0.192    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X100Y115       LUT3 (Prop_lut3_I0_O)        0.099     0.291 r  UUT4/UUT7/SR_TMDS_Green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.291    UUT4/UUT7/SR_TMDS_Green[6]_i_1_n_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[6]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X100Y115       FDCE (Hold_fdce_C_D)         0.121     0.145    UUT4/UUT7/SR_TMDS_Green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.201%)  route 0.589ns (73.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           0.589     0.232    UUT4/UUT7/TMDS_Blue[2]
    SLICE_X97Y114        LUT3 (Prop_lut3_I0_O)        0.045     0.277 r  UUT4/UUT7/SR_TMDS_Blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.277    UUT4/UUT7/SR_TMDS_Blue[8]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[8]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X97Y114        FDCE (Hold_fdce_C_D)         0.092     0.116    UUT4/UUT7/SR_TMDS_Blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.213ns (25.202%)  route 0.632ns (74.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.632     0.275    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X100Y115       LUT3 (Prop_lut3_I0_O)        0.049     0.324 r  UUT4/UUT7/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.324    UUT4/UUT7/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X100Y115       FDCE (Hold_fdce_C_D)         0.131     0.155    UUT4/UUT7/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.245ns (29.777%)  route 0.578ns (70.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X98Y113        FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y113        FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  UUT4/UUT6/TMDS_CH2/dout_reg[9]/Q
                         net (fo=1, routed)           0.578     0.205    UUT4/UUT7/TMDS_Blue[3]
    SLICE_X97Y114        LUT2 (Prop_lut2_I1_O)        0.097     0.302 r  UUT4/UUT7/SR_TMDS_Blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.302    UUT4/UUT7/SR_TMDS_Blue[9]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X97Y114        FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[9]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X97Y114        FDCE (Hold_fdce_C_D)         0.107     0.131    UUT4/UUT7/SR_TMDS_Blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.245ns (28.845%)  route 0.604ns (71.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.686    -0.521    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X100Y114       FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  UUT4/UUT6/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           0.604     0.231    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X100Y115       LUT3 (Prop_lut3_I0_O)        0.097     0.328 r  UUT4/UUT7/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.328    UUT4/UUT7/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.958    -0.757    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X100Y115       FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X100Y115       FDCE (Hold_fdce_C_D)         0.131     0.155    UUT4/UUT7/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.173    





