// Seed: 186114569
module module_0 #(
    parameter id_2 = 32'd82,
    parameter id_3 = 32'd23,
    parameter id_7 = 32'd69
);
  logic id_1;
  localparam id_2 = (1 <= 1);
  assign id_1 = -1 ? id_2 : -1'h0;
  logic _id_3 = -1'h0;
  logic id_4;
  ;
  localparam id_5 = -1;
  logic [id_3 : 1] id_6 = id_5 + 1;
  assign module_1.id_4 = 0;
  logic [-1 : -1  -  id_2] _id_7;
  wire [id_7 : -1 'b0 +  -1] id_8;
  logic [-1 'b0 ==  id_3  /  -1  |  id_2 : id_2] id_9, id_10;
  parameter id_11 = 1;
  wire id_12;
endmodule
module module_1 (
    input  wire  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  uwire id_4
);
  localparam id_6 = -1;
  xor primCall (id_1, id_3, id_4, id_6);
  module_0 modCall_1 ();
endmodule
