{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port i2c_sda -pg 1 -y 2180 -defaultsOSRD
preplace port FMC_HPC0_CLK0_M2C -pg 1 -y 840 -defaultsOSRD
preplace port dip_switches_8bits -pg 1 -y 80 -defaultsOSRD
preplace port Vp_Vn -pg 1 -y 2070 -defaultsOSRD
preplace port HDMI_TX_SRC -pg 1 -y 1300 -defaultsOSRD
preplace port FMC_HPC0_GBTCLK1_M2C -pg 1 -y 900 -defaultsOSRD
preplace port FMC_HPC0_CLK1_M2C -pg 1 -y 860 -defaultsOSRD
preplace port ddr4_rtl -pg 1 -y 1880 -defaultsOSRD
preplace port USER_MGT_SI570_CLOCK1 -pg 1 -y 1020 -defaultsOSRD
preplace port PMOD_IN -pg 1 -y 500 -defaultsOSRD
preplace port USER_MGT_SI570_CLOCK2 -pg 1 -y 1040 -defaultsOSRD
preplace port FMC_HPC1_GBTCLK0_M2C -pg 1 -y 940 -defaultsOSRD
preplace port CLK_125 -pg 1 -y 800 -defaultsOSRD
preplace port push_buttons_5bits -pg 1 -y 360 -defaultsOSRD
preplace port iic0_pl -pg 1 -y 880 -defaultsOSRD
preplace port HDMI_CTL -pg 1 -y 1160 -defaultsOSRD
preplace port HDMI_SI5324_OUT -pg 1 -y 980 -defaultsOSRD
preplace port FMC_HPC1_CLK0_M2C -pg 1 -y 920 -defaultsOSRD
preplace port iic1_pl -pg 1 -y 1020 -defaultsOSRD
preplace port i2c_sclk -pg 1 -y 2200 -defaultsOSRD
preplace port diff_clock_rtl -pg 1 -y 1810 -defaultsOSRD
preplace port USER_SMA_MGT_CLOCK -pg 1 -y 1060 -defaultsOSRD
preplace port CLK_74_25 -pg 1 -y 820 -defaultsOSRD
preplace port PMOD_OUT -pg 1 -y 640 -defaultsOSRD
preplace port SFP_SI5328_OUT -pg 1 -y 1000 -defaultsOSRD
preplace port FMC_HPC0_GBTCLK0_M2C -pg 1 -y 880 -defaultsOSRD
preplace port led_8bits -pg 1 -y 220 -defaultsOSRD
preplace port HDMI_RX_CLK -pg 1 -y 960 -defaultsOSRD
preplace port uart2_pl -pg 1 -y 1460 -defaultsOSRD
preplace portBus HDMI_REC_CLOCK_N -pg 1 -y 780 -defaultsOSRD
preplace portBus HDMI_SI5324_RST -pg 1 -y 1200 -defaultsOSRD
preplace portBus HDMI_REC_CLOCK_P -pg 1 -y 760 -defaultsOSRD
preplace inst rst_ddr4_0_266M -pg 1 -lvl 1 -y 480 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -y 660 -defaultsOSRD
preplace inst dip_switches_8bits -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst HDMI_TX_SRC -pg 1 -lvl 3 -y 1320 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -y 1000 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 3 -y 1810 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 1 -y 1920 -defaultsOSRD
preplace inst clock_counter -pg 1 -lvl 1 -y 970 -defaultsOSRD
preplace inst PMOD_IN -pg 1 -lvl 3 -y 500 -defaultsOSRD
preplace inst push_buttons_5bits -pg 1 -lvl 3 -y 360 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 3 -y 1650 -defaultsOSRD -orient R180
preplace inst iic0_pl -pg 1 -lvl 3 -y 900 -defaultsOSRD
preplace inst HDMI_CTL -pg 1 -lvl 3 -y 1180 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 2 -y 1940 -defaultsOSRD
preplace inst iic1_pl -pg 1 -lvl 3 -y 1040 -defaultsOSRD
preplace inst PMOD_OUT -pg 1 -lvl 3 -y 640 -defaultsOSRD
preplace inst led_8bits -pg 1 -lvl 3 -y 220 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 2 -y 600 -defaultsOSRD
preplace inst system_management_wiz_0 -pg 1 -lvl 3 -y 2080 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -y 1740 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 3 -y 770 -defaultsOSRD
preplace inst uart2_pl -pg 1 -lvl 3 -y 1470 -defaultsOSRD
preplace netloc ps8_0_axi_periph_M06_AXI 1 2 1 1240
preplace netloc HDMI_CTL_gpo 1 3 1 NJ
preplace netloc iic0_pl_iic2intc_irpt 1 3 1 1580
preplace netloc microblaze_0_xlconcat_dout 1 1 2 510 1650 NJ
preplace netloc GPIO_SW_GPIO 1 3 1 NJ
preplace netloc ps8_0_axi_periph_M10_AXI 1 2 1 1180
preplace netloc axi_smc_M00_AXI 1 1 1 420
preplace netloc axi_iic_0_IIC 1 3 1 NJ
preplace netloc DIFF_GT_CLK_10 1 0 1 NJ
preplace netloc diff_clock_rtl_1 1 0 2 10J 1820 430J
preplace netloc USER_SMA_MGT_CLOCK_1 1 0 1 NJ
preplace netloc DIFF_GT_CLK_1 1 0 1 NJ
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 3 70 1360 NJ 1360 1120
preplace netloc DIFF_GT_CLK_2 1 0 1 NJ
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 1170
preplace netloc util_ds_buf_0_OBUF_DS_N 1 3 1 NJ
preplace netloc DIFF_CLK_2_1 1 0 1 NJ
preplace netloc GPIO_DIP_GPIO 1 3 1 NJ
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 1160
preplace netloc util_ds_buf_0_OBUF_DS_P 1 3 1 NJ
preplace netloc DIFF_GT_CLK_5 1 0 1 NJ
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 0 3 60 1190 490 360 1190
preplace netloc HDMI_CTL_iic2intc_irpt 1 3 1 1560
preplace netloc USER_MGT_SI570_CLOCK2_1 1 0 1 NJ
preplace netloc GPIO_PMOD_OUT_GPIO 1 3 1 NJ
preplace netloc ps8_0_axi_periph_M03_AXI 1 2 1 1220
preplace netloc DIFF_GT_CLK_7 1 0 1 NJ
preplace netloc DIFF_CLK_1 1 0 1 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 1 1180
preplace netloc axi_iic_3_IIC 1 3 1 NJ
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 1 1180
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 2 1 1140
preplace netloc ps8_0_axi_periph_M09_AXI 1 2 1 1140
preplace netloc HDMI_TX_SRC_iic2intc_irpt 1 3 1 1550
preplace netloc GPIO_LED_GPIO 1 3 1 NJ
preplace netloc DIFF_GT_CLK_2_1 1 0 1 NJ
preplace netloc GPIO_PMOD_IN_GPIO 1 3 1 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 0 3 70 1810 450J 1820 1130
preplace netloc Vp_Vn_1 1 0 3 NJ 2070 NJ 2070 NJ
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 3 30 1830 410J 2060 1110
preplace netloc rst_ps8_0_99M_peripheral_reset 1 1 1 440
preplace netloc Net 1 3 1 NJ
preplace netloc axi_uart16550_0_ip2intc_irpt 1 3 1 1540
preplace netloc ps8_0_axi_periph_M11_AXI 1 2 1 1160
preplace netloc Net1 1 3 1 NJ
preplace netloc ps8_0_axi_periph_M07_AXI 1 2 1 N
preplace netloc axi_smc_M01_AXI 1 1 1 N
preplace netloc axi_uart16550_0_UART 1 3 1 NJ
preplace netloc iic1_pl_iic2intc_irpt 1 3 1 1570
preplace netloc rst_ps8_0_99M_interconnect_aresetn 1 0 2 60 380 470
preplace netloc clk_wiz_1_clk_out1 1 2 1 1240
preplace netloc system_management_wiz_0_ip2intc_irpt 1 3 1 1540
preplace netloc ps8_0_axi_periph_M08_AXI 1 2 1 1200
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 2 500 370 1130
preplace netloc axi_iic_1_IIC 1 3 1 NJ
preplace netloc axi_iic_2_IIC 1 3 1 NJ
preplace netloc DIFF_CLK_5_1 1 0 1 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 20 370 480 330 1210
preplace netloc ddr4_0_C0_DDR4 1 2 2 NJ 1880 NJ
preplace netloc DIFF_CLK_3_1 1 0 1 NJ
preplace netloc FMC_HPC0_GBTCLK0_M2C_1 1 0 1 NJ
preplace netloc rst_ddr4_0_266M_peripheral_aresetn 1 1 1 460
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 3 50 350 NJ 350 1140
preplace netloc S00_AXI_1 1 0 3 40 340 NJ 340 1150
preplace netloc DIFF_CLK_1_1 1 0 1 NJ
preplace netloc ps8_0_axi_periph_M04_AXI 1 2 1 1230
levelinfo -pg 1 -10 240 810 1390 1600 -top 0 -bot 2260
",
}
{
   da_axi4_cnt: "26",
   da_board_cnt: "2",
   da_zynq_ultra_ps_e_cnt: "2",
}
