;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT @324, -112
	ADD @100, @-8
	SUB @121, 106
	ADD 270, 30
	MOV -5, <-20
	CMP -7, <-420
	SUB 2, @0
	SLT #22, @900
	SLT 210, 60
	SUB 600, 30
	SUB @125, 106
	MOV -5, <-20
	SUB @324, -106
	SUB @121, 103
	CMP 100, 30
	JMZ -504, @-20
	SUB @10, -4
	CMP <0, 0
	SUB @125, 106
	MOV -5, <-20
	CMP -12, <12
	CMP -12, <12
	SPL 0, #7
	SPL 100, 30
	JMZ 700, #620
	SPL <121, 108
	SPL <121, 108
	SPL <121, 108
	SUB @0, @7
	DAT #240, #60
	SUB <0, -0
	MOV -1, <-20
	SUB <0, -0
	SUB 600, 30
	SUB <0, @2
	JMP 600, 30
	SUB @0, <2
	DJN -7, @-20
	DJN 374, 502
	DJN 374, 502
	JMN 770, -462
	DJN 374, 502
	DAT #210, #60
	SPL 32, @116
	CMP -7, <-420
	DAT #210, #60
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT @324, -112
