#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Feb  1 21:31:30 2026
# Process ID: 549217
# Current directory: /mnt/vault0/rsunketa/vitis-hls-blackbox/library/int8_32x32
# Command line: vivado -mode batch -source /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/run_vivado.tcl
# Log file: /mnt/vault0/rsunketa/vitis-hls-blackbox/library/int8_32x32/vivado.log
# Journal file: /mnt/vault0/rsunketa/vitis-hls-blackbox/library/int8_32x32/vivado.jou
# Running On        :en4234856l
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.3 LTS
# Processor Detail  :AMD EPYC 9115 16-Core Processor
# CPU Frequency     :4116.118 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134425 MB
# Swap memory       :8589 MB
# Total Virtual     :143015 MB
# Available Virtual :113164 MB
#-----------------------------------------------------------
source /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/run_vivado.tcl
# set project_dir [file normalize [info script]/..]
# set design_name "matrix_multiply_32x32"
# set hls_proj_name "${design_name}_proj"
# set hls_solution "${design_name}_solution"
# set blackbox_file "/mnt/vault0/rsunketa/vitis-hls-blackbox/library/int8_32x32/tensor_slice_int8.v"
# set part "xc7a100t-csg324-1"
# puts "=========================================="
==========================================
# puts "Vivado Synthesis Configuration"
Vivado Synthesis Configuration
# puts "=========================================="
==========================================
# puts "Project Dir:    $project_dir"
Project Dir:    /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32
# puts "Design Name:    $design_name"
Design Name:    matrix_multiply_32x32
# puts "HLS Project:    $hls_proj_name"
HLS Project:    matrix_multiply_32x32_proj
# puts "HLS Solution:   $hls_solution"
HLS Solution:   matrix_multiply_32x32_solution
# puts "Blackbox File:  $blackbox_file"
Blackbox File:  /mnt/vault0/rsunketa/vitis-hls-blackbox/library/int8_32x32/tensor_slice_int8.v
# puts "Part:           $part"
Part:           xc7a100t-csg324-1
# puts "=========================================="
==========================================
# cd $project_dir
# set hls_export_dir "${project_dir}/${hls_proj_name}/${design_name}/solution/impl/verilog"
# if {![file exists $hls_export_dir]} {
#     set hls_export_dir "${project_dir}/${hls_proj_name}/${hls_solution}/impl/verilog"
# }
# if {![file exists $hls_export_dir]} {
#     puts "ERROR: HLS export directory not found!"
#     puts "Searched in:"
#     puts "  ${project_dir}/${hls_proj_name}/${design_name}/solution/impl/verilog"
#     puts "  ${project_dir}/${hls_proj_name}/${hls_solution}/impl/verilog"
#     exit 1
# }
# puts "HLS Export Dir: $hls_export_dir\n"
HLS Export Dir: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog

# create_project -force ${design_name}_vivado_proj -part $part
# puts "Adding Verilog files from HLS export directory..."
Adding Verilog files from HLS export directory...
# add_files -fileset sources_1 [glob $hls_export_dir/*.v]
# if {[file exists $blackbox_file]} {
#     add_files -norecurse $blackbox_file
#     puts "Added blackbox library: $blackbox_file"
# } else {
#     puts "WARNING: Blackbox file not found: $blackbox_file"
# }
Added blackbox library: /mnt/vault0/rsunketa/vitis-hls-blackbox/library/int8_32x32/tensor_slice_int8.v
# set_property top $design_name [current_fileset]
# puts "\nRunning synthesis for $design_name..."

Running synthesis for matrix_multiply_32x32...
# synth_design -top $design_name -part $part
Command: synth_design -top matrix_multiply_32x32 -part xc7a100t-csg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 549316
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1896.879 ; gain = 427.582 ; free physical = 78936 ; free virtual = 106687
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_control_s_axi' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_control_s_axi.v:227]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_control_s_axi' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:14]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_USER_DW bound to: 8 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_store' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:820]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized1' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_mem' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2814]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_mem' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized1' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized2' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized1' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized1' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized2' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized3' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized2' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized2' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized3' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_store' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:820]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_load' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:328]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized4' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized3' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized3' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized4' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2480]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized5' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_mem__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2814]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_mem__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized5' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_load' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:328]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_write' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:1628]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_burst_converter' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:1948]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LEN bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2480]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_burst_converter' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:1948]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized6' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized4' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized4' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized6' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_throttle' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2254]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized1' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized1' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2480]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized7' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized5' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized5' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized7' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized8' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized6' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized6' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized8' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_throttle' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2254]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized2' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized2' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:1942]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_write' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:1628]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_read' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:1436]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized9' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized7' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized7' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized9' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:2582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:1620]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi_read' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:1436]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_a_m_axi' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_a_m_axi.v:14]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:14]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_USER_DW bound to: 8 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_store' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:820]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized1' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_mem' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2814]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_mem' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized1' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized2' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized1' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized1' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized2' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized3' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized2' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized2' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized3' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_store' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:820]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_load' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:328]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized4' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized3' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized3' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized4' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2480]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized5' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_mem__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2814]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_mem__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized5' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_load' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:328]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_write' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:1628]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_burst_converter' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:1948]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LEN bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2480]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_burst_converter' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:1948]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized6' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized4' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized4' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized6' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_throttle' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2254]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized1' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized1' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2480]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized7' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized5' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized5' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized7' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized8' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized6' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized6' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized8' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_throttle' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2254]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized2' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized2' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:1942]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_write' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:1628]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_read' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:1436]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized9' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized7' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized7' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized9' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:2582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:1620]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi_read' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:1436]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_b_m_axi' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_b_m_axi.v:14]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:14]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_USER_DW bound to: 16 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 10 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_store' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:820]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized1' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_mem' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2814]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_mem' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized1' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized2' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized1' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized1' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized2' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized3' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized2' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized2' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized3' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_store' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:820]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_load' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:328]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 10 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized4' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized3' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized3' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized4' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2480]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized5' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_mem__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2814]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_mem__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized5' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_load' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:328]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_write' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:1628]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_burst_converter' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:1948]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LEN bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized0' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized0' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2480]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_burst_converter' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:1948]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized6' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized4' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized4' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized6' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_throttle' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2254]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized1' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized1' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2480]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized7' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized5' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized5' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized7' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized8' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized6' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized6' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized8' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_throttle' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2254]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized2' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2480]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized2' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:1942]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_write' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:1628]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_read' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:1436]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized9' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized7' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized9' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:2582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:1620]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi_read' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:1436]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply_32x32_gmem_c_m_axi' (0#1) [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_gmem_c_m_axi.v:14]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'a_matrix_buffer' is not inferred as ram due to incorrect usage [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/int8_32x32_wrapper.v:45]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'b_matrix_buffer' is not inferred as ram due to incorrect usage [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/int8_32x32_wrapper.v:46]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'c_matrix_buffer' is not inferred as ram due to incorrect usage [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/int8_32x32_wrapper.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/int8_32x32_wrapper.v:144]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 512 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 512 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/matrix_multiply_32x32_control_s_axi.v:305]
WARNING: [Synth 8-7129] Port addr[0] in module matrix_multiply_32x32_fifo_w512_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module matrix_multiply_32x32_fifo_w256_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module matrix_multiply_32x32_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_dout[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_num_data_valid[3] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_num_data_valid[2] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_num_data_valid[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_num_data_valid[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_fifo_cap[3] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_fifo_cap[2] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_fifo_cap[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_fifo_cap[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_ARREADY in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RVALID in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[15] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[14] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[13] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[12] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[11] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[10] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[9] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[8] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[7] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[6] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[5] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[4] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[3] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[2] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RDATA[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RLAST in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RID[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[9] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[8] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[7] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[6] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[5] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[4] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[3] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[2] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RFIFONUM[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RUSER[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RRESP[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_RRESP[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_BRESP[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_BRESP[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_BID[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_c_BUSER[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_stream_num_data_valid[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_stream_num_data_valid[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_stream_fifo_cap[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_stream_fifo_cap[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_AWREADY in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_WREADY in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RLAST in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RID[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[10] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[9] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[8] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[7] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[6] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[5] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[4] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[3] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[2] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RFIFONUM[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RUSER[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RRESP[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_RRESP[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_BVALID in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_BRESP[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_BRESP[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_BID[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_b_BUSER[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_stream_num_data_valid[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_stream_num_data_valid[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_stream_fifo_cap[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_stream_fifo_cap[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_AWREADY in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_WREADY in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RLAST in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RID[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[10] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[9] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[8] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[7] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[6] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[5] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[4] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[3] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[2] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RFIFONUM[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RUSER[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RRESP[1] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_RRESP[0] in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_a_BVALID in module matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.762 ; gain = 800.465 ; free physical = 78519 ; free virtual = 106275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.762 ; gain = 800.465 ; free physical = 78529 ; free virtual = 106284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.766 ; gain = 808.469 ; free physical = 78527 ; free virtual = 106282
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matrix_multiply_32x32_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matrix_multiply_32x32_control_s_axi'
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matrix_multiply_32x32_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matrix_multiply_32x32_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-5402] Detected an instance with large pin count 280068
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2497.461 ; gain = 1028.164 ; free physical = 78373 ; free virtual = 106134
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 63    
	   2 Input   52 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 15    
	   2 Input   12 Bit       Adders := 12    
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 41    
	   2 Input    4 Bit       Adders := 29    
	   2 Input    3 Bit       Adders := 58    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 82    
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 68    
+---Registers : 
	            16384 Bit    Registers := 1     
	             8192 Bit    Registers := 2     
	              512 Bit    Registers := 9     
	              256 Bit    Registers := 2     
	               96 Bit    Registers := 18    
	               72 Bit    Registers := 9     
	               64 Bit    Registers := 185   
	               52 Bit    Registers := 6     
	               37 Bit    Registers := 3     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 23    
	               20 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 88    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 45    
	                2 Bit    Registers := 81    
	                1 Bit    Registers := 448   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 2     
	              567 Bit	(63 X 9 bit)          RAMs := 2     
	              558 Bit	(31 X 18 bit)          RAMs := 1     
	              102 Bit	(3 X 34 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 16384 Bit        Muxes := 4     
	   7 Input 16384 Bit        Muxes := 1     
	  16 Input 16384 Bit        Muxes := 1     
	   2 Input 8192 Bit        Muxes := 8     
	   7 Input 8192 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 111   
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 16    
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 5     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   4 Input   11 Bit        Muxes := 6     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 22    
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 7     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 17    
	   7 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 34    
	   2 Input    4 Bit        Muxes := 39    
	   7 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 24    
	   3 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 320   
	   3 Input    2 Bit        Muxes := 56    
	   4 Input    2 Bit        Muxes := 19    
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 577   
	   7 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'a_row_count_reg[5:0]' into 'a_row_count_reg[5:0]' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/int8_32x32_wrapper.v:136]
INFO: [Synth 8-4471] merging register 'b_row_count_reg[5:0]' into 'b_row_count_reg[5:0]' [/mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_32x32/matrix_multiply_32x32_proj/matrix_multiply_32x32_solution/impl/verilog/int8_32x32_wrapper.v:137]
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port P[14] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port P[7] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port O4[14] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port O4[7] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port O4[6] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port O4[5] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port O4[4] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port O4[3] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port O4[2] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port O4[1] driven by constant 0
WARNING: [Synth 8-3917] design int8_32x32_wrapper__GB2 has port O4[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[3] )
WARNING: [Synth 8-5402] Detected an instance with large pin count 280068
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Loop_VITIS_LOOP_57_3_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3917] design matrix_multiply_32x32__GCB2 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design matrix_multiply_32x32__GCB2 has port if_fifo_cap[0] driven by constant 1
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM store_unit/buff_wdata/U_fifo_mem/mem_reg to conserve power
INFO: [Synth 8-7082] The signal load_unit_0/buff_rdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_c_m_axi_U/\load_unit_0/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_b_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_c_m_axi_U/\bus_read/fifo_burst/full_n_reg )
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_b_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\store_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\load_unit_0/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_c_m_axi_U/\load_unit_0/bus_wide_gen.rreq_offset/full_n_reg )
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[0]' (FDRE) to 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[1]' (FDRE) to 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]' (FDRE) to 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[8]' (FDRE) to 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]' (FDRE) to 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_b_m_axi_U/\bus_write/fifo_burst/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.data_gen[0].strb_buf_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.data_gen[1].strb_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.data_gen[2].strb_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.data_gen[3].strb_buf_reg[3] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[0]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[1]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[2]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[3]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[4]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[5]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[6]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[8]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[9]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[10]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[11]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[12]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[13]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[14]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[16]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[17]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[18]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[19]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[20]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[21]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[22]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[24]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[25]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[26]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[27]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[28]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[29]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[30]' (FDRE) to 'gmem_b_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[0]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[1]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[8]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[5]' (FDRE) to 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]' (FDRE) to 'gmem_c_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.wreq_offset/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_b_m_axi_U/\store_unit/fifo_wrsp/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_b_m_axi_U/\bus_write/fifo_resp/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[5]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[69]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[70]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[69]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[70]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[70]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[71]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[70]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[71]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[71]' (FDRE) to 'gmem_b_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[68]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[71]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[68]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_throttle/req_fifo/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[0]' (FDRE) to 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[1]' (FDRE) to 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[7]' (FDRE) to 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[8]' (FDRE) to 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[9]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[9]' (FDRE) to 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_c_m_axi_U/\load_unit_0/buff_rdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[0]' (FDRE) to 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[1]' (FDRE) to 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[7]' (FDRE) to 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[8]' (FDRE) to 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[9]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[9]' (FDRE) to 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_c_m_axi_U/\bus_read/fifo_rctl/full_n_reg )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/load_unit_0/bus_wide_gen.rdata_nvalid_reg[0]' (FDRE) to 'gmem_b_m_axi_U/load_unit_0/bus_wide_gen.rdata_nvalid_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\load_unit_0/bus_wide_gen.rdata_nvalid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[5]' (FDRE) to 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[6]' (FDRE) to 'gmem_b_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[5]' (FDRE) to 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[6]' (FDRE) to 'gmem_c_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[63]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[12]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[12]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[12]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[13]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[13]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[13]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[14]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[14]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[14]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[15]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[15]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[15]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[16]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[16]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[16]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[17]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[17]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[17]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[18]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[18]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[18]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[19]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[19]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[19]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[20]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[20]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[20]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[21]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[21]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[21]' (FDE) to 'gmem_b_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[22]' (FDRE) to 'gmem_b_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[22]' (FDRE) to 'gmem_b_m_axi_U/store_unit/tmp_addr_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rs_rdata/FSM_sequential_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\load_unit_0/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\load_unit_0/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\load_unit_0/fifo_rreq/empty_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/fifo_wreq/empty_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/fifo_wreq/dout_vld_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\load_unit_0/fifo_rreq/dout_vld_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/bus_wide_gen.offset_pack_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\store_unit/tmp_len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\load_unit_0/tmp_len_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/sect_total_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/sect_total_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_burst_conv/sect_len_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_read/rreq_burst_conv/sect_len_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_c_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_b_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[63] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (load_unit_0/bus_wide_gen.rs_tmp_rdata/FSM_sequential_state_reg[1]) is unused and will be removed from module matrix_multiply_32x32_gmem_c_m_axi.
WARNING: [Synth 8-3332] Sequential element (load_unit_0/bus_wide_gen.rs_tmp_rdata/FSM_sequential_state_reg[0]) is unused and will be removed from module matrix_multiply_32x32_gmem_c_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matrix_multiply_32x32_gmem_c_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matrix_multiply_32x32_gmem_c_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/FSM_sequential_state_reg[0]) is unused and will be removed from module matrix_multiply_32x32_gmem_c_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matrix_multiply_32x32_gmem_b_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matrix_multiply_32x32_gmem_b_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matrix_multiply_32x32_gmem_b_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matrix_multiply_32x32_gmem_b_m_axi.
WARNING: [Synth 8-3917] design matrix_multiply_32x32__GCB3 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design matrix_multiply_32x32__GCB3 has port if_fifo_cap[0] driven by constant 1
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matrix_multiply_32x32_gmem_a_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matrix_multiply_32x32_gmem_a_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matrix_multiply_32x32_gmem_a_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matrix_multiply_32x32_gmem_a_m_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module matrix_multiply_32x32_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module matrix_multiply_32x32_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 2525.395 ; gain = 1056.098 ; free physical = 72124 ; free virtual = 99987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|gmem_c_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg  | 31 x 18(READ_FIRST)    | W |   | 31 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|gmem_b_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gmem_a_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2525.395 ; gain = 1056.098 ; free physical = 71907 ; free virtual = 99853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|gmem_c_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg  | 31 x 18(READ_FIRST)    | W |   | 31 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|gmem_b_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gmem_a_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_1/gmem_c_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/gmem_b_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/gmem_a_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 2549.406 ; gain = 1080.109 ; free physical = 71962 ; free virtual = 99952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance gmem_c_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gmem_b_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gmem_a_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 2606.789 ; gain = 1137.492 ; free physical = 71802 ; free virtual = 99898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:13 . Memory (MB): peak = 2606.789 ; gain = 1137.492 ; free physical = 71802 ; free virtual = 99898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 2606.789 ; gain = 1137.492 ; free physical = 71803 ; free virtual = 99899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:15 . Memory (MB): peak = 2606.789 ; gain = 1137.492 ; free physical = 71804 ; free virtual = 99900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 2606.789 ; gain = 1137.492 ; free physical = 71814 ; free virtual = 99911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:17 . Memory (MB): peak = 2606.789 ; gain = 1137.492 ; free physical = 71815 ; free virtual = 99911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|matrix_multiply_32x32 | Loop_VITIS_LOOP_70_5_proc3_U0/lshr_512ns_9ns_512_6_1_U44/buff2_reg[15] | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|matrix_multiply_32x32 | Loop_VITIS_LOOP_70_5_proc3_U0/icmp_ln70_reg_335_pp0_iter6_reg_reg[0]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[2]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__17    | SRL_SIG_reg[4] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__18    | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |tensor_slice_int8 |        16|
+------+------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |tensor_slice_int8_bbox |    16|
|17    |BUFG                   |     1|
|18    |CARRY4                 |  1152|
|19    |LUT1                   |   211|
|20    |LUT2                   |  4539|
|21    |LUT3                   | 19436|
|22    |LUT4                   |  3635|
|23    |LUT5                   | 12864|
|24    |LUT6                   | 23095|
|25    |MUXF7                  |  2432|
|26    |RAMB18E1               |     3|
|27    |SRL16E                 |   487|
|28    |FDRE                   | 37335|
|29    |FDSE                   |    50|
|30    |IBUF                   |   129|
|31    |OBUF                   |   750|
+------+-----------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+----------------------------------------------------------------+-------+
|      |Instance                                            |Module                                                          |Cells  |
+------+----------------------------------------------------+----------------------------------------------------------------+-------+
|1     |top                                                 |                                                                | 110951|
|2     |  Block_VITIS_LOOP_57_3_proc_U0                     |matrix_multiply_32x32_Block_VITIS_LOOP_57_3_proc                |   3724|
|3     |  C_c_U                                             |matrix_multiply_32x32_fifo_w64_d5_S                             |     83|
|4     |    U_matrix_multiply_32x32_fifo_w64_d5_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d5_S_ShiftReg                    |     63|
|5     |  Loop_VITIS_LOOP_47_1_proc2_U0                     |matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2                |    233|
|6     |    flow_control_loop_pipe_U                        |matrix_multiply_32x32_flow_control_loop_pipe_69                 |      7|
|7     |  Loop_VITIS_LOOP_57_3_proc_U0                      |matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc                 |   5942|
|8     |    flow_control_loop_pipe_U                        |matrix_multiply_32x32_flow_control_loop_pipe_68                 |      3|
|9     |  Loop_VITIS_LOOP_70_5_proc3_U0                     |matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3                |   1470|
|10    |    flow_control_loop_pipe_U                        |matrix_multiply_32x32_flow_control_loop_pipe                    |     20|
|11    |    lshr_512ns_9ns_512_6_1_U44                      |matrix_multiply_32x32_lshr_512ns_9ns_512_6_1                    |    762|
|12    |  a_stream_U                                        |matrix_multiply_32x32_fifo_w256_d1_S                            |     72|
|13    |    U_matrix_multiply_32x32_fifo_w256_d1_S_ShiftReg |matrix_multiply_32x32_fifo_w256_d1_S_ShiftReg_67                |     64|
|14    |  b_stream_U                                        |matrix_multiply_32x32_fifo_w256_d1_S_0                          |     73|
|15    |    U_matrix_multiply_32x32_fifo_w256_d1_S_ShiftReg |matrix_multiply_32x32_fifo_w256_d1_S_ShiftReg                   |     65|
|16    |  c_stream_U                                        |matrix_multiply_32x32_fifo_w512_d1_S                            |    521|
|17    |    U_matrix_multiply_32x32_fifo_w512_d1_S_ShiftReg |matrix_multiply_32x32_fifo_w512_d1_S_ShiftReg                   |    513|
|18    |  control_s_axi_U                                   |matrix_multiply_32x32_control_s_axi                             |   1142|
|19    |  entry_proc_U0                                     |matrix_multiply_32x32_entry_proc                                |      1|
|20    |  gmem_a_m_axi_U                                    |matrix_multiply_32x32_gmem_a_m_axi                              |   1627|
|21    |    bus_read                                        |matrix_multiply_32x32_gmem_a_m_axi_read                         |   1054|
|22    |      fifo_burst                                    |matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized9         |     33|
|23    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized7          |      2|
|24    |      fifo_rctl                                     |matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized9_65      |     21|
|25    |      rreq_burst_conv                               |matrix_multiply_32x32_gmem_a_m_axi_burst_converter              |    888|
|26    |        rs_req                                      |matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized0    |    297|
|27    |      rs_rdata                                      |matrix_multiply_32x32_gmem_a_m_axi_reg_slice_66                 |    112|
|28    |    bus_write                                       |matrix_multiply_32x32_gmem_a_m_axi_write                        |      6|
|29    |      rs_resp                                       |matrix_multiply_32x32_gmem_a_m_axi_reg_slice__parameterized2    |      6|
|30    |    load_unit_0                                     |matrix_multiply_32x32_gmem_a_m_axi_load                         |    567|
|31    |      buff_rdata                                    |matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized5         |     88|
|32    |        U_fifo_mem                                  |matrix_multiply_32x32_gmem_a_m_axi_mem__parameterized0          |     26|
|33    |      \bus_wide_gen.rreq_offset                     |matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized4         |     53|
|34    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized3          |     32|
|35    |      \bus_wide_gen.rs_tmp_rdata                    |matrix_multiply_32x32_gmem_a_m_axi_reg_slice                    |    164|
|36    |      fifo_rreq                                     |matrix_multiply_32x32_gmem_a_m_axi_fifo__parameterized0         |    156|
|37    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_a_m_axi_srl__parameterized0          |    133|
|38    |  gmem_b_m_axi_U                                    |matrix_multiply_32x32_gmem_b_m_axi                              |   1866|
|39    |    bus_read                                        |matrix_multiply_32x32_gmem_b_m_axi_read                         |   1150|
|40    |      fifo_burst                                    |matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized9         |     33|
|41    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized7          |      2|
|42    |      fifo_rctl                                     |matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized9_63      |     21|
|43    |      rreq_burst_conv                               |matrix_multiply_32x32_gmem_b_m_axi_burst_converter              |    984|
|44    |        rs_req                                      |matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized0    |    388|
|45    |      rs_rdata                                      |matrix_multiply_32x32_gmem_b_m_axi_reg_slice_64                 |    112|
|46    |    bus_write                                       |matrix_multiply_32x32_gmem_b_m_axi_write                        |      6|
|47    |      rs_resp                                       |matrix_multiply_32x32_gmem_b_m_axi_reg_slice__parameterized2    |      6|
|48    |    load_unit_0                                     |matrix_multiply_32x32_gmem_b_m_axi_load                         |    710|
|49    |      buff_rdata                                    |matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized5         |     88|
|50    |        U_fifo_mem                                  |matrix_multiply_32x32_gmem_b_m_axi_mem__parameterized0          |     26|
|51    |      \bus_wide_gen.rreq_offset                     |matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized4         |     52|
|52    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized3          |     30|
|53    |      \bus_wide_gen.rs_tmp_rdata                    |matrix_multiply_32x32_gmem_b_m_axi_reg_slice                    |    158|
|54    |      fifo_rreq                                     |matrix_multiply_32x32_gmem_b_m_axi_fifo__parameterized0         |    270|
|55    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_b_m_axi_srl__parameterized0          |    242|
|56    |  gmem_c_m_axi_U                                    |matrix_multiply_32x32_gmem_c_m_axi                              |   2380|
|57    |    bus_read                                        |matrix_multiply_32x32_gmem_c_m_axi_read                         |      4|
|58    |      rs_rdata                                      |matrix_multiply_32x32_gmem_c_m_axi_reg_slice                    |      4|
|59    |    bus_write                                       |matrix_multiply_32x32_gmem_c_m_axi_write                        |   1625|
|60    |      fifo_burst                                    |matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized6         |     46|
|61    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized4          |     25|
|62    |      fifo_resp                                     |matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized2_61      |     34|
|63    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized1_62       |      5|
|64    |      rs_resp                                       |matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized2    |     10|
|65    |      wreq_burst_conv                               |matrix_multiply_32x32_gmem_c_m_axi_burst_converter              |    976|
|66    |        rs_req                                      |matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized0    |    379|
|67    |      wreq_throttle                                 |matrix_multiply_32x32_gmem_c_m_axi_throttle                     |    504|
|68    |        data_fifo                                   |matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized8         |    123|
|69    |          U_fifo_srl                                |matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized6          |     88|
|70    |        req_fifo                                    |matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized7         |    164|
|71    |          U_fifo_srl                                |matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized5          |    134|
|72    |        rs_req                                      |matrix_multiply_32x32_gmem_c_m_axi_reg_slice__parameterized1    |    210|
|73    |    store_unit                                      |matrix_multiply_32x32_gmem_c_m_axi_store                        |    751|
|74    |      buff_wdata                                    |matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized1         |     65|
|75    |        U_fifo_mem                                  |matrix_multiply_32x32_gmem_c_m_axi_mem                          |     14|
|76    |      \bus_wide_gen.wreq_offset                     |matrix_multiply_32x32_gmem_c_m_axi_fifo                         |    111|
|77    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_c_m_axi_srl                          |     78|
|78    |      fifo_wreq                                     |matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized0         |    250|
|79    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized0          |    233|
|80    |      fifo_wrsp                                     |matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized2         |     36|
|81    |        U_fifo_srl                                  |matrix_multiply_32x32_gmem_c_m_axi_srl__parameterized1          |     18|
|82    |      user_resp                                     |matrix_multiply_32x32_gmem_c_m_axi_fifo__parameterized3         |     16|
|83    |  int8_32x32_wrapper_wrapper_1_U0                   |matrix_multiply_32x32_int8_32x32_wrapper_wrapper_1              |  84424|
|84    |    int8_32x32_wrapper_U0                           |int8_32x32_wrapper                                              |  84424|
|85    |  p_loc36_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S                             |    209|
|86    |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_60                 |    193|
|87    |  p_loc37_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_1                           |    208|
|88    |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_59                 |    193|
|89    |  p_loc38_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_2                           |    208|
|90    |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_58                 |    193|
|91    |  p_loc39_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_3                           |    211|
|92    |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_57                 |    193|
|93    |  p_loc40_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_4                           |    209|
|94    |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_56                 |    193|
|95    |  p_loc41_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_5                           |    208|
|96    |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_55                 |    193|
|97    |  p_loc42_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_6                           |    208|
|98    |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_54                 |    193|
|99    |  p_loc43_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_7                           |    208|
|100   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_53                 |    193|
|101   |  p_loc44_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_8                           |    211|
|102   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_52                 |    193|
|103   |  p_loc45_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_9                           |    208|
|104   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_51                 |    193|
|105   |  p_loc46_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_10                          |    208|
|106   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_50                 |    193|
|107   |  p_loc47_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_11                          |    210|
|108   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_49                 |    193|
|109   |  p_loc48_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_12                          |    209|
|110   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_48                 |    193|
|111   |  p_loc49_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_13                          |    208|
|112   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_47                 |    193|
|113   |  p_loc50_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_14                          |    208|
|114   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_46                 |    193|
|115   |  p_loc51_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_15                          |    209|
|116   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_45                 |    193|
|117   |  p_loc52_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_16                          |    207|
|118   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_44                 |    192|
|119   |  p_loc53_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_17                          |    205|
|120   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_43                 |    192|
|121   |  p_loc54_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_18                          |    205|
|122   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_42                 |    192|
|123   |  p_loc55_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_19                          |    209|
|124   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_41                 |    192|
|125   |  p_loc56_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_20                          |    206|
|126   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_40                 |    192|
|127   |  p_loc57_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_21                          |    205|
|128   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_39                 |    192|
|129   |  p_loc58_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_22                          |    205|
|130   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_38                 |    192|
|131   |  p_loc59_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_23                          |    206|
|132   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_37                 |    192|
|133   |  p_loc60_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_24                          |    211|
|134   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_36                 |    193|
|135   |  p_loc61_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_25                          |    208|
|136   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_35                 |    193|
|137   |  p_loc62_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_26                          |    208|
|138   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_34                 |    193|
|139   |  p_loc63_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_27                          |    210|
|140   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_33                 |    193|
|141   |  p_loc64_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_28                          |    209|
|142   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_32                 |    193|
|143   |  p_loc65_channel_U                                 |matrix_multiply_32x32_fifo_w64_d2_S_29                          |    208|
|144   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg_31                 |    193|
|145   |  p_loc_channel_U                                   |matrix_multiply_32x32_fifo_w64_d2_S_30                          |    209|
|146   |    U_matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg  |matrix_multiply_32x32_fifo_w64_d2_S_ShiftReg                    |    193|
|147   |  start_for_Loop_VITIS_LOOP_70_5_proc3_U0_U         |matrix_multiply_32x32_start_for_Loop_VITIS_LOOP_70_5_proc3_U0   |     12|
|148   |  start_for_int8_32x32_wrapper_wrapper_1_U0_U       |matrix_multiply_32x32_start_for_int8_32x32_wrapper_wrapper_1_U0 |     13|
+------+----------------------------------------------------+----------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:17 . Memory (MB): peak = 2606.789 ; gain = 1137.492 ; free physical = 71815 ; free virtual = 99911
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 356 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:22 . Memory (MB): peak = 2610.699 ; gain = 1141.402 ; free physical = 78734 ; free virtual = 106830
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:22 . Memory (MB): peak = 2610.699 ; gain = 1141.402 ; free physical = 78734 ; free virtual = 106784
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2610.699 ; gain = 0.000 ; free physical = 78745 ; free virtual = 106794
INFO: [Netlist 29-17] Analyzing 3587 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.398 ; gain = 0.000 ; free physical = 78737 ; free virtual = 106787
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1490ea9b
INFO: [Common 17-83] Releasing license: Synthesis
470 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 2685.398 ; gain = 1220.141 ; free physical = 78745 ; free virtual = 106795
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 9056.229; main = 2120.989; forked = 7371.747
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 14256.180; main = 2685.402; forked = 11649.387
# puts "Generating utilization report..."
Generating utilization report...
# report_utilization -file ${design_name}_utilization.rpt
# puts "\n=========================================="

==========================================
# puts "Vivado synthesis completed for $design_name"
Vivado synthesis completed for matrix_multiply_32x32
# puts "Project:   ${design_name}_vivado_proj"
Project:   matrix_multiply_32x32_vivado_proj
# puts "EDIF:      ${design_name}_synth.edif"
EDIF:      matrix_multiply_32x32_synth.edif
# puts "Verilog:   ${design_name}_synth.v"
Verilog:   matrix_multiply_32x32_synth.v
# puts "Report:    ${design_name}_utilization.rpt"
Report:    matrix_multiply_32x32_utilization.rpt
# puts "=========================================="
==========================================
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  1 21:33:05 2026...
