{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 16:15:28 2022 " "Info: Processing started: Tue Oct 25 16:15:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab1_FPGA -c Lab1_FPGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab1_FPGA -c Lab1_FPGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "InputSeg\[1\] OutputSeg\[2\] 6.389 ns Longest " "Info: Longest tpd from source pin \"InputSeg\[1\]\" to destination pin \"OutputSeg\[2\]\" is 6.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns InputSeg\[1\] 1 PIN PIN_AF14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 7; PIN Node = 'InputSeg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InputSeg[1] } "NODE_NAME" } } { "Lab1_FPGA.bdf" "" { Schematic "M:/Lab1/Lab1_FPGA.bdf" { { 224 -8 160 240 "InputSeg\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.438 ns) 2.788 ns Decoder_7_Segment:inst\|Mux4~0 2 COMB LCCOMB_X28_Y1_N24 1 " "Info: 2: + IC(1.351 ns) + CELL(0.438 ns) = 2.788 ns; Loc. = LCCOMB_X28_Y1_N24; Fanout = 1; COMB Node = 'Decoder_7_Segment:inst\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.789 ns" { InputSeg[1] Decoder_7_Segment:inst|Mux4~0 } "NODE_NAME" } } { "Decoder_7_Segment.vhd" "" { Text "M:/Lab1/Decoder_7_Segment.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(2.778 ns) 6.389 ns OutputSeg\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(0.823 ns) + CELL(2.778 ns) = 6.389 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'OutputSeg\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.601 ns" { Decoder_7_Segment:inst|Mux4~0 OutputSeg[2] } "NODE_NAME" } } { "Lab1_FPGA.bdf" "" { Schematic "M:/Lab1/Lab1_FPGA.bdf" { { 224 408 584 240 "OutputSeg\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.215 ns ( 65.97 % ) " "Info: Total cell delay = 4.215 ns ( 65.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.174 ns ( 34.03 % ) " "Info: Total interconnect delay = 2.174 ns ( 34.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.389 ns" { InputSeg[1] Decoder_7_Segment:inst|Mux4~0 OutputSeg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.389 ns" { InputSeg[1] {} InputSeg[1]~combout {} Decoder_7_Segment:inst|Mux4~0 {} OutputSeg[2] {} } { 0.000ns 0.000ns 1.351ns 0.823ns } { 0.000ns 0.999ns 0.438ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4355 " "Info: Peak virtual memory: 4355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 16:15:29 2022 " "Info: Processing ended: Tue Oct 25 16:15:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
