Classic Timing Analyzer report for ProjetoCPU
Wed Oct 16 11:30:48 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 15.096 ns                        ; Instr_Reg:IRWrite|Instr15_0[3] ; S[27]                         ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 108.50 MHz ( period = 9.217 ns ) ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg4[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 108.50 MHz ( period = 9.217 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.020 ns                ;
; N/A                                     ; 109.31 MHz ( period = 9.148 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.966 ns                ;
; N/A                                     ; 109.64 MHz ( period = 9.121 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.959 ns                ;
; N/A                                     ; 109.71 MHz ( period = 9.115 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.958 ns                ;
; N/A                                     ; 110.12 MHz ( period = 9.081 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.899 ns                ;
; N/A                                     ; 110.18 MHz ( period = 9.076 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.919 ns                ;
; N/A                                     ; 110.19 MHz ( period = 9.075 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 110.47 MHz ( period = 9.052 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 110.49 MHz ( period = 9.051 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.884 ns                ;
; N/A                                     ; 110.53 MHz ( period = 9.047 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 110.55 MHz ( period = 9.046 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.864 ns                ;
; N/A                                     ; 110.85 MHz ( period = 9.021 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.861 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 110.88 MHz ( period = 9.019 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.847 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.845 ns                ;
; N/A                                     ; 110.98 MHz ( period = 9.011 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.844 ns                ;
; N/A                                     ; 110.98 MHz ( period = 9.011 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.832 ns                ;
; N/A                                     ; 110.98 MHz ( period = 9.011 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.832 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.825 ns                ;
; N/A                                     ; 111.10 MHz ( period = 9.001 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.841 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.840 ns                ;
; N/A                                     ; 111.15 MHz ( period = 8.997 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.837 ns                ;
; N/A                                     ; 111.15 MHz ( period = 8.997 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.823 ns                ;
; N/A                                     ; 111.16 MHz ( period = 8.996 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.822 ns                ;
; N/A                                     ; 111.25 MHz ( period = 8.989 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 111.26 MHz ( period = 8.988 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 8.818 ns                ;
; N/A                                     ; 111.32 MHz ( period = 8.983 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.791 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.790 ns                ;
; N/A                                     ; 111.36 MHz ( period = 8.980 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.798 ns                ;
; N/A                                     ; 111.36 MHz ( period = 8.980 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.817 ns                ;
; N/A                                     ; 111.37 MHz ( period = 8.979 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.797 ns                ;
; N/A                                     ; 111.41 MHz ( period = 8.976 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.813 ns                ;
; N/A                                     ; 111.41 MHz ( period = 8.976 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.813 ns                ;
; N/A                                     ; 111.45 MHz ( period = 8.973 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 111.46 MHz ( period = 8.972 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.790 ns                ;
; N/A                                     ; 111.47 MHz ( period = 8.971 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 111.47 MHz ( period = 8.971 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 111.56 MHz ( period = 8.964 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 111.57 MHz ( period = 8.963 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 111.57 MHz ( period = 8.963 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.793 ns                ;
; N/A                                     ; 111.58 MHz ( period = 8.962 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 111.58 MHz ( period = 8.962 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.807 ns                ;
; N/A                                     ; 111.59 MHz ( period = 8.961 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 111.59 MHz ( period = 8.961 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.801 ns                ;
; N/A                                     ; 111.59 MHz ( period = 8.961 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.806 ns                ;
; N/A                                     ; 111.61 MHz ( period = 8.960 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.803 ns                ;
; N/A                                     ; 111.61 MHz ( period = 8.960 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 111.64 MHz ( period = 8.957 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.797 ns                ;
; N/A                                     ; 111.64 MHz ( period = 8.957 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.783 ns                ;
; N/A                                     ; 111.66 MHz ( period = 8.956 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 111.66 MHz ( period = 8.956 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.782 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.773 ns                ;
; N/A                                     ; 111.74 MHz ( period = 8.949 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.779 ns                ;
; N/A                                     ; 111.76 MHz ( period = 8.948 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 8.778 ns                ;
; N/A                                     ; 111.82 MHz ( period = 8.943 ns )                    ; Registrador:B_Control|Saida[4] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.779 ns                ;
; N/A                                     ; 111.83 MHz ( period = 8.942 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.738 ns                ;
; N/A                                     ; 111.83 MHz ( period = 8.942 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.738 ns                ;
; N/A                                     ; 111.86 MHz ( period = 8.940 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 111.91 MHz ( period = 8.936 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.773 ns                ;
; N/A                                     ; 111.91 MHz ( period = 8.936 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.773 ns                ;
; N/A                                     ; 111.92 MHz ( period = 8.935 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.731 ns                ;
; N/A                                     ; 111.96 MHz ( period = 8.932 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.747 ns                ;
; N/A                                     ; 111.97 MHz ( period = 8.931 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 112.01 MHz ( period = 8.928 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.743 ns                ;
; N/A                                     ; 112.01 MHz ( period = 8.928 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.729 ns                ;
; N/A                                     ; 112.02 MHz ( period = 8.927 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.728 ns                ;
; N/A                                     ; 112.07 MHz ( period = 8.923 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.768 ns                ;
; N/A                                     ; 112.07 MHz ( period = 8.923 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 112.08 MHz ( period = 8.922 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.765 ns                ;
; N/A                                     ; 112.08 MHz ( period = 8.922 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.767 ns                ;
; N/A                                     ; 112.10 MHz ( period = 8.921 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.764 ns                ;
; N/A                                     ; 112.10 MHz ( period = 8.921 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.756 ns                ;
; N/A                                     ; 112.10 MHz ( period = 8.921 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.766 ns                ;
; N/A                                     ; 112.11 MHz ( period = 8.920 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.760 ns                ;
; N/A                                     ; 112.11 MHz ( period = 8.920 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.763 ns                ;
; N/A                                     ; 112.11 MHz ( period = 8.920 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.725 ns                ;
; N/A                                     ; 112.12 MHz ( period = 8.919 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.759 ns                ;
; N/A                                     ; 112.12 MHz ( period = 8.919 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 8.724 ns                ;
; N/A                                     ; 112.16 MHz ( period = 8.916 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.724 ns                ;
; N/A                                     ; 112.17 MHz ( period = 8.915 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.723 ns                ;
; N/A                                     ; 112.17 MHz ( period = 8.915 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.721 ns                ;
; N/A                                     ; 112.17 MHz ( period = 8.915 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.721 ns                ;
; N/A                                     ; 112.22 MHz ( period = 8.911 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.723 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.714 ns                ;
; N/A                                     ; 112.27 MHz ( period = 8.907 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.719 ns                ;
; N/A                                     ; 112.27 MHz ( period = 8.907 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.719 ns                ;
; N/A                                     ; 112.30 MHz ( period = 8.905 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.730 ns                ;
; N/A                                     ; 112.31 MHz ( period = 8.904 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.729 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.712 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.711 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.714 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.699 ns                ;
; N/A                                     ; 112.45 MHz ( period = 8.893 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.711 ns                ;
; N/A                                     ; 112.45 MHz ( period = 8.893 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.713 ns                ;
; N/A                                     ; 112.45 MHz ( period = 8.893 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 112.46 MHz ( period = 8.892 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.710 ns                ;
; N/A                                     ; 112.46 MHz ( period = 8.892 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.712 ns                ;
; N/A                                     ; 112.46 MHz ( period = 8.892 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 8.707 ns                ;
; N/A                                     ; 112.47 MHz ( period = 8.891 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.709 ns                ;
; N/A                                     ; 112.47 MHz ( period = 8.891 ns )                    ; Registrador:B_Control|Saida[3] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.727 ns                ;
; N/A                                     ; 112.56 MHz ( period = 8.884 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.56 MHz ( period = 8.884 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.703 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.702 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.702 ns                ;
; N/A                                     ; 112.68 MHz ( period = 8.875 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.711 ns                ;
; N/A                                     ; 112.68 MHz ( period = 8.875 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.671 ns                ;
; N/A                                     ; 112.68 MHz ( period = 8.875 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.671 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.707 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.689 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.74 MHz ( period = 8.870 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.688 ns                ;
; N/A                                     ; 112.76 MHz ( period = 8.868 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.664 ns                ;
; N/A                                     ; 112.78 MHz ( period = 8.867 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.78 MHz ( period = 8.867 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 112.79 MHz ( period = 8.866 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.694 ns                ;
; N/A                                     ; 112.79 MHz ( period = 8.866 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.696 ns                ;
; N/A                                     ; 112.80 MHz ( period = 8.865 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 112.80 MHz ( period = 8.865 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.80 MHz ( period = 8.865 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.695 ns                ;
; N/A                                     ; 112.82 MHz ( period = 8.864 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 112.82 MHz ( period = 8.864 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.679 ns                ;
; N/A                                     ; 112.85 MHz ( period = 8.861 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.676 ns                ;
; N/A                                     ; 112.85 MHz ( period = 8.861 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.662 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 112.92 MHz ( period = 8.856 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.686 ns                ;
; N/A                                     ; 112.93 MHz ( period = 8.855 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.685 ns                ;
; N/A                                     ; 112.96 MHz ( period = 8.853 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 112.97 MHz ( period = 8.852 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 8.657 ns                ;
; N/A                                     ; 113.02 MHz ( period = 8.848 ns )                    ; Registrador:PCWrite|Saida[3]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.687 ns                ;
; N/A                                     ; 113.05 MHz ( period = 8.846 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 113.07 MHz ( period = 8.844 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.656 ns                ;
; N/A                                     ; 113.10 MHz ( period = 8.842 ns )                    ; Registrador:B_Control|Saida[4] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.678 ns                ;
; N/A                                     ; 113.11 MHz ( period = 8.841 ns )                    ; Registrador:B_Control|Saida[4] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.677 ns                ;
; N/A                                     ; 113.12 MHz ( period = 8.840 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.652 ns                ;
; N/A                                     ; 113.12 MHz ( period = 8.840 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.652 ns                ;
; N/A                                     ; 113.24 MHz ( period = 8.831 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.657 ns                ;
; N/A                                     ; 113.29 MHz ( period = 8.827 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.647 ns                ;
; N/A                                     ; 113.29 MHz ( period = 8.827 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.632 ns                ;
; N/A                                     ; 113.30 MHz ( period = 8.826 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.658 ns                ;
; N/A                                     ; 113.30 MHz ( period = 8.826 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 113.30 MHz ( period = 8.826 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.646 ns                ;
; N/A                                     ; 113.31 MHz ( period = 8.825 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.643 ns                ;
; N/A                                     ; 113.31 MHz ( period = 8.825 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.645 ns                ;
; N/A                                     ; 113.33 MHz ( period = 8.824 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.642 ns                ;
; N/A                                     ; 113.33 MHz ( period = 8.824 ns )                    ; Registrador:PCWrite|Saida[2]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.659 ns                ;
; N/A                                     ; 113.38 MHz ( period = 8.820 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 113.39 MHz ( period = 8.819 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 113.44 MHz ( period = 8.815 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.633 ns                ;
; N/A                                     ; 113.44 MHz ( period = 8.815 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.633 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.638 ns                ;
; N/A                                     ; 113.53 MHz ( period = 8.808 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.633 ns                ;
; N/A                                     ; 113.53 MHz ( period = 8.808 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.626 ns                ;
; N/A                                     ; 113.55 MHz ( period = 8.807 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.615 ns                ;
; N/A                                     ; 113.55 MHz ( period = 8.807 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.632 ns                ;
; N/A                                     ; 113.56 MHz ( period = 8.806 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.614 ns                ;
; N/A                                     ; 113.57 MHz ( period = 8.805 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.642 ns                ;
; N/A                                     ; 113.58 MHz ( period = 8.804 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.641 ns                ;
; N/A                                     ; 113.61 MHz ( period = 8.802 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.603 ns                ;
; N/A                                     ; 113.62 MHz ( period = 8.801 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.638 ns                ;
; N/A                                     ; 113.62 MHz ( period = 8.801 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.624 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.623 ns                ;
; N/A                                     ; 113.69 MHz ( period = 8.796 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.632 ns                ;
; N/A                                     ; 113.73 MHz ( period = 8.793 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.620 ns                ;
; N/A                                     ; 113.74 MHz ( period = 8.792 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 8.619 ns                ;
; N/A                                     ; 113.77 MHz ( period = 8.790 ns )                    ; Registrador:B_Control|Saida[3] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.626 ns                ;
; N/A                                     ; 113.78 MHz ( period = 8.789 ns )                    ; Registrador:B_Control|Saida[3] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.625 ns                ;
; N/A                                     ; 113.78 MHz ( period = 8.789 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.625 ns                ;
; N/A                                     ; 113.80 MHz ( period = 8.787 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.623 ns                ;
; N/A                                     ; 113.84 MHz ( period = 8.784 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.618 ns                ;
; N/A                                     ; 113.86 MHz ( period = 8.783 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.602 ns                ;
; N/A                                     ; 113.87 MHz ( period = 8.782 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.601 ns                ;
; N/A                                     ; 113.90 MHz ( period = 8.780 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.614 ns                ;
; N/A                                     ; 113.90 MHz ( period = 8.780 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.614 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; Registrador:B_Control|Saida[4] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.604 ns                ;
; N/A                                     ; 113.93 MHz ( period = 8.777 ns )                    ; Registrador:B_Control|Saida[4] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.603 ns                ;
; N/A                                     ; 113.96 MHz ( period = 8.775 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.586 ns                ;
; N/A                                     ; 113.97 MHz ( period = 8.774 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.610 ns                ;
; N/A                                     ; 113.99 MHz ( period = 8.773 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.609 ns                ;
; N/A                                     ; 114.06 MHz ( period = 8.767 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.580 ns                ;
; N/A                                     ; 114.06 MHz ( period = 8.767 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.609 ns                ;
; N/A                                     ; 114.06 MHz ( period = 8.767 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.580 ns                ;
; N/A                                     ; 114.06 MHz ( period = 8.767 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 114.08 MHz ( period = 8.766 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.562 ns                ;
; N/A                                     ; 114.08 MHz ( period = 8.766 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.606 ns                ;
; N/A                                     ; 114.08 MHz ( period = 8.766 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 114.08 MHz ( period = 8.766 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.562 ns                ;
; N/A                                     ; 114.09 MHz ( period = 8.765 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.605 ns                ;
; N/A                                     ; 114.09 MHz ( period = 8.765 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.607 ns                ;
; N/A                                     ; 114.10 MHz ( period = 8.764 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.604 ns                ;
; N/A                                     ; 114.16 MHz ( period = 8.760 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.573 ns                ;
; N/A                                     ; 114.17 MHz ( period = 8.759 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.555 ns                ;
; N/A                                     ; 114.19 MHz ( period = 8.757 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.589 ns                ;
; N/A                                     ; 114.21 MHz ( period = 8.756 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.581 ns                ;
; N/A                                     ; 114.21 MHz ( period = 8.756 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.571 ns                ;
; N/A                                     ; 114.21 MHz ( period = 8.756 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.588 ns                ;
; N/A                                     ; 114.21 MHz ( period = 8.756 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.592 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                  ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 15.096 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.056 ns  ; Controle:inst4|ALUSrcB[1]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.027 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.000 ns  ; Registrador:A_Control|Saida[1]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.960 ns  ; Controle:inst4|ALUSrcA[0]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.900 ns  ; Controle:inst4|ALUSrcB[0]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.852 ns  ; Registrador:PCWrite|Saida[1]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.851 ns  ; Controle:inst4|ALUControl[0]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.822 ns  ; Registrador:B_Control|Saida[4]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.800 ns  ; Registrador:PCWrite|Saida[0]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.770 ns  ; Registrador:B_Control|Saida[3]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.763 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.754 ns  ; Controle:inst4|ALUControl[1]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.727 ns  ; Registrador:PCWrite|Saida[3]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.725 ns  ; Registrador:B_Control|Saida[0]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.705 ns  ; Controle:inst4|ALUControl[2]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.703 ns  ; Registrador:PCWrite|Saida[2]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.689 ns  ; Registrador:A_Control|Saida[0]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.681 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.641 ns  ; Controle:inst4|ALUSrcB[1]             ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.614 ns  ; Registrador:B_Control|Saida[2]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.612 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.599 ns  ; Registrador:B_Control|Saida[1]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.585 ns  ; Registrador:A_Control|Saida[1]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.580 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.545 ns  ; Controle:inst4|ALUSrcA[0]             ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.521 ns  ; Registrador:A_Control|Saida[3]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.511 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.496 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.489 ns  ; Registrador:A_Control|Saida[2]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.485 ns  ; Controle:inst4|ALUSrcB[0]             ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.484 ns  ; Instr_Reg:IRWrite|Instr15_0[1]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.471 ns  ; Controle:inst4|ALUSrcB[1]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.462 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.455 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.442 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.437 ns  ; Registrador:PCWrite|Saida[1]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.436 ns  ; Controle:inst4|ALUControl[0]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.428 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.422 ns  ; Controle:inst4|ALUSrcB[1]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.415 ns  ; Registrador:A_Control|Saida[1]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.407 ns  ; Registrador:B_Control|Saida[4]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.393 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.388 ns  ; Controle:inst4|ALUSrcB[1]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.385 ns  ; Registrador:PCWrite|Saida[0]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.375 ns  ; Controle:inst4|ALUSrcA[0]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.367 ns  ; ShiftLeft2de32pra32:inst|outputSL[17] ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.366 ns  ; Registrador:A_Control|Saida[1]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.359 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.355 ns  ; Registrador:B_Control|Saida[3]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.348 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.343 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.339 ns  ; Controle:inst4|ALUControl[1]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.332 ns  ; Registrador:A_Control|Saida[1]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.326 ns  ; Controle:inst4|ALUSrcA[0]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.315 ns  ; Controle:inst4|ALUSrcB[0]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.312 ns  ; Registrador:B_Control|Saida[5]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.312 ns  ; Registrador:PCWrite|Saida[3]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.310 ns  ; Registrador:B_Control|Saida[0]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.292 ns  ; Controle:inst4|ALUSrcA[0]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.290 ns  ; Controle:inst4|ALUControl[2]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.288 ns  ; Registrador:PCWrite|Saida[2]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.274 ns  ; Registrador:A_Control|Saida[0]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.267 ns  ; Registrador:PCWrite|Saida[1]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.266 ns  ; Controle:inst4|ALUSrcB[0]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.266 ns  ; Controle:inst4|ALUControl[0]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.252 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.248 ns  ; Registrador:PCWrite|Saida[4]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.237 ns  ; Registrador:B_Control|Saida[4]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.232 ns  ; Controle:inst4|ALUSrcB[0]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.218 ns  ; Registrador:PCWrite|Saida[1]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.217 ns  ; Controle:inst4|ALUControl[0]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.215 ns  ; Registrador:PCWrite|Saida[0]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.214 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.199 ns  ; Registrador:B_Control|Saida[2]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.188 ns  ; Registrador:B_Control|Saida[4]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.185 ns  ; Registrador:B_Control|Saida[3]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.184 ns  ; Registrador:PCWrite|Saida[1]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.184 ns  ; Registrador:B_Control|Saida[1]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.183 ns  ; Controle:inst4|ALUControl[0]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.178 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.169 ns  ; Controle:inst4|ALUControl[1]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.166 ns  ; Registrador:PCWrite|Saida[0]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.165 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.154 ns  ; Registrador:B_Control|Saida[4]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.142 ns  ; Registrador:PCWrite|Saida[3]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.140 ns  ; Registrador:B_Control|Saida[0]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.136 ns  ; Registrador:B_Control|Saida[3]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.132 ns  ; Registrador:PCWrite|Saida[0]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.129 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.129 ns  ; Registrador:A_Control|Saida[7]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; Controle:inst4|ALUControl[1]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; Controle:inst4|ALUControl[2]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.118 ns  ; Registrador:PCWrite|Saida[2]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.106 ns  ; Registrador:A_Control|Saida[3]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.104 ns  ; Registrador:A_Control|Saida[0]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.102 ns  ; Registrador:B_Control|Saida[3]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.095 ns  ; Registrador:A_Control|Saida[4]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.095 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.093 ns  ; Registrador:PCWrite|Saida[3]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.091 ns  ; Registrador:B_Control|Saida[0]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.086 ns  ; Controle:inst4|ALUControl[1]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.082 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.081 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.074 ns  ; Registrador:A_Control|Saida[2]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.071 ns  ; Controle:inst4|ALUControl[2]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.069 ns  ; Registrador:PCWrite|Saida[2]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.069 ns  ; Instr_Reg:IRWrite|Instr15_0[1]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.066 ns  ; Registrador:PCWrite|Saida[7]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.065 ns  ; Registrador:B_Control|Saida[11]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.059 ns  ; Registrador:PCWrite|Saida[3]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.057 ns  ; Registrador:B_Control|Saida[0]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.055 ns  ; Registrador:A_Control|Saida[0]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.055 ns  ; Registrador:A_Control|Saida[5]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.042 ns  ; Controle:inst4|ALUSrcB[1]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.040 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.037 ns  ; Controle:inst4|ALUControl[2]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.035 ns  ; Registrador:PCWrite|Saida[2]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.029 ns  ; Registrador:B_Control|Saida[2]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.021 ns  ; Registrador:A_Control|Saida[0]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.016 ns  ; Registrador:PCWrite|Saida[5]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.014 ns  ; Registrador:B_Control|Saida[1]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.013 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.003 ns  ; Registrador:B_Control|Saida[13]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.999 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.995 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 13.986 ns  ; Registrador:A_Control|Saida[1]        ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.980 ns  ; Registrador:B_Control|Saida[2]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.979 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.977 ns  ; Registrador:B_Control|Saida[15]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.969 ns  ; Registrador:B_Control|Saida[7]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.965 ns  ; Registrador:B_Control|Saida[1]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.959 ns  ; Controle:inst4|ALUSrcB[1]             ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.952 ns  ; ShiftLeft2de32pra32:inst|outputSL[17] ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 13.947 ns  ; Instr_Reg:IRWrite|Instr15_0[9]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.946 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.946 ns  ; Controle:inst4|ALUSrcA[0]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.946 ns  ; Registrador:B_Control|Saida[2]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.936 ns  ; Registrador:A_Control|Saida[3]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 13.931 ns  ; Registrador:B_Control|Saida[1]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.930 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.928 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 13.912 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.911 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 13.904 ns  ; Registrador:A_Control|Saida[2]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 13.903 ns  ; Registrador:A_Control|Saida[1]        ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.899 ns  ; Instr_Reg:IRWrite|Instr15_0[1]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 13.897 ns  ; Registrador:B_Control|Saida[5]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 13.887 ns  ; Registrador:A_Control|Saida[3]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.886 ns  ; Controle:inst4|ALUSrcB[0]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.870 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 13.863 ns  ; Controle:inst4|ALUSrcA[0]             ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.862 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.855 ns  ; Registrador:A_Control|Saida[2]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.853 ns  ; Registrador:A_Control|Saida[3]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.850 ns  ; Instr_Reg:IRWrite|Instr15_0[1]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.843 ns  ; Instr_Reg:IRWrite|Instr15_0[6]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.839 ns  ; Instr_Reg:IRWrite|Instr15_0[7]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.838 ns  ; Registrador:PCWrite|Saida[1]          ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.837 ns  ; Controle:inst4|ALUControl[0]          ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.837 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 13.833 ns  ; Registrador:PCWrite|Saida[4]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 13.828 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.821 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.821 ns  ; Registrador:B_Control|Saida[9]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.821 ns  ; Registrador:A_Control|Saida[2]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.816 ns  ; Instr_Reg:IRWrite|Instr15_0[1]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.808 ns  ; Registrador:B_Control|Saida[4]        ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.803 ns  ; Controle:inst4|ALUSrcB[0]             ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.799 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 13.798 ns  ; Instr_Reg:IRWrite|Instr15_0[11]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.790 ns  ; Registrador:B_Control|Saida[6]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.787 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.786 ns  ; Registrador:PCWrite|Saida[0]          ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.782 ns  ; ShiftLeft2de32pra32:inst|outputSL[17] ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 13.758 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 13.756 ns  ; Registrador:B_Control|Saida[3]        ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.755 ns  ; Registrador:PCWrite|Saida[1]          ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.754 ns  ; Controle:inst4|ALUControl[0]          ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.749 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.740 ns  ; Controle:inst4|ALUControl[1]          ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.734 ns  ; Instr_Reg:IRWrite|Instr15_0[10]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.733 ns  ; ShiftLeft2de32pra32:inst|outputSL[17] ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.732 ns  ; Instr_Reg:IRWrite|Instr15_0[15]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.727 ns  ; Registrador:B_Control|Saida[5]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 13.725 ns  ; Registrador:B_Control|Saida[4]        ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.714 ns  ; Registrador:A_Control|Saida[7]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 13.713 ns  ; Registrador:PCWrite|Saida[3]          ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.711 ns  ; Registrador:B_Control|Saida[0]        ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.709 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.703 ns  ; Registrador:PCWrite|Saida[0]          ; S[21] ; clk        ;
; N/A                                     ; None                                                ; 13.699 ns  ; ShiftLeft2de32pra32:inst|outputSL[17] ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.691 ns  ; Controle:inst4|ALUControl[2]          ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.689 ns  ; Registrador:PCWrite|Saida[2]          ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.680 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 13.680 ns  ; Registrador:A_Control|Saida[4]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 13.678 ns  ; Registrador:B_Control|Saida[5]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 13.675 ns  ; Registrador:A_Control|Saida[0]        ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 13.675 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 13.673 ns  ; Registrador:B_Control|Saida[3]        ; S[21] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                       ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 16 11:30:47 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 108.5 MHz between source register "Instr_Reg:IRWrite|Instr15_0[3]" and destination register "Banco_reg:Reg_Control|Reg4[0]" (period= 9.217 ns)
    Info: + Longest register to register delay is 9.060 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y21_N21; Fanout = 20; REG Node = 'Instr_Reg:IRWrite|Instr15_0[3]'
        Info: 2: + IC(0.753 ns) + CELL(0.228 ns) = 0.981 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 6; COMB Node = 'ALUSrcB:inst6|Mux28~0'
        Info: 3: + IC(0.392 ns) + CELL(0.366 ns) = 1.739 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[4]~12'
        Info: 4: + IC(0.210 ns) + CELL(0.225 ns) = 2.174 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[4]~4'
        Info: 5: + IC(0.224 ns) + CELL(0.225 ns) = 2.623 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.580 ns) + CELL(0.053 ns) = 3.256 ns; Loc. = LCCOMB_X35_Y21_N20; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[7]~57'
        Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 3.519 ns; Loc. = LCCOMB_X35_Y21_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[9]~53'
        Info: 8: + IC(0.234 ns) + CELL(0.053 ns) = 3.806 ns; Loc. = LCCOMB_X35_Y21_N28; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[11]~49'
        Info: 9: + IC(0.374 ns) + CELL(0.053 ns) = 4.233 ns; Loc. = LCCOMB_X35_Y21_N8; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[13]~45'
        Info: 10: + IC(0.305 ns) + CELL(0.053 ns) = 4.591 ns; Loc. = LCCOMB_X35_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[15]~41'
        Info: 11: + IC(0.210 ns) + CELL(0.053 ns) = 4.854 ns; Loc. = LCCOMB_X35_Y21_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[17]~37'
        Info: 12: + IC(0.301 ns) + CELL(0.053 ns) = 5.208 ns; Loc. = LCCOMB_X36_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[19]~33'
        Info: 13: + IC(0.205 ns) + CELL(0.053 ns) = 5.466 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[21]~29'
        Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 5.738 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~25'
        Info: 15: + IC(0.381 ns) + CELL(0.053 ns) = 6.172 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[25]~21'
        Info: 16: + IC(0.311 ns) + CELL(0.053 ns) = 6.536 ns; Loc. = LCCOMB_X36_Y21_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~17'
        Info: 17: + IC(0.205 ns) + CELL(0.053 ns) = 6.794 ns; Loc. = LCCOMB_X36_Y21_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[29]~13'
        Info: 18: + IC(0.596 ns) + CELL(0.053 ns) = 7.443 ns; Loc. = LCCOMB_X35_Y19_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|Menor~0'
        Info: 19: + IC(0.201 ns) + CELL(0.053 ns) = 7.697 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux31~1'
        Info: 20: + IC(0.202 ns) + CELL(0.053 ns) = 7.952 ns; Loc. = LCCOMB_X35_Y19_N6; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux31~2'
        Info: 21: + IC(0.799 ns) + CELL(0.309 ns) = 9.060 ns; Loc. = LCFF_X30_Y19_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg4[0]'
        Info: Total cell delay = 2.148 ns ( 23.71 % )
        Info: Total interconnect delay = 6.912 ns ( 76.29 % )
    Info: - Smallest clock skew is 0.027 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.640 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.835 ns) + CELL(0.618 ns) = 2.640 ns; Loc. = LCFF_X30_Y19_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg4[0]'
            Info: Total cell delay = 1.462 ns ( 55.38 % )
            Info: Total interconnect delay = 1.178 ns ( 44.62 % )
        Info: - Longest clock path from clock "clk" to source register is 2.613 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.808 ns) + CELL(0.618 ns) = 2.613 ns; Loc. = LCFF_X32_Y21_N21; Fanout = 20; REG Node = 'Instr_Reg:IRWrite|Instr15_0[3]'
            Info: Total cell delay = 1.462 ns ( 55.95 % )
            Info: Total interconnect delay = 1.151 ns ( 44.05 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[27]" through register "Instr_Reg:IRWrite|Instr15_0[3]" is 15.096 ns
    Info: + Longest clock path from clock "clk" to source register is 2.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.808 ns) + CELL(0.618 ns) = 2.613 ns; Loc. = LCFF_X32_Y21_N21; Fanout = 20; REG Node = 'Instr_Reg:IRWrite|Instr15_0[3]'
        Info: Total cell delay = 1.462 ns ( 55.95 % )
        Info: Total interconnect delay = 1.151 ns ( 44.05 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.389 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y21_N21; Fanout = 20; REG Node = 'Instr_Reg:IRWrite|Instr15_0[3]'
        Info: 2: + IC(0.753 ns) + CELL(0.228 ns) = 0.981 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 6; COMB Node = 'ALUSrcB:inst6|Mux28~0'
        Info: 3: + IC(0.392 ns) + CELL(0.366 ns) = 1.739 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[4]~12'
        Info: 4: + IC(0.210 ns) + CELL(0.225 ns) = 2.174 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[4]~4'
        Info: 5: + IC(0.224 ns) + CELL(0.225 ns) = 2.623 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.580 ns) + CELL(0.053 ns) = 3.256 ns; Loc. = LCCOMB_X35_Y21_N20; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[7]~57'
        Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 3.519 ns; Loc. = LCCOMB_X35_Y21_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[9]~53'
        Info: 8: + IC(0.234 ns) + CELL(0.053 ns) = 3.806 ns; Loc. = LCCOMB_X35_Y21_N28; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[11]~49'
        Info: 9: + IC(0.374 ns) + CELL(0.053 ns) = 4.233 ns; Loc. = LCCOMB_X35_Y21_N8; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[13]~45'
        Info: 10: + IC(0.305 ns) + CELL(0.053 ns) = 4.591 ns; Loc. = LCCOMB_X35_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[15]~41'
        Info: 11: + IC(0.210 ns) + CELL(0.053 ns) = 4.854 ns; Loc. = LCCOMB_X35_Y21_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[17]~37'
        Info: 12: + IC(0.301 ns) + CELL(0.053 ns) = 5.208 ns; Loc. = LCCOMB_X36_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[19]~33'
        Info: 13: + IC(0.205 ns) + CELL(0.053 ns) = 5.466 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[21]~29'
        Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 5.738 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~25'
        Info: 15: + IC(0.381 ns) + CELL(0.053 ns) = 6.172 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[25]~21'
        Info: 16: + IC(0.733 ns) + CELL(0.053 ns) = 6.958 ns; Loc. = LCCOMB_X44_Y21_N20; Fanout = 2; COMB Node = 'Ula32:ALUControl|Mux4~1DUPLICATE'
        Info: 17: + IC(3.267 ns) + CELL(2.164 ns) = 12.389 ns; Loc. = PIN_G26; Fanout = 0; PIN Node = 'S[27]'
        Info: Total cell delay = 3.791 ns ( 30.60 % )
        Info: Total interconnect delay = 8.598 ns ( 69.40 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4394 megabytes
    Info: Processing ended: Wed Oct 16 11:30:48 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


