library ieee;
use ieee.std_logic_1164.all;

entity controlador is
Port();
end controlador;

Architecture sol of controlador is
 
Begin

end sol;
