# beta
My VHDL implementation of the "beta" computer introduced in
MIT 6.004

I will be using the VGA display to show internal state of the CPU.

