/*****************************************************************************/
/*     Generator - Sega Genesis emulation - (c) James Ponder 1997-2001       */
/*****************************************************************************/
/*                                                                           */
/* cpu68k-3.c                                                                */
/*                                                                           */
/*****************************************************************************/

#include "cpu68k-inline.h"

void cpu_op_3000a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3000 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3000 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3000b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3000 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3000 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3001a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3001 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3001 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3001b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3001 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3001 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3002a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3002 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3002 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3002b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3002 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3002 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3003a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3003 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3003 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3003b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3003 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3003 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3004a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3004 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3004 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3004b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3004 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3004 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3005a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3005 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3005 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3005b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3005 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3005 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3006a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3006 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3006 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3006b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3006 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3006 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3007a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3007 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3007 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3007b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3007 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3007 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3008a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3008 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3008 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3008b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3008 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3008 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3009a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3009 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3009 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3009b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3009 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3009 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_300aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_300ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_300ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_300bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_300ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_300cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_300da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_300db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_300ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_300eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_300fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_300fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x300f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x300f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3010a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3010 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3010b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3010 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3011a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3011 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3011b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3011 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3012a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3012 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3012b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3012 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3013a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3013 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3013b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3013 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3014a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3014 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3014b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3014 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3015a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3015 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3015b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3015 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3016a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3016 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3016b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3016 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3017a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3017 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3017b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3017 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3018a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3018 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3018 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3018b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3018 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3018 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3019a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3019 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3019 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3019b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3019 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3019 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_301aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_301ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_301ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_301bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_301ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_301cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_301da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_301db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_301ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_301eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_301fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_301fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x301f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x301f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3020a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3020 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3020 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3020b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3020 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3020 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3021a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3021 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3021 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3021b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3021 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3021 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3022a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3022 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3022 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3022b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3022 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3022 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3023a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3023 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3023 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3023b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3023 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3023 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3024a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3024 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3024 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3024b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3024 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3024 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3025a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3025 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3025 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3025b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3025 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3025 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3026a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3026 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3026 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3026b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3026 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3026 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3027a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3027 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3027 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3027b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3027 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3027 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3028a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3028 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3028b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3028 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3029a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3029 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3029b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3029 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_302aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_302ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_302ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_302bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_302ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_302cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_302da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_302db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_302ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_302eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_302fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_302fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x302f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x302f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3030a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3030 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3030b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3030 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3031a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3031 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3031b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3031 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3032a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3032 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3032b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3032 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3033a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3033 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3033b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3033 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3034a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3034 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3034b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3034 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3035a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3035 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3035b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3035 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3036a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3036 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3036b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3036 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3037a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3037 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3037b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3037 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3038a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3038 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3038b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3038 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3039a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3039 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_3039b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3039 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_303aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x303a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_303ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x303a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_303ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x303b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_303bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x303b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_303ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x303c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_303cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x303c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3040a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3040 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3040 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3040b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3040 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3040 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3041a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3041 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3041 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3041b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3041 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3041 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3042a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3042 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3042 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3042b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3042 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3042 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3043a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3043 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3043 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3043b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3043 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3043 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3044a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3044 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3044 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3044b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3044 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3044 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3045a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3045 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3045 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3045b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3045 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3045 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3046a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3046 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3046 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3046b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3046 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3046 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3047a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3047 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3047 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3047b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3047 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3047 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3048a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3048 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3048 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3048b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3048 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3048 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3049a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3049 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3049 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3049b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3049 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3049 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_304fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x304f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x304f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3050a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3050 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3050 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3050b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3050 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3050 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3051a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3051 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3051 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3051b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3051 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3051 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3052a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3052 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3052 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3052b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3052 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3052 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3053a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3053 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3053 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3053b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3053 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3053 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3054a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3054 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3054 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3054b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3054 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3054 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3055a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3055 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3055 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3055b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3055 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3055 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3056a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3056 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3056 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3056b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3056 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3056 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3057a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3057 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3057 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3057b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3057 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3057 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3058a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3058 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3058 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3058b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3058 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3058 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3059a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3059 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3059 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3059b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3059 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3059 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_305fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x305f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x305f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3060a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3060 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3060 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3060b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3060 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3060 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3061a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3061 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3061 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3061b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3061 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3061 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3062a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3062 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3062 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3062b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3062 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3062 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3063a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3063 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3063 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3063b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3063 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3063 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3064a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3064 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3064 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3064b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3064 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3064 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3065a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3065 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3065 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3065b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3065 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3065 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3066a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3066 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3066 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3066b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3066 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3066 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3067a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3067 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3067 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3067b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3067 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3067 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3068a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3068 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3068 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3068b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3068 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3068 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3069a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3069 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3069 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3069b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3069 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3069 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_306fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x306f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x306f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3070a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3070 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3070 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3070b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3070 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3070 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3071a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3071 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3071 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3071b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3071 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3071 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3072a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3072 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3072 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3072b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3072 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3072 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3073a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3073 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3073 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3073b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3073 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3073 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3074a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3074 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3074 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3074b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3074 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3074 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3075a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3075 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3075 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3075b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3075 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3075 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3076a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3076 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3076 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3076b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3076 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3076 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3077a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3077 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3077 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3077b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3077 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3077 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3078a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3078 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3078b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3078 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3079a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3079 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3079b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3079 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_307aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x307a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_307ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x307a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_307ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x307b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_307bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x307b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_307ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x307c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_307cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x307c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3080a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3080 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3080 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3080b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3080 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3080 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3081a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3081 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3081 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3081b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3081 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3081 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3082a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3082 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3082 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3082b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3082 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3082 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3083a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3083 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3083 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3083b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3083 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3083 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3084a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3084 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3084 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3084b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3084 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3084 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3085a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3085 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3085 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3085b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3085 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3085 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3086a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3086 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3086 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3086b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3086 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3086 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3087a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3087 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3087 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3087b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3087 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3087 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3088a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3088 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3088 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3088b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3088 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3088 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3089a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3089 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3089 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3089b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3089 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3089 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_308aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_308ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_308ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_308bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_308ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_308cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_308da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_308db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_308ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_308eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_308fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_308fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x308f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x308f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3090a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3090 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3090b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3090 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3091a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3091 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3091b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3091 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3092a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3092 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3092b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3092 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3093a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3093 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3093b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3093 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3094a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3094 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3094b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3094 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3095a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3095 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3095b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3095 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3096a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3096 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3096b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3096 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3097a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3097 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3097b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3097 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3098a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3098 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3098 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3098b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3098 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3098 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3099a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3099 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3099 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3099b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3099 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3099 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_309aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_309ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_309ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_309bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_309ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_309cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_309da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_309db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_309ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_309eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_309fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_309fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x309f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x309f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_30b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_30baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x30bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x30bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x30c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x30cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_30e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_30e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x30f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_30f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_30faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x30fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_30fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x30fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_30fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x30fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3100a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3100 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3100 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3100b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3100 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3100 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3101a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3101 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3101 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3101b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3101 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3101 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3102a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3102 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3102 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3102b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3102 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3102 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3103a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3103 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3103 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3103b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3103 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3103 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3104a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3104 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3104 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3104b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3104 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3104 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3105a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3105 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3105 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3105b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3105 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3105 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3106a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3106 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3106 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3106b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3106 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3106 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3107a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3107 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3107 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3107b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3107 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3107 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3108a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3108 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3108 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3108b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3108 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3108 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3109a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3109 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3109 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3109b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3109 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3109 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_310aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_310ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_310ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_310bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_310ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_310cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_310da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_310db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_310ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_310eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_310fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_310fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x310f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x310f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3110a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3110 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3110 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3110b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3110 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3110 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3111a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3111 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3111 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3111b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3111 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3111 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3112a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3112 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3112 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3112b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3112 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3112 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3113a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3113 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3113 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3113b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3113 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3113 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3114a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3114 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3114 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3114b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3114 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3114 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3115a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3115 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3115 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3115b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3115 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3115 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3116a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3116 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3116 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3116b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3116 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3116 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3117a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3117 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3117 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3117b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3117 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3117 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3118a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3118 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3118 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3118b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3118 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3118 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3119a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3119 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3119 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3119b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3119 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3119 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_311aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_311ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_311ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_311bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_311ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_311cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_311da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_311db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_311ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_311eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_311fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_311fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x311f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x311f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3120a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3120 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3120 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3120b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3120 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3120 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3121a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3121 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3121 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3121b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3121 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3121 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3122a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3122 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3122 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3122b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3122 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3122 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3123a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3123 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3123 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3123b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3123 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3123 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3124a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3124 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3124 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3124b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3124 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3124 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3125a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3125 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3125 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3125b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3125 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3125 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3126a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3126 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3126 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3126b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3126 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3126 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3127a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3127 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3127 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3127b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3127 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3127 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3128a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3128 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3128 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3128b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3128 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3128 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3129a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3129 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3129 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3129b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3129 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3129 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_312aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_312ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_312ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_312bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_312ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_312cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_312da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_312db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_312ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_312eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_312fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_312fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x312f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x312f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3130a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3130 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3130 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3130b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3130 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3130 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3131a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3131 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3131 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3131b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3131 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3131 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3132a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3132 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3132 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3132b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3132 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3132 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3133a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3133 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3133 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3133b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3133 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3133 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3134a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3134 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3134 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3134b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3134 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3134 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3135a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3135 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3135 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3135b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3135 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3135 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3136a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3136 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3136 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3136b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3136 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3136 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3137a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3137 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3137 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3137b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3137 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3137 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3138a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3138 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3138b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3138 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3139a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3139 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3139b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3139 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_313aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x313a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_313ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x313a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_313ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x313b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_313bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x313b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_313ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x313c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_313cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x313c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3140a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3140 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3140 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3140b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3140 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3140 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3141a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3141 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3141 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3141b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3141 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3141 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3142a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3142 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3142 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3142b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3142 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3142 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3143a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3143 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3143 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3143b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3143 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3143 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3144a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3144 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3144 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3144b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3144 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3144 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3145a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3145 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3145 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3145b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3145 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3145 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3146a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3146 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3146 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3146b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3146 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3146 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3147a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3147 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3147 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3147b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3147 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3147 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3148a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3148 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3148 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3148b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3148 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3148 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3149a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3149 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3149 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3149b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3149 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3149 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_314aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_314ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_314ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_314bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_314ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_314cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_314da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_314db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_314ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_314eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_314fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_314fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x314f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x314f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3150a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3150 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3150 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3150b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3150 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3150 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3151a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3151 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3151 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3151b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3151 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3151 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3152a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3152 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3152 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3152b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3152 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3152 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3153a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3153 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3153 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3153b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3153 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3153 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3154a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3154 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3154 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3154b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3154 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3154 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3155a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3155 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3155 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3155b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3155 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3155 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3156a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3156 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3156 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3156b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3156 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3156 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3157a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3157 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3157 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3157b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3157 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3157 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3158a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3158 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3158 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3158b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3158 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3158 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3159a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3159 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3159 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3159b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3159 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3159 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_315aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_315ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_315ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_315bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_315ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_315cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_315da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_315db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_315ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_315eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_315fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_315fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x315f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x315f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3160a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3160 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3160 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3160b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3160 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3160 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3161a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3161 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3161 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3161b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3161 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3161 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3162a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3162 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3162 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3162b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3162 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3162 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3163a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3163 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3163 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3163b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3163 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3163 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3164a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3164 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3164 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3164b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3164 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3164 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3165a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3165 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3165 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3165b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3165 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3165 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3166a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3166 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3166 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3166b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3166 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3166 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3167a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3167 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3167 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3167b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3167 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3167 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3168a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3168 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3168 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3168b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3168 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3168 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3169a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3169 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3169 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3169b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3169 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3169 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_316aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_316ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_316ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_316bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_316ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_316cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_316da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_316db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_316ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_316eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_316fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_316fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x316f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x316f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3170a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3170 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3170 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3170b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3170 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3170 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3171a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3171 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3171 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3171b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3171 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3171 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3172a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3172 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3172 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3172b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3172 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3172 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3173a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3173 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3173 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3173b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3173 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3173 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3174a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3174 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3174 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3174b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3174 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3174 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3175a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3175 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3175 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3175b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3175 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3175 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3176a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3176 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3176 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3176b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3176 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3176 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3177a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3177 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3177 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3177b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3177 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3177 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3178a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3178 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3178b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3178 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3179a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3179 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3179b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3179 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_317aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x317a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_317ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x317a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_317ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x317b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_317bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x317b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_317ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x317c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_317cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x317c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3180a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3180 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3180 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3180b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3180 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3180 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3181a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3181 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3181 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3181b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3181 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3181 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3182a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3182 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3182 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3182b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3182 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3182 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3183a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3183 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3183 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3183b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3183 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3183 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3184a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3184 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3184 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3184b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3184 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3184 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3185a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3185 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3185 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3185b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3185 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3185 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3186a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3186 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3186 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3186b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3186 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3186 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3187a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3187 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3187 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3187b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3187 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3187 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3188a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3188 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3188 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3188b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3188 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3188 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3189a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3189 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3189 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3189b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3189 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3189 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_318aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_318ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_318ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_318bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_318ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_318cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_318da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_318db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_318ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_318eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_318fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_318fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x318f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x318f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3190a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3190 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3190 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3190b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3190 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3190 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3191a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3191 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3191 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3191b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3191 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3191 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3192a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3192 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3192 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3192b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3192 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3192 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3193a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3193 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3193 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3193b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3193 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3193 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3194a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3194 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3194 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3194b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3194 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3194 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3195a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3195 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3195 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3195b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3195 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3195 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3196a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3196 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3196 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3196b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3196 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3196 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3197a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3197 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3197 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3197b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3197 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3197 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3198a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3198 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3198 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3198b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3198 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3198 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3199a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3199 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3199 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3199b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3199 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3199 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_319aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_319ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_319ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_319bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_319ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_319cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_319da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_319db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_319ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_319eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_319fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_319fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x319f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x319f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_31b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_31baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x31bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x31bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x31bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31c0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31c1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31c2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31c3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31c4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31c5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31c6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31c7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31c8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31c9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31c9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31caa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31cab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31cba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31cbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31cca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31ccb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31cda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31cdb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31cea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31ceb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31cfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31cfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31d9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31d9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31daa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31dab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31dba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31dbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31dca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31dcb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31dda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31ddb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31dea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31deb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31dfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31dfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31e0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31e0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31e1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31e1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31e2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31e2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31e3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31e3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31e4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31e4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31e5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31e5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31e6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31e6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31e7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_31e7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_31e8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31e8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31e9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31e9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31eaa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31eab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31eba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31ebb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31eca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31ecb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31eda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31edb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31eea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31eeb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31efa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31efb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31f0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31f1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31f2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31f3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31f4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31f5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31f6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31f7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 31f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x31f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f8a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31f8b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31f9a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_31f9b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_31faa(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31fab(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31fba(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31fbb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_31fca(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_31fcb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 31fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3200a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3200 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3200 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3200b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3200 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3200 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3201a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3201 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3201 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3201b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3201 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3201 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3202a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3202 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3202 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3202b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3202 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3202 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3203a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3203 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3203 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3203b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3203 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3203 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3204a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3204 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3204 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3204b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3204 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3204 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3205a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3205 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3205 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3205b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3205 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3205 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3206a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3206 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3206 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3206b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3206 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3206 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3207a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3207 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3207 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3207b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3207 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3207 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3208a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3208 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3208 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3208b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3208 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3208 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3209a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3209 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3209 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3209b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3209 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3209 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_320aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_320ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_320ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_320bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_320ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_320cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_320da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_320db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_320ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_320eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_320fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_320fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x320f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x320f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3210a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3210 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3210b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3210 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3211a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3211 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3211b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3211 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3212a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3212 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3212b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3212 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3213a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3213 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3213b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3213 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3214a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3214 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3214b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3214 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3215a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3215 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3215b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3215 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3216a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3216 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3216b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3216 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3217a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3217 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3217b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3217 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3218a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3218 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3218 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3218b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3218 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3218 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3219a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3219 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3219 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3219b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3219 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3219 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_321aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_321ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_321ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_321bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_321ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_321cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_321da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_321db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_321ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_321eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_321fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_321fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x321f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x321f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3220a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3220 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3220 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3220b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3220 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3220 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3221a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3221 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3221 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3221b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3221 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3221 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3222a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3222 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3222 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3222b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3222 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3222 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3223a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3223 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3223 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3223b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3223 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3223 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3224a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3224 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3224 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3224b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3224 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3224 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3225a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3225 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3225 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3225b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3225 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3225 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3226a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3226 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3226 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3226b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3226 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3226 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3227a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3227 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3227 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3227b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3227 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3227 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3228a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3228 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3228b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3228 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3229a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3229 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3229b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3229 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_322aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_322ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_322ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_322bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_322ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_322cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_322da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_322db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_322ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_322eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_322fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_322fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x322f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x322f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3230a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3230 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3230b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3230 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3231a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3231 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3231b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3231 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3232a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3232 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3232b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3232 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3233a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3233 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3233b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3233 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3234a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3234 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3234b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3234 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3235a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3235 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3235b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3235 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3236a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3236 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3236b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3236 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3237a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3237 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3237b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3237 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3238a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3238 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3238b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3238 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3239a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3239 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_3239b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3239 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_323aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x323a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_323ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x323a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_323ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x323b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_323bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x323b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_323ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x323c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_323cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x323c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3240a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3240 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3240 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3240b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3240 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3240 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3241a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3241 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3241 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3241b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3241 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3241 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3242a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3242 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3242 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3242b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3242 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3242 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3243a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3243 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3243 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3243b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3243 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3243 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3244a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3244 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3244 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3244b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3244 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3244 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3245a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3245 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3245 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3245b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3245 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3245 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3246a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3246 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3246 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3246b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3246 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3246 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3247a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3247 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3247 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3247b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3247 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3247 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3248a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3248 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3248 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3248b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3248 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3248 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3249a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3249 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3249 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3249b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3249 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3249 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_324fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x324f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x324f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3250a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3250 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3250 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3250b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3250 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3250 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3251a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3251 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3251 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3251b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3251 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3251 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3252a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3252 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3252 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3252b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3252 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3252 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3253a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3253 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3253 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3253b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3253 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3253 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3254a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3254 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3254 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3254b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3254 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3254 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3255a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3255 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3255 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3255b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3255 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3255 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3256a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3256 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3256 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3256b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3256 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3256 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3257a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3257 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3257 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3257b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3257 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3257 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3258a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3258 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3258 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3258b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3258 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3258 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3259a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3259 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3259 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3259b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3259 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3259 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_325fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x325f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x325f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3260a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3260 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3260 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3260b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3260 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3260 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3261a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3261 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3261 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3261b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3261 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3261 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3262a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3262 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3262 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3262b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3262 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3262 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3263a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3263 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3263 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3263b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3263 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3263 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3264a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3264 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3264 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3264b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3264 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3264 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3265a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3265 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3265 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3265b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3265 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3265 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3266a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3266 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3266 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3266b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3266 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3266 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3267a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3267 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3267 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3267b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3267 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3267 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3268a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3268 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3268 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3268b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3268 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3268 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3269a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3269 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3269 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3269b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3269 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3269 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_326fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x326f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x326f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3270a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3270 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3270 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3270b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3270 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3270 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3271a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3271 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3271 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3271b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3271 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3271 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3272a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3272 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3272 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3272b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3272 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3272 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3273a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3273 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3273 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3273b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3273 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3273 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3274a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3274 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3274 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3274b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3274 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3274 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3275a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3275 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3275 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3275b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3275 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3275 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3276a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3276 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3276 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3276b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3276 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3276 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3277a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3277 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3277 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3277b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3277 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3277 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3278a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3278 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3278b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3278 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3279a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3279 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3279b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3279 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_327aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x327a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_327ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x327a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_327ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x327b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_327bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x327b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_327ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x327c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_327cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x327c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3280a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3280 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3280 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3280b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3280 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3280 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3281a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3281 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3281 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3281b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3281 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3281 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3282a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3282 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3282 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3282b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3282 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3282 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3283a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3283 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3283 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3283b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3283 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3283 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3284a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3284 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3284 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3284b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3284 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3284 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3285a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3285 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3285 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3285b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3285 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3285 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3286a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3286 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3286 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3286b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3286 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3286 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3287a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3287 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3287 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3287b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3287 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3287 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3288a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3288 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3288 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3288b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3288 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3288 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3289a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3289 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3289 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3289b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3289 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3289 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_328aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_328ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_328ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_328bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_328ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_328cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_328da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_328db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_328ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_328eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_328fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_328fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x328f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x328f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3290a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3290 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3290b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3290 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3291a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3291 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3291b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3291 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3292a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3292 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3292b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3292 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3293a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3293 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3293b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3293 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3294a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3294 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3294b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3294 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3295a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3295 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3295b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3295 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3296a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3296 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3296b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3296 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3297a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3297 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3297b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3297 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3298a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3298 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3298 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3298b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3298 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3298 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3299a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3299 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3299 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3299b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3299 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3299 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_329aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_329ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_329ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_329bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_329ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_329cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_329da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_329db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_329ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_329eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_329fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_329fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x329f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x329f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_32b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_32baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x32bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x32bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x32c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x32cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_32e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_32e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x32f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_32f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_32faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x32fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_32fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x32fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_32fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x32fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3300a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3300 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3300 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3300b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3300 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3300 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3301a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3301 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3301 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3301b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3301 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3301 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3302a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3302 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3302 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3302b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3302 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3302 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3303a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3303 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3303 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3303b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3303 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3303 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3304a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3304 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3304 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3304b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3304 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3304 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3305a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3305 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3305 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3305b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3305 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3305 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3306a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3306 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3306 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3306b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3306 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3306 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3307a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3307 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3307 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3307b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3307 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3307 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3308a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3308 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3308 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3308b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3308 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3308 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3309a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3309 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3309 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3309b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3309 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3309 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_330aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_330ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_330ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_330bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_330ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_330cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_330da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_330db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_330ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_330eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_330fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_330fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x330f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x330f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3310a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3310 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3310 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3310b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3310 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3310 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3311a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3311 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3311 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3311b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3311 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3311 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3312a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3312 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3312 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3312b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3312 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3312 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3313a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3313 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3313 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3313b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3313 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3313 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3314a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3314 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3314 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3314b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3314 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3314 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3315a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3315 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3315 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3315b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3315 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3315 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3316a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3316 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3316 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3316b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3316 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3316 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3317a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3317 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3317 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3317b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3317 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3317 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3318a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3318 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3318 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3318b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3318 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3318 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3319a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3319 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3319 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3319b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3319 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3319 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_331aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_331ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_331ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_331bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_331ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_331cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_331da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_331db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_331ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_331eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_331fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_331fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x331f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x331f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3320a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3320 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3320 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3320b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3320 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3320 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3321a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3321 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3321 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3321b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3321 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3321 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3322a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3322 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3322 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3322b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3322 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3322 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3323a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3323 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3323 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3323b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3323 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3323 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3324a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3324 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3324 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3324b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3324 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3324 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3325a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3325 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3325 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3325b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3325 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3325 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3326a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3326 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3326 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3326b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3326 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3326 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3327a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3327 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3327 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3327b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3327 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3327 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3328a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3328 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3328 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3328b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3328 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3328 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3329a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3329 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3329 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3329b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3329 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3329 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_332aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_332ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_332ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_332bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_332ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_332cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_332da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_332db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_332ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_332eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_332fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_332fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x332f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x332f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3330a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3330 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3330 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3330b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3330 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3330 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3331a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3331 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3331 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3331b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3331 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3331 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3332a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3332 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3332 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3332b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3332 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3332 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3333a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3333 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3333 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3333b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3333 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3333 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3334a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3334 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3334 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3334b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3334 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3334 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3335a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3335 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3335 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3335b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3335 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3335 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3336a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3336 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3336 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3336b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3336 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3336 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3337a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3337 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3337 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3337b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3337 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3337 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3338a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3338 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3338b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3338 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3339a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3339 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3339b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3339 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_333aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x333a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_333ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x333a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_333ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x333b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_333bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x333b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_333ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x333c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_333cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x333c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3340a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3340 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3340 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3340b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3340 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3340 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3341a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3341 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3341 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3341b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3341 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3341 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3342a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3342 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3342 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3342b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3342 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3342 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3343a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3343 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3343 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3343b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3343 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3343 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3344a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3344 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3344 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3344b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3344 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3344 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3345a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3345 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3345 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3345b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3345 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3345 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3346a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3346 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3346 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3346b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3346 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3346 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3347a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3347 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3347 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3347b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3347 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3347 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3348a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3348 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3348 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3348b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3348 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3348 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3349a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3349 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3349 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3349b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3349 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3349 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_334aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_334ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_334ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_334bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_334ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_334cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_334da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_334db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_334ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_334eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_334fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_334fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x334f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x334f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3350a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3350 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3350 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3350b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3350 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3350 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3351a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3351 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3351 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3351b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3351 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3351 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3352a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3352 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3352 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3352b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3352 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3352 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3353a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3353 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3353 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3353b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3353 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3353 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3354a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3354 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3354 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3354b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3354 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3354 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3355a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3355 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3355 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3355b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3355 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3355 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3356a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3356 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3356 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3356b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3356 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3356 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3357a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3357 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3357 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3357b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3357 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3357 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3358a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3358 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3358 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3358b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3358 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3358 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3359a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3359 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3359 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3359b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3359 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3359 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_335aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_335ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_335ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_335bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_335ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_335cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_335da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_335db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_335ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_335eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_335fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_335fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x335f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x335f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3360a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3360 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3360 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3360b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3360 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3360 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3361a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3361 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3361 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3361b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3361 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3361 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3362a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3362 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3362 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3362b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3362 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3362 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3363a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3363 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3363 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3363b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3363 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3363 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3364a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3364 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3364 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3364b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3364 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3364 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3365a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3365 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3365 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3365b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3365 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3365 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3366a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3366 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3366 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3366b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3366 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3366 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3367a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3367 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3367 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3367b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3367 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3367 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3368a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3368 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3368 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3368b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3368 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3368 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3369a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3369 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3369 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3369b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3369 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3369 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_336aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_336ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_336ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_336bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_336ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_336cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_336da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_336db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_336ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_336eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_336fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_336fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x336f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x336f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3370a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3370 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3370 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3370b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3370 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3370 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3371a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3371 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3371 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3371b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3371 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3371 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3372a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3372 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3372 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3372b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3372 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3372 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3373a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3373 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3373 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3373b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3373 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3373 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3374a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3374 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3374 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3374b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3374 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3374 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3375a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3375 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3375 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3375b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3375 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3375 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3376a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3376 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3376 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3376b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3376 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3376 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3377a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3377 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3377 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3377b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3377 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3377 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3378a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3378 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3378b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3378 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3379a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3379 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3379b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3379 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_337aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x337a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_337ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x337a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_337ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x337b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_337bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x337b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_337ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x337c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_337cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x337c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3380a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3380 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3380 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3380b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3380 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3380 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3381a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3381 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3381 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3381b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3381 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3381 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3382a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3382 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3382 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3382b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3382 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3382 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3383a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3383 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3383 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3383b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3383 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3383 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3384a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3384 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3384 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3384b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3384 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3384 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3385a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3385 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3385 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3385b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3385 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3385 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3386a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3386 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3386 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3386b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3386 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3386 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3387a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3387 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3387 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3387b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3387 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3387 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3388a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3388 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3388 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3388b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3388 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3388 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3389a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3389 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3389 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3389b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3389 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3389 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_338aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_338ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_338ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_338bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_338ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_338cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_338da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_338db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_338ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_338eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_338fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_338fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x338f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x338f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3390a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3390 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3390 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3390b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3390 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3390 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3391a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3391 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3391 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3391b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3391 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3391 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3392a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3392 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3392 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3392b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3392 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3392 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3393a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3393 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3393 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3393b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3393 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3393 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3394a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3394 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3394 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3394b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3394 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3394 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3395a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3395 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3395 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3395b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3395 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3395 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3396a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3396 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3396 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3396b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3396 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3396 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3397a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3397 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3397 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3397b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3397 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3397 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3398a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3398 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3398 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3398b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3398 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3398 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3399a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3399 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3399 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3399b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3399 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3399 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_339aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_339ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_339ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_339bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_339ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_339cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_339da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_339db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_339ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_339eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_339fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_339fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x339f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x339f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_33a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_33a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_33a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_33a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_33a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_33a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_33a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_33a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_33a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_33a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_33a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_33a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_33a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_33a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_33a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_33a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_33a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x33bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x33bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x33bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33c9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33c9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33caa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33cab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33cba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33cbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33cca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33ccb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33cda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33cdb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33cea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33ceb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33cfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33cfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33d9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33d9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33daa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33dab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33dba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33dbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33dca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33dcb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33dda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33ddb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33dea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33deb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33dfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33dfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33e0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33e0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33e1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33e1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33e2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33e2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33e3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33e3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33e4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33e4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33e5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33e5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33e6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33e6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33e7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_33e7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_33e8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33e8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33e9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33e9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33eaa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33eab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33eba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33ebb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33eca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33ecb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33eda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33edb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33eea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33eeb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33efa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33efb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33f0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33f1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33f2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33f3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33f4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33f5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33f6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33f7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 33f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x33f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f8a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33f8b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33f9a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 10;
}

void cpu_op_33f9b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 10;
}

void cpu_op_33faa(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33fab(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33fba(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33fbb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_33fca(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_33fcb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 33fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_3400a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3400 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3400 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3400b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3400 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3400 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3401a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3401 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3401 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3401b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3401 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3401 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3402a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3402 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3402 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3402b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3402 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3402 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3403a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3403 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3403 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3403b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3403 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3403 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3404a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3404 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3404 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3404b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3404 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3404 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3405a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3405 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3405 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3405b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3405 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3405 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3406a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3406 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3406 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3406b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3406 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3406 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3407a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3407 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3407 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3407b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3407 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3407 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3408a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3408 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3408 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3408b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3408 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3408 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3409a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3409 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3409 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3409b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3409 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3409 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_340aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_340ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_340ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_340bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_340ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_340cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_340da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_340db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_340ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_340eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_340fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_340fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x340f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x340f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3410a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3410 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3410b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3410 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3411a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3411 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3411b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3411 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3412a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3412 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3412b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3412 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3413a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3413 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3413b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3413 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3414a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3414 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3414b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3414 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3415a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3415 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3415b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3415 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3416a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3416 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3416b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3416 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3417a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3417 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3417b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3417 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3418a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3418 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3418 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3418b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3418 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3418 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3419a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3419 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3419 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3419b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3419 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3419 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_341aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_341ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_341ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_341bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_341ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_341cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_341da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_341db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_341ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_341eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_341fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_341fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x341f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x341f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3420a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3420 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3420 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3420b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3420 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3420 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3421a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3421 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3421 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3421b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3421 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3421 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3422a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3422 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3422 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3422b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3422 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3422 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3423a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3423 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3423 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3423b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3423 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3423 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3424a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3424 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3424 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3424b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3424 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3424 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3425a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3425 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3425 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3425b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3425 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3425 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3426a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3426 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3426 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3426b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3426 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3426 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3427a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3427 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3427 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3427b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3427 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3427 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3428a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3428 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3428b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3428 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3429a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3429 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3429b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3429 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_342aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_342ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_342ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_342bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_342ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_342cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_342da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_342db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_342ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_342eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_342fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_342fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x342f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x342f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3430a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3430 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3430b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3430 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3431a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3431 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3431b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3431 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3432a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3432 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3432b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3432 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3433a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3433 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3433b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3433 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3434a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3434 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3434b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3434 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3435a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3435 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3435b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3435 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3436a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3436 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3436b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3436 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3437a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3437 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3437b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3437 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3438a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3438 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3438b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3438 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3439a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3439 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_3439b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3439 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_343aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x343a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_343ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x343a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_343ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x343b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_343bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x343b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_343ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x343c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_343cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x343c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3440a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3440 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3440 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3440b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3440 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3440 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3441a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3441 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3441 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3441b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3441 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3441 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3442a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3442 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3442 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3442b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3442 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3442 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3443a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3443 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3443 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3443b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3443 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3443 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3444a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3444 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3444 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3444b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3444 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3444 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3445a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3445 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3445 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3445b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3445 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3445 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3446a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3446 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3446 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3446b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3446 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3446 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3447a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3447 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3447 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3447b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3447 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3447 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3448a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3448 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3448 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3448b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3448 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3448 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3449a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3449 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3449 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3449b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3449 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3449 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_344fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x344f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x344f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3450a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3450 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3450 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3450b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3450 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3450 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3451a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3451 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3451 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3451b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3451 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3451 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3452a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3452 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3452 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3452b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3452 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3452 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3453a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3453 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3453 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3453b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3453 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3453 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3454a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3454 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3454 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3454b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3454 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3454 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3455a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3455 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3455 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3455b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3455 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3455 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3456a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3456 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3456 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3456b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3456 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3456 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3457a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3457 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3457 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3457b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3457 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3457 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3458a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3458 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3458 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3458b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3458 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3458 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3459a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3459 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3459 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3459b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3459 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3459 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_345fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x345f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x345f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3460a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3460 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3460 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3460b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3460 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3460 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3461a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3461 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3461 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3461b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3461 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3461 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3462a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3462 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3462 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3462b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3462 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3462 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3463a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3463 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3463 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3463b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3463 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3463 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3464a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3464 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3464 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3464b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3464 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3464 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3465a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3465 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3465 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3465b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3465 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3465 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3466a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3466 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3466 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3466b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3466 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3466 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3467a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3467 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3467 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3467b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3467 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3467 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3468a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3468 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3468 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3468b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3468 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3468 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3469a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3469 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3469 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3469b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3469 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3469 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_346fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x346f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x346f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3470a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3470 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3470 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3470b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3470 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3470 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3471a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3471 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3471 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3471b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3471 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3471 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3472a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3472 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3472 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3472b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3472 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3472 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3473a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3473 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3473 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3473b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3473 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3473 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3474a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3474 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3474 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3474b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3474 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3474 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3475a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3475 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3475 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3475b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3475 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3475 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3476a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3476 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3476 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3476b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3476 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3476 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3477a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3477 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3477 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3477b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3477 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3477 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3478a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3478 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3478b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3478 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3479a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3479 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3479b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3479 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_347aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x347a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_347ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x347a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_347ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x347b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_347bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x347b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_347ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x347c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_347cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x347c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3480a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3480 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3480 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3480b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3480 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3480 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3481a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3481 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3481 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3481b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3481 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3481 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3482a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3482 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3482 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3482b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3482 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3482 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3483a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3483 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3483 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3483b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3483 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3483 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3484a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3484 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3484 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3484b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3484 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3484 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3485a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3485 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3485 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3485b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3485 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3485 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3486a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3486 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3486 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3486b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3486 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3486 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3487a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3487 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3487 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3487b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3487 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3487 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3488a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3488 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3488 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3488b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3488 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3488 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3489a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3489 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3489 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3489b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3489 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3489 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_348aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_348ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_348ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_348bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_348ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_348cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_348da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_348db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_348ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_348eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_348fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_348fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x348f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x348f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3490a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3490 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3490b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3490 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3491a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3491 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3491b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3491 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3492a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3492 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3492b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3492 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3493a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3493 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3493b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3493 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3494a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3494 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3494b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3494 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3495a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3495 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3495b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3495 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3496a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3496 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3496b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3496 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3497a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3497 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3497b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3497 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3498a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3498 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3498 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3498b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3498 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3498 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3499a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3499 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3499 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3499b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3499 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3499 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_349aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_349ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_349ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_349bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_349ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_349cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_349da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_349db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_349ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_349eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_349fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_349fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x349f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x349f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_34b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_34baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x34bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x34bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x34c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x34cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_34e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_34e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x34f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_34f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_34faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x34fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_34fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x34fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_34fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x34fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3500a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3500 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3500 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3500b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3500 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3500 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3501a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3501 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3501 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3501b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3501 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3501 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3502a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3502 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3502 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3502b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3502 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3502 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3503a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3503 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3503 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3503b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3503 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3503 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3504a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3504 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3504 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3504b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3504 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3504 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3505a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3505 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3505 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3505b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3505 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3505 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3506a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3506 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3506 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3506b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3506 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3506 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3507a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3507 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3507 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3507b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3507 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3507 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3508a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3508 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3508 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3508b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3508 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3508 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3509a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3509 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3509 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3509b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3509 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3509 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_350aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_350ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_350ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_350bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_350ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_350cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_350da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_350db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_350ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_350eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_350fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_350fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x350f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x350f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3510a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3510 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3510 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3510b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3510 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3510 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3511a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3511 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3511 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3511b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3511 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3511 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3512a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3512 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3512 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3512b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3512 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3512 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3513a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3513 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3513 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3513b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3513 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3513 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3514a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3514 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3514 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3514b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3514 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3514 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3515a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3515 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3515 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3515b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3515 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3515 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3516a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3516 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3516 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3516b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3516 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3516 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3517a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3517 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3517 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3517b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3517 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3517 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3518a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3518 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3518 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3518b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3518 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3518 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3519a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3519 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3519 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3519b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3519 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3519 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_351aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_351ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_351ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_351bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_351ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_351cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_351da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_351db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_351ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_351eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_351fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_351fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x351f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x351f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3520a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3520 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3520 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3520b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3520 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3520 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3521a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3521 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3521 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3521b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3521 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3521 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3522a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3522 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3522 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3522b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3522 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3522 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3523a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3523 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3523 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3523b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3523 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3523 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3524a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3524 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3524 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3524b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3524 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3524 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3525a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3525 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3525 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3525b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3525 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3525 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3526a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3526 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3526 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3526b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3526 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3526 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3527a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3527 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3527 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3527b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3527 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3527 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3528a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3528 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3528 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3528b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3528 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3528 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3529a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3529 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3529 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3529b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3529 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3529 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_352aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_352ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_352ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_352bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_352ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_352cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_352da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_352db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_352ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_352eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_352fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_352fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x352f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x352f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3530a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3530 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3530 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3530b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3530 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3530 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3531a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3531 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3531 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3531b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3531 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3531 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3532a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3532 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3532 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3532b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3532 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3532 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3533a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3533 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3533 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3533b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3533 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3533 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3534a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3534 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3534 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3534b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3534 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3534 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3535a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3535 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3535 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3535b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3535 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3535 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3536a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3536 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3536 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3536b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3536 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3536 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3537a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3537 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3537 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3537b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3537 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3537 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3538a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3538 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3538b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3538 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3539a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3539 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3539b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3539 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_353aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x353a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_353ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x353a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_353ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x353b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_353bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x353b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_353ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x353c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_353cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x353c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3540a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3540 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3540 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3540b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3540 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3540 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3541a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3541 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3541 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3541b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3541 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3541 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3542a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3542 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3542 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3542b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3542 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3542 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3543a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3543 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3543 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3543b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3543 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3543 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3544a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3544 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3544 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3544b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3544 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3544 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3545a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3545 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3545 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3545b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3545 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3545 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3546a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3546 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3546 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3546b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3546 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3546 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3547a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3547 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3547 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3547b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3547 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3547 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3548a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3548 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3548 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3548b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3548 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3548 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3549a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3549 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3549 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3549b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3549 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3549 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_354aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_354ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_354ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_354bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_354ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_354cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_354da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_354db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_354ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_354eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_354fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_354fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x354f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x354f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3550a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3550 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3550 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3550b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3550 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3550 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3551a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3551 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3551 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3551b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3551 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3551 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3552a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3552 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3552 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3552b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3552 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3552 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3553a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3553 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3553 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3553b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3553 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3553 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3554a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3554 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3554 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3554b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3554 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3554 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3555a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3555 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3555 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3555b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3555 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3555 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3556a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3556 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3556 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3556b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3556 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3556 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3557a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3557 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3557 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3557b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3557 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3557 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3558a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3558 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3558 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3558b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3558 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3558 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3559a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3559 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3559 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3559b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3559 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3559 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_355aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_355ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_355ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_355bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_355ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_355cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_355da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_355db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_355ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_355eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_355fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_355fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x355f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x355f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3560a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3560 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3560 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3560b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3560 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3560 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3561a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3561 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3561 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3561b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3561 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3561 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3562a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3562 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3562 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3562b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3562 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3562 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3563a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3563 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3563 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3563b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3563 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3563 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3564a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3564 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3564 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3564b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3564 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3564 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3565a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3565 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3565 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3565b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3565 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3565 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3566a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3566 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3566 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3566b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3566 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3566 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3567a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3567 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3567 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3567b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3567 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3567 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3568a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3568 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3568 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3568b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3568 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3568 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3569a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3569 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3569 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3569b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3569 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3569 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_356aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_356ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_356ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_356bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_356ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_356cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_356da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_356db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_356ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_356eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_356fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_356fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x356f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x356f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3570a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3570 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3570 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3570b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3570 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3570 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3571a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3571 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3571 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3571b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3571 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3571 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3572a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3572 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3572 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3572b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3572 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3572 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3573a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3573 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3573 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3573b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3573 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3573 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3574a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3574 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3574 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3574b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3574 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3574 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3575a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3575 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3575 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3575b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3575 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3575 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3576a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3576 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3576 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3576b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3576 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3576 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3577a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3577 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3577 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3577b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3577 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3577 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3578a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3578 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3578b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3578 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3579a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3579 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3579b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3579 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_357aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x357a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_357ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x357a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_357ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x357b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_357bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x357b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_357ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x357c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_357cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x357c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3580a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3580 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3580 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3580b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3580 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3580 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3581a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3581 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3581 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3581b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3581 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3581 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3582a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3582 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3582 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3582b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3582 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3582 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3583a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3583 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3583 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3583b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3583 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3583 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3584a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3584 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3584 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3584b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3584 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3584 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3585a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3585 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3585 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3585b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3585 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3585 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3586a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3586 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3586 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3586b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3586 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3586 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3587a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3587 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3587 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3587b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3587 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3587 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3588a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3588 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3588 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3588b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3588 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3588 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3589a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3589 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3589 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3589b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3589 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3589 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_358aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_358ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_358ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_358bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_358ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_358cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_358da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_358db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_358ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_358eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_358fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_358fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x358f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x358f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3590a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3590 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3590 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3590b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3590 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3590 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3591a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3591 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3591 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3591b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3591 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3591 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3592a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3592 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3592 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3592b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3592 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3592 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3593a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3593 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3593 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3593b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3593 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3593 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3594a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3594 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3594 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3594b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3594 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3594 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3595a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3595 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3595 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3595b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3595 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3595 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3596a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3596 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3596 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3596b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3596 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3596 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3597a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3597 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3597 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3597b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3597 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3597 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3598a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3598 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3598 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3598b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3598 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3598 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3599a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3599 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3599 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3599b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3599 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3599 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_359aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_359ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_359ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_359bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_359ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_359cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_359da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_359db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_359ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_359eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_359fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_359fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x359f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x359f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_35a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_35a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_35a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_35a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_35a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_35a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_35a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_35a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_35a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_35a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_35a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_35a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_35a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_35a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_35a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_35a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_35a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x35b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_35b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_35baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x35bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_35bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x35bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_35bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x35bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3600a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3600 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3600 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3600b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3600 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3600 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3601a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3601 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3601 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3601b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3601 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3601 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3602a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3602 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3602 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3602b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3602 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3602 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3603a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3603 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3603 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3603b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3603 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3603 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3604a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3604 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3604 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3604b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3604 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3604 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3605a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3605 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3605 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3605b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3605 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3605 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3606a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3606 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3606 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3606b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3606 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3606 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3607a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3607 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3607 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3607b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3607 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3607 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3608a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3608 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3608 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3608b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3608 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3608 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3609a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3609 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3609 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3609b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3609 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3609 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_360aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_360ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_360ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_360bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_360ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_360cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_360da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_360db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_360ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_360eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_360fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_360fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x360f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x360f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3610a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3610 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3610b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3610 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3611a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3611 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3611b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3611 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3612a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3612 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3612b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3612 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3613a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3613 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3613b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3613 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3614a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3614 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3614b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3614 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3615a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3615 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3615b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3615 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3616a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3616 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3616b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3616 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3617a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3617 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3617b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3617 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3618a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3618 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3618 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3618b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3618 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3618 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3619a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3619 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3619 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3619b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3619 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3619 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_361aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_361ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_361ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_361bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_361ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_361cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_361da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_361db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_361ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_361eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_361fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_361fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x361f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x361f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3620a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3620 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3620 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3620b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3620 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3620 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3621a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3621 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3621 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3621b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3621 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3621 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3622a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3622 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3622 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3622b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3622 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3622 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3623a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3623 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3623 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3623b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3623 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3623 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3624a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3624 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3624 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3624b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3624 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3624 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3625a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3625 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3625 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3625b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3625 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3625 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3626a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3626 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3626 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3626b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3626 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3626 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3627a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3627 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3627 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3627b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3627 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3627 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3628a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3628 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3628b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3628 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3629a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3629 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3629b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3629 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_362aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_362ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_362ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_362bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_362ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_362cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_362da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_362db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_362ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_362eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_362fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_362fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x362f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x362f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3630a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3630 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3630b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3630 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3631a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3631 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3631b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3631 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3632a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3632 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3632b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3632 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3633a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3633 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3633b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3633 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3634a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3634 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3634b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3634 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3635a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3635 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3635b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3635 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3636a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3636 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3636b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3636 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3637a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3637 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3637b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3637 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3638a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3638 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3638b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3638 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3639a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3639 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_3639b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3639 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_363aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x363a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_363ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x363a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_363ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x363b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_363bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x363b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_363ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x363c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_363cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x363c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3640a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3640 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3640 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3640b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3640 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3640 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3641a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3641 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3641 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3641b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3641 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3641 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3642a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3642 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3642 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3642b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3642 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3642 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3643a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3643 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3643 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3643b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3643 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3643 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3644a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3644 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3644 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3644b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3644 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3644 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3645a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3645 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3645 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3645b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3645 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3645 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3646a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3646 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3646 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3646b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3646 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3646 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3647a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3647 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3647 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3647b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3647 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3647 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3648a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3648 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3648 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3648b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3648 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3648 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3649a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3649 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3649 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3649b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3649 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3649 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_364fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x364f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x364f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3650a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3650 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3650 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3650b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3650 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3650 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3651a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3651 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3651 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3651b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3651 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3651 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3652a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3652 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3652 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3652b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3652 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3652 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3653a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3653 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3653 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3653b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3653 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3653 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3654a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3654 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3654 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3654b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3654 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3654 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3655a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3655 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3655 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3655b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3655 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3655 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3656a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3656 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3656 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3656b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3656 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3656 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3657a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3657 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3657 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3657b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3657 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3657 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3658a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3658 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3658 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3658b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3658 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3658 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3659a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3659 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3659 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3659b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3659 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3659 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_365fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x365f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x365f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3660a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3660 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3660 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3660b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3660 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3660 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3661a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3661 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3661 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3661b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3661 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3661 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3662a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3662 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3662 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3662b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3662 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3662 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3663a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3663 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3663 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3663b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3663 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3663 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3664a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3664 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3664 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3664b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3664 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3664 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3665a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3665 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3665 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3665b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3665 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3665 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3666a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3666 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3666 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3666b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3666 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3666 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3667a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3667 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3667 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3667b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3667 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3667 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3668a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3668 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3668 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3668b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3668 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3668 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3669a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3669 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3669 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3669b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3669 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3669 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_366fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x366f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x366f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3670a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3670 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3670 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3670b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3670 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3670 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3671a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3671 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3671 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3671b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3671 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3671 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3672a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3672 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3672 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3672b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3672 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3672 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3673a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3673 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3673 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3673b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3673 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3673 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3674a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3674 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3674 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3674b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3674 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3674 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3675a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3675 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3675 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3675b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3675 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3675 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3676a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3676 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3676 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3676b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3676 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3676 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3677a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3677 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3677 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3677b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3677 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3677 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3678a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3678 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3678b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3678 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3679a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3679 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3679b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3679 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_367aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x367a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_367ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x367a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_367ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x367b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_367bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x367b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_367ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x367c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_367cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x367c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3680a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3680 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3680 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3680b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3680 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3680 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3681a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3681 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3681 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3681b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3681 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3681 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3682a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3682 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3682 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3682b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3682 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3682 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3683a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3683 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3683 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3683b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3683 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3683 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3684a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3684 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3684 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3684b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3684 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3684 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3685a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3685 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3685 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3685b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3685 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3685 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3686a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3686 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3686 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3686b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3686 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3686 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3687a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3687 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3687 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3687b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3687 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3687 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3688a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3688 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3688 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3688b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3688 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3688 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3689a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3689 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3689 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3689b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3689 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3689 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_368aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_368ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_368ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_368bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_368ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_368cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_368da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_368db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_368ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_368eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_368fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_368fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x368f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x368f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3690a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3690 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3690b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3690 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3691a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3691 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3691b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3691 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3692a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3692 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3692b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3692 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3693a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3693 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3693b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3693 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3694a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3694 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3694b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3694 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3695a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3695 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3695b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3695 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3696a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3696 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3696b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3696 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3697a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3697 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3697b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3697 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3698a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3698 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3698 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3698b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3698 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3698 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3699a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3699 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3699 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3699b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3699 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3699 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_369aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_369ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_369ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_369bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_369ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_369cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_369da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_369db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_369ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_369eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_369fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_369fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x369f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x369f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_36b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_36baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x36bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x36bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x36c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x36cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_36e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_36e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x36f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_36f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_36faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x36fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_36fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x36fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_36fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x36fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3700a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3700 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3700 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3700b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3700 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3700 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3701a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3701 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3701 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3701b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3701 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3701 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3702a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3702 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3702 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3702b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3702 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3702 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3703a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3703 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3703 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3703b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3703 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3703 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3704a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3704 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3704 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3704b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3704 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3704 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3705a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3705 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3705 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3705b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3705 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3705 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3706a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3706 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3706 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3706b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3706 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3706 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3707a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3707 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3707 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3707b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3707 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3707 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3708a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3708 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3708 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3708b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3708 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3708 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3709a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3709 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3709 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3709b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3709 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3709 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_370aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_370ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_370ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_370bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_370ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_370cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_370da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_370db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_370ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_370eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_370fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_370fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x370f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x370f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3710a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3710 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3710 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3710b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3710 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3710 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3711a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3711 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3711 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3711b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3711 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3711 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3712a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3712 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3712 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3712b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3712 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3712 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3713a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3713 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3713 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3713b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3713 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3713 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3714a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3714 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3714 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3714b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3714 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3714 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3715a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3715 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3715 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3715b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3715 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3715 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3716a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3716 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3716 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3716b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3716 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3716 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3717a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3717 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3717 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3717b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3717 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3717 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3718a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3718 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3718 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3718b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3718 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3718 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3719a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3719 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3719 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3719b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3719 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3719 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_371aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_371ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_371ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_371bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_371ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_371cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_371da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_371db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_371ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_371eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_371fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_371fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x371f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x371f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3720a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3720 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3720 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3720b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3720 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3720 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3721a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3721 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3721 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3721b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3721 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3721 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3722a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3722 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3722 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3722b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3722 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3722 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3723a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3723 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3723 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3723b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3723 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3723 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3724a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3724 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3724 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3724b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3724 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3724 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3725a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3725 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3725 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3725b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3725 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3725 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3726a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3726 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3726 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3726b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3726 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3726 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3727a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3727 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3727 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3727b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3727 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3727 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3728a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3728 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3728 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3728b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3728 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3728 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3729a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3729 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3729 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3729b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3729 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3729 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_372aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_372ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_372ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_372bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_372ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_372cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_372da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_372db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_372ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_372eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_372fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_372fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x372f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x372f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3730a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3730 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3730 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3730b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3730 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3730 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3731a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3731 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3731 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3731b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3731 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3731 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3732a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3732 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3732 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3732b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3732 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3732 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3733a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3733 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3733 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3733b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3733 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3733 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3734a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3734 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3734 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3734b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3734 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3734 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3735a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3735 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3735 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3735b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3735 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3735 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3736a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3736 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3736 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3736b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3736 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3736 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3737a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3737 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3737 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3737b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3737 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3737 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3738a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3738 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3738b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3738 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3739a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3739 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3739b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3739 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_373aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x373a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_373ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x373a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_373ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x373b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_373bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x373b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_373ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x373c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_373cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x373c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3740a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3740 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3740 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3740b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3740 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3740 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3741a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3741 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3741 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3741b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3741 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3741 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3742a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3742 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3742 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3742b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3742 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3742 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3743a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3743 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3743 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3743b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3743 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3743 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3744a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3744 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3744 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3744b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3744 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3744 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3745a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3745 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3745 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3745b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3745 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3745 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3746a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3746 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3746 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3746b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3746 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3746 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3747a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3747 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3747 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3747b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3747 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3747 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3748a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3748 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3748 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3748b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3748 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3748 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3749a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3749 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3749 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3749b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3749 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3749 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_374aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_374ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_374ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_374bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_374ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_374cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_374da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_374db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_374ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_374eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_374fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_374fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x374f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x374f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3750a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3750 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3750 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3750b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3750 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3750 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3751a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3751 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3751 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3751b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3751 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3751 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3752a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3752 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3752 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3752b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3752 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3752 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3753a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3753 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3753 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3753b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3753 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3753 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3754a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3754 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3754 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3754b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3754 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3754 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3755a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3755 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3755 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3755b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3755 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3755 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3756a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3756 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3756 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3756b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3756 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3756 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3757a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3757 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3757 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3757b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3757 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3757 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3758a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3758 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3758 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3758b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3758 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3758 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3759a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3759 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3759 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3759b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3759 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3759 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_375aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_375ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_375ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_375bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_375ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_375cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_375da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_375db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_375ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_375eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_375fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_375fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x375f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x375f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3760a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3760 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3760 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3760b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3760 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3760 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3761a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3761 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3761 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3761b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3761 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3761 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3762a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3762 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3762 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3762b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3762 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3762 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3763a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3763 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3763 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3763b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3763 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3763 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3764a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3764 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3764 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3764b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3764 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3764 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3765a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3765 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3765 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3765b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3765 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3765 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3766a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3766 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3766 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3766b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3766 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3766 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3767a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3767 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3767 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3767b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3767 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3767 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3768a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3768 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3768 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3768b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3768 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3768 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3769a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3769 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3769 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3769b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3769 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3769 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_376aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_376ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_376ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_376bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_376ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_376cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_376da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_376db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_376ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_376eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_376fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_376fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x376f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x376f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3770a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3770 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3770 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3770b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3770 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3770 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3771a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3771 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3771 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3771b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3771 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3771 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3772a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3772 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3772 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3772b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3772 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3772 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3773a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3773 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3773 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3773b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3773 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3773 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3774a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3774 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3774 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3774b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3774 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3774 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3775a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3775 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3775 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3775b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3775 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3775 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3776a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3776 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3776 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3776b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3776 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3776 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3777a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3777 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3777 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3777b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3777 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3777 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3778a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3778 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3778b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3778 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3779a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3779 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3779b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3779 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_377aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x377a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_377ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x377a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_377ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x377b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_377bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x377b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_377ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x377c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_377cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x377c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3780a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3780 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3780 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3780b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3780 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3780 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3781a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3781 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3781 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3781b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3781 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3781 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3782a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3782 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3782 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3782b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3782 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3782 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3783a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3783 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3783 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3783b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3783 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3783 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3784a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3784 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3784 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3784b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3784 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3784 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3785a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3785 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3785 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3785b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3785 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3785 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3786a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3786 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3786 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3786b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3786 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3786 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3787a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3787 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3787 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3787b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3787 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3787 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3788a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3788 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3788 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3788b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3788 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3788 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3789a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3789 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3789 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3789b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3789 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3789 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_378aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_378ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_378ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_378bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_378ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_378cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_378da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_378db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_378ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_378eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_378fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_378fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x378f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x378f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3790a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3790 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3790 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3790b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3790 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3790 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3791a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3791 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3791 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3791b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3791 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3791 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3792a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3792 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3792 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3792b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3792 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3792 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3793a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3793 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3793 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3793b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3793 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3793 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3794a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3794 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3794 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3794b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3794 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3794 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3795a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3795 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3795 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3795b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3795 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3795 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3796a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3796 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3796 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3796b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3796 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3796 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3797a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3797 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3797 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3797b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3797 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3797 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3798a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3798 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3798 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3798b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3798 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3798 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3799a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3799 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3799 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3799b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3799 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3799 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_379aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_379ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_379ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_379bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_379ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_379cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_379da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_379db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_379ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_379eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_379fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_379fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x379f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x379f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_37a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_37a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_37a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_37a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_37a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_37a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_37a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_37a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_37a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_37a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_37a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_37a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_37a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_37a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_37a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_37a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_37a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x37b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_37b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_37baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x37bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_37bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x37bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_37bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x37bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3800a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3800 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3800 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3800b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3800 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3800 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3801a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3801 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3801 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3801b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3801 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3801 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3802a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3802 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3802 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3802b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3802 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3802 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3803a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3803 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3803 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3803b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3803 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3803 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3804a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3804 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3804 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3804b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3804 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3804 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3805a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3805 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3805 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3805b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3805 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3805 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3806a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3806 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3806 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3806b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3806 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3806 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3807a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3807 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3807 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3807b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3807 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3807 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3808a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3808 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3808 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3808b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3808 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3808 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3809a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3809 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3809 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3809b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3809 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3809 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_380aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_380ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_380ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_380bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_380ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_380cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_380da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_380db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_380ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_380eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_380fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_380fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x380f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x380f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3810a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3810 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3810b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3810 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3811a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3811 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3811b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3811 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3812a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3812 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3812b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3812 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3813a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3813 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3813b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3813 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3814a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3814 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3814b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3814 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3815a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3815 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3815b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3815 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3816a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3816 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3816b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3816 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3817a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3817 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3817b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3817 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3818a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3818 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3818 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3818b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3818 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3818 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3819a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3819 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3819 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3819b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3819 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3819 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_381aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_381ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_381ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_381bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_381ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_381cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_381da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_381db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_381ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_381eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_381fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_381fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x381f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x381f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3820a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3820 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3820 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3820b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3820 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3820 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3821a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3821 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3821 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3821b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3821 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3821 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3822a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3822 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3822 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3822b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3822 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3822 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3823a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3823 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3823 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3823b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3823 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3823 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3824a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3824 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3824 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3824b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3824 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3824 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3825a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3825 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3825 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3825b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3825 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3825 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3826a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3826 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3826 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3826b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3826 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3826 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3827a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3827 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3827 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3827b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3827 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3827 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3828a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3828 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3828b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3828 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3829a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3829 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3829b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3829 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_382aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_382ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_382ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_382bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_382ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_382cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_382da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_382db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_382ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_382eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_382fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_382fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x382f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x382f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3830a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3830 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3830b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3830 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3831a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3831 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3831b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3831 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3832a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3832 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3832b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3832 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3833a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3833 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3833b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3833 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3834a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3834 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3834b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3834 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3835a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3835 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3835b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3835 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3836a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3836 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3836b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3836 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3837a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3837 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3837b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3837 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3838a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3838 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3838b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3838 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3839a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3839 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_3839b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3839 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_383aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x383a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_383ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x383a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_383ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x383b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_383bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x383b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_383ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x383c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_383cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x383c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3840a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3840 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3840 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3840b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3840 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3840 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3841a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3841 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3841 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3841b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3841 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3841 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3842a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3842 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3842 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3842b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3842 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3842 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3843a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3843 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3843 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3843b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3843 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3843 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3844a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3844 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3844 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3844b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3844 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3844 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3845a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3845 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3845 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3845b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3845 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3845 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3846a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3846 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3846 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3846b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3846 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3846 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3847a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3847 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3847 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3847b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3847 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3847 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3848a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3848 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3848 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3848b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3848 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3848 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3849a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3849 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3849 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3849b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3849 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3849 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_384fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x384f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x384f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3850a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3850 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3850 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3850b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3850 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3850 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3851a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3851 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3851 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3851b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3851 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3851 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3852a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3852 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3852 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3852b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3852 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3852 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3853a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3853 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3853 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3853b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3853 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3853 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3854a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3854 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3854 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3854b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3854 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3854 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3855a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3855 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3855 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3855b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3855 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3855 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3856a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3856 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3856 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3856b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3856 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3856 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3857a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3857 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3857 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3857b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3857 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3857 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3858a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3858 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3858 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3858b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3858 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3858 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3859a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3859 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3859 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3859b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3859 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3859 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_385fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x385f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x385f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3860a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3860 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3860 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3860b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3860 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3860 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3861a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3861 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3861 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3861b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3861 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3861 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3862a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3862 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3862 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3862b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3862 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3862 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3863a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3863 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3863 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3863b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3863 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3863 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3864a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3864 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3864 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3864b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3864 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3864 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3865a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3865 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3865 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3865b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3865 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3865 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3866a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3866 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3866 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3866b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3866 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3866 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3867a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3867 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3867 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3867b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3867 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3867 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3868a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3868 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3868 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3868b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3868 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3868 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3869a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3869 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3869 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3869b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3869 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3869 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_386fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x386f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x386f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3870a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3870 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3870 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3870b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3870 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3870 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3871a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3871 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3871 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3871b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3871 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3871 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3872a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3872 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3872 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3872b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3872 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3872 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3873a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3873 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3873 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3873b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3873 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3873 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3874a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3874 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3874 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3874b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3874 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3874 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3875a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3875 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3875 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3875b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3875 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3875 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3876a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3876 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3876 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3876b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3876 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3876 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3877a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3877 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3877 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3877b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3877 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3877 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3878a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3878 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3878b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3878 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3879a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3879 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3879b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3879 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_387aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x387a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_387ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x387a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_387ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x387b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_387bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x387b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_387ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x387c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_387cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x387c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3880a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3880 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3880 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3880b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3880 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3880 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3881a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3881 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3881 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3881b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3881 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3881 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3882a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3882 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3882 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3882b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3882 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3882 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3883a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3883 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3883 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3883b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3883 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3883 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3884a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3884 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3884 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3884b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3884 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3884 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3885a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3885 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3885 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3885b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3885 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3885 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3886a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3886 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3886 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3886b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3886 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3886 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3887a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3887 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3887 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3887b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3887 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3887 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3888a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3888 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3888 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3888b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3888 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3888 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3889a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3889 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3889 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3889b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3889 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3889 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_388aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_388ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_388ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_388bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_388ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_388cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_388da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_388db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_388ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_388eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_388fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_388fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x388f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x388f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3890a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3890 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3890b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3890 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3891a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3891 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3891b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3891 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3892a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3892 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3892b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3892 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3893a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3893 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3893b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3893 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3894a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3894 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3894b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3894 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3895a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3895 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3895b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3895 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3896a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3896 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3896b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3896 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3897a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3897 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3897b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3897 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3898a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3898 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3898 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3898b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3898 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3898 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3899a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3899 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3899 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3899b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3899 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3899 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_389aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_389ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_389ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_389bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_389ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_389cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_389da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_389db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_389ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_389eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_389fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_389fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x389f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x389f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_38b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_38baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x38bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x38bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x38c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38c9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38cb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38cc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38cd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38cf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x38cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_38e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_38e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x38f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_38f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_38faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x38fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_38fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x38fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_38fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x38fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3900a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3900 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3900 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3900b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3900 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3900 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3901a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3901 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3901 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3901b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3901 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3901 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3902a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3902 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3902 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3902b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3902 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3902 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3903a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3903 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3903 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3903b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3903 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3903 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3904a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3904 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3904 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3904b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3904 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3904 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3905a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3905 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3905 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3905b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3905 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3905 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3906a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3906 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3906 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3906b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3906 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3906 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3907a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3907 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3907 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3907b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3907 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3907 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3908a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3908 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3908 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3908b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3908 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3908 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3909a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3909 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3909 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3909b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3909 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3909 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_390aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_390ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_390ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_390bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_390ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_390cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_390da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_390db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_390ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_390eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_390fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_390fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x390f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x390f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3910a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3910 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3910 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3910b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3910 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3910 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3911a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3911 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3911 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3911b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3911 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3911 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3912a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3912 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3912 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3912b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3912 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3912 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3913a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3913 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3913 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3913b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3913 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3913 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3914a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3914 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3914 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3914b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3914 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3914 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3915a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3915 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3915 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3915b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3915 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3915 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3916a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3916 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3916 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3916b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3916 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3916 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3917a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3917 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3917 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3917b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3917 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3917 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3918a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3918 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3918 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3918b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3918 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3918 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3919a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3919 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3919 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3919b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3919 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3919 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_391aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_391ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_391ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_391bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_391ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_391cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_391da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_391db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_391ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_391eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_391fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_391fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x391f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x391f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3920a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3920 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3920 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3920b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3920 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3920 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3921a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3921 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3921 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3921b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3921 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3921 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3922a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3922 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3922 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3922b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3922 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3922 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3923a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3923 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3923 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3923b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3923 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3923 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3924a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3924 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3924 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3924b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3924 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3924 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3925a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3925 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3925 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3925b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3925 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3925 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3926a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3926 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3926 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3926b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3926 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3926 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3927a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3927 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3927 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3927b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3927 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3927 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3928a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3928 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3928 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3928b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3928 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3928 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3929a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3929 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3929 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3929b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3929 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3929 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_392aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_392ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_392ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_392bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_392ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_392cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_392da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_392db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_392ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_392eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_392fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_392fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x392f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x392f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3930a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3930 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3930 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3930b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3930 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3930 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3931a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3931 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3931 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3931b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3931 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3931 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3932a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3932 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3932 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3932b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3932 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3932 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3933a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3933 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3933 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3933b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3933 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3933 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3934a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3934 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3934 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3934b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3934 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3934 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3935a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3935 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3935 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3935b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3935 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3935 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3936a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3936 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3936 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3936b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3936 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3936 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3937a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3937 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3937 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3937b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3937 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3937 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3938a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3938 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3938b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3938 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3939a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3939 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3939b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3939 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_393aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x393a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_393ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x393a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_393ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x393b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_393bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x393b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_393ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x393c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_393cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x393c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3940a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3940 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3940 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3940b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3940 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3940 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3941a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3941 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3941 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3941b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3941 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3941 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3942a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3942 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3942 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3942b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3942 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3942 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3943a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3943 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3943 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3943b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3943 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3943 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3944a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3944 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3944 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3944b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3944 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3944 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3945a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3945 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3945 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3945b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3945 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3945 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3946a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3946 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3946 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3946b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3946 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3946 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3947a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3947 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3947 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3947b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3947 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3947 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3948a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3948 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3948 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3948b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3948 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3948 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3949a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3949 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3949 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3949b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3949 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3949 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_394aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_394ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_394ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_394bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_394ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_394cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_394da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_394db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_394ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_394eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_394fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_394fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x394f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x394f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3950a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3950 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3950 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3950b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3950 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3950 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3951a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3951 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3951 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3951b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3951 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3951 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3952a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3952 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3952 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3952b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3952 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3952 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3953a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3953 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3953 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3953b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3953 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3953 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3954a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3954 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3954 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3954b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3954 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3954 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3955a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3955 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3955 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3955b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3955 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3955 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3956a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3956 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3956 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3956b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3956 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3956 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3957a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3957 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3957 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3957b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3957 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3957 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3958a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3958 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3958 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3958b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3958 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3958 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3959a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3959 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3959 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3959b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3959 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3959 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_395aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_395ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_395ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_395bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_395ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_395cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_395da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_395db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_395ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_395eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_395fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_395fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x395f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x395f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3960a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3960 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3960 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3960b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3960 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3960 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3961a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3961 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3961 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3961b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3961 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3961 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3962a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3962 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3962 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3962b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3962 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3962 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3963a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3963 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3963 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3963b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3963 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3963 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3964a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3964 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3964 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3964b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3964 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3964 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3965a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3965 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3965 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3965b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3965 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3965 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3966a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3966 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3966 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3966b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3966 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3966 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3967a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3967 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3967 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3967b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3967 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3967 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3968a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3968 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3968 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3968b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3968 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3968 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3969a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3969 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3969 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3969b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3969 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3969 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_396aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_396ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_396ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_396bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_396ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_396cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_396da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_396db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_396ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_396eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_396fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_396fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x396f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x396f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3970a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3970 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3970 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3970b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3970 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3970 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3971a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3971 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3971 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3971b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3971 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3971 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3972a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3972 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3972 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3972b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3972 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3972 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3973a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3973 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3973 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3973b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3973 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3973 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3974a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3974 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3974 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3974b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3974 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3974 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3975a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3975 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3975 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3975b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3975 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3975 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3976a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3976 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3976 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3976b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3976 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3976 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3977a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3977 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3977 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3977b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3977 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3977 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3978a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3978 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3978b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3978 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3979a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3979 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3979b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3979 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_397aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x397a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_397ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x397a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_397ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x397b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_397bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x397b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_397ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x397c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_397cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x397c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3980a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3980 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3980 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3980b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3980 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3980 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3981a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3981 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3981 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3981b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3981 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3981 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3982a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3982 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3982 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3982b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3982 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3982 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3983a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3983 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3983 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3983b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3983 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3983 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3984a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3984 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3984 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3984b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3984 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3984 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3985a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3985 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3985 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3985b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3985 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3985 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3986a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3986 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3986 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3986b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3986 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3986 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3987a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3987 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3987 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3987b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3987 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3987 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3988a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3988 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3988 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3988b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3988 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3988 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3989a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3989 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3989 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3989b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3989 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3989 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_398aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_398ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_398ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_398bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_398ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_398cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_398da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_398db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_398ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_398eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_398fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_398fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x398f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x398f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3990a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3990 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3990 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3990b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3990 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3990 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3991a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3991 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3991 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3991b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3991 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3991 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3992a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3992 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3992 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3992b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3992 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3992 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3993a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3993 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3993 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3993b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3993 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3993 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3994a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3994 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3994 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3994b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3994 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3994 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3995a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3995 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3995 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3995b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3995 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3995 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3996a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3996 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3996 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3996b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3996 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3996 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3997a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3997 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3997 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3997b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3997 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3997 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3998a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3998 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3998 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3998b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3998 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3998 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3999a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3999 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3999 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3999b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3999 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3999 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_399aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_399ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_399ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_399bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_399ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_399cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_399da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_399db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_399ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_399eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_399fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_399fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x399f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x399f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_39a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_39a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_39a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_39a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_39a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_39a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_39a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_39a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_39a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_39a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_39a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_39a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_39a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_39a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_39a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_39a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_39a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x39b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_39b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_39baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x39bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_39bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x39bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_39bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x39bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3a00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a00 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a00 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a01 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a01 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a02 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a02 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a03 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a03 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a04 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a04 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a05 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a05 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a06 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a06 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a07 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a07 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a08 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a08 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a09 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a09 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a0f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a10 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a10 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a11 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a11 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a12 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a12 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a13 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a13 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a14 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a14 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a15 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a15 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a16 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a16 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a17 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a17 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a18 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a18 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a19 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a19 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a1f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a20 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a20 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a21 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a21 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a22 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a22 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a23 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a23 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a24 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a24 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a25 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a25 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a26 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a26 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a27 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3a27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a27 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a28 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a28 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a29 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a29 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a2f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a30 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a30 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a31 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a31 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a32 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a32 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a33 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a33 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a34 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a34 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a35 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a35 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a36 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a36 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a37 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a37 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a38 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a38 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a39 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_3a39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a39 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3a3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a3a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a3a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a3b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a3b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3a3c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3a3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3a3c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3a40a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a40 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a40b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a40 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a41a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a41 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a41b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a41 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a42a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a42 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a42b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a42 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a43a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a43 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a43b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a43 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a44a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a44 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a44b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a44 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a45a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a45 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a45b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a45 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a46a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a46 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a46b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a46 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a47a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a47 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a47b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a47 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a48a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a48 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a48b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a48 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a49a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a49 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a49b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a49 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a4fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a4f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a50a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a50 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a50b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a50 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a51a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a51 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a51b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a51 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a52a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a52 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a52b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a52 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a53a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a53 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a53b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a53 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a54a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a54 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a54b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a54 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a55a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a55 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a55b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a55 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a56a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a56 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a56b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a56 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a57a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a57 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a57b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a57 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a58a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a58 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a58b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a58 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a59a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a59 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a59b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a59 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a5fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a5f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a60a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a60 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a60b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a60 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a61a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a61 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a61b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a61 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a62a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a62 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a62b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a62 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a63a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a63 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a63b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a63 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a64a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a64 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a64b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a64 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a65a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a65 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a65b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a65 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a66a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a66 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a66b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a66 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a67a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a67 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a67b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a67 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3a68a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a68 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a68b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a68 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a69a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a69 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a69b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a69 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a6fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a6f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a70a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a70 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a70b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a70 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a71a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a71 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a71b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a71 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a72a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a72 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a72b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a72 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a73a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a73 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a73b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a73 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a74a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a74 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a74b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a74 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a75a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a75 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a75b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a75 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a76a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a76 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a76b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a76 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a77a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a77 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a77b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a77 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a78a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a78 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a78b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a78 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a79a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a79 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3a79b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a79 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3a7aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a7a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a7ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a7a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a7ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a7b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a7bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a7b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a7ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3a7c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a7cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3a7c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3a80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3a87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3a8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3a9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3a9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3a9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3a9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3aa0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3aa0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3aa1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3aa1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3aa2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3aa2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3aa3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3aa3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3aa4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3aa4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3aa5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3aa5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3aa6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3aa6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3aa7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3aa7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3aa8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aa8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aa9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aa9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aa9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aaaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aaab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aaba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aaca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aaea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aaeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ab0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ab1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ab2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ab3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ab4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ab5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ab6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ab7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ab8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ab9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3ab9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ab9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3abaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3abab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3abba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3abb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3abbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3abb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3abca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3abc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3abcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3abc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ac0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ac1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ac2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ac3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ac4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ac5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ac6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ac7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ac7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ac8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ac8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ac8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ac9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ac9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ac9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ac9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ac9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3acaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3aca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3acab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3aca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3acba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3acb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3acb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3acbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3acb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3acb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3acca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3acc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3acc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3accb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3acc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3acc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3acda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3acd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3acd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3acdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3acd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3acd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3acea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ace >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ace >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3aceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ace >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ace >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3acfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3acf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3acf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3acfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3acf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3acf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ad9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ad9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ad9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ad9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3adaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ada >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ada >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3adab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ada >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ada >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3adba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3adb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3adb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3adbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3adb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3adb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3adca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3adc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3adc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3adcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3adc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3adc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3adda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3add >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3add >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3addb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3add >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3add >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3adea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ade >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ade >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3adeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ade >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ade >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3adfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3adf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3adf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3adfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3adf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3adf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ae0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ae0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ae1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ae1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ae2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ae2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ae3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ae3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ae4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ae4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ae5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ae5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ae6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ae6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ae7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ae7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ae8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ae8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ae9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ae9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ae9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aeaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aeab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aeba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aeb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aeb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aeca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aeda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aedb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aeea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aeeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3aefa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3aefb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3aef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3aef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3af0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3af1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3af2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3af3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3af4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3af5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3af6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3af7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3af7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3af8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3af9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3af9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3af9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3afaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3afa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3afab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3afa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3afba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3afb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3afbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3afb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3afca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3afc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3afcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3afc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3b27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3b28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3b3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3b3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3b79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_3b7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3b7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3b7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3b7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3b80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3b87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3b8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3b9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3b9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3b9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3b9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ba0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ba0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ba1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ba1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ba2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ba2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ba3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ba3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ba4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ba4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ba5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ba5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ba6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ba6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ba7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ba7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ba8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3ba8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3ba9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3ba9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ba9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ba9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3baaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3baa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3baa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3baab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3baa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3baa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3baba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3babb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3baca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3badb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3baea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3baeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3baf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3baf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3baf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3baf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3bb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3bb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_3bbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3bbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3bbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3bbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3bbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3bbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3c00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c00 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c00 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c01 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c01 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c02 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c02 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c03 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c03 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c04 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c04 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c05 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c05 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c06 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c06 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c07 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c07 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c08 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c08 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c09 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c09 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c0f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c10 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c10 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c11 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c11 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c12 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c12 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c13 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c13 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c14 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c14 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c15 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c15 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c16 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c16 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c17 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c17 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c18 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c18 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c19 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c19 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c1f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c20 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c20 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c21 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c21 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c22 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c22 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c23 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c23 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c24 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c24 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c25 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c25 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c26 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c26 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c27 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3c27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c27 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c28 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c28 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c29 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c29 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c2f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c30 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c30 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c31 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c31 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c32 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c32 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c33 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c33 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c34 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c34 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c35 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c35 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c36 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c36 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c37 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c37 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c38 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c38 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c39 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_3c39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c39 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3c3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c3a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c3a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c3b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c3b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3c3c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3c3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3c3c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3c40a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c40 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c40b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c40 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c41a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c41 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c41b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c41 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c42a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c42 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c42b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c42 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c43a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c43 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c43b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c43 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c44a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c44 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c44b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c44 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c45a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c45 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c45b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c45 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c46a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c46 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c46b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c46 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c47a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c47 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c47b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c47 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c48a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c48 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c48b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c48 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c49a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c49 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c49b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c49 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c4fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c4f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c50a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c50 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c50b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c50 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c51a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c51 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c51b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c51 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c52a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c52 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c52b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c52 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c53a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c53 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c53b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c53 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c54a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c54 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c54b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c54 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c55a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c55 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c55b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c55 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c56a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c56 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c56b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c56 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c57a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c57 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c57b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c57 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c58a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c58 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c58b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c58 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c59a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c59 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c59b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c59 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c5fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c5f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c60a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c60 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c60b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c60 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c61a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c61 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c61b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c61 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c62a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c62 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c62b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c62 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c63a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c63 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c63b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c63 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c64a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c64 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c64b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c64 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c65a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c65 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c65b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c65 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c66a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c66 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c66b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c66 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c67a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c67 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c67b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c67 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3c68a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c68 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c68b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c68 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c69a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c69 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c69b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c69 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c6fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c6f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c70a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c70 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c70b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c70 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c71a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c71 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c71b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c71 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c72a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c72 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c72b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c72 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c73a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c73 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c73b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c73 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c74a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c74 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c74b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c74 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c75a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c75 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c75b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c75 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c76a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c76 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c76b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c76 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c77a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c77 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c77b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c77 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c78a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c78 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c78b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c78 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c79a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c79 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3c79b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c79 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3c7aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c7a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c7ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c7a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c7ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c7b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c7bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c7b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c7ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3c7c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c7cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3c7c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3c80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3c87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3c8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3c9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3c9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3c9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3c9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ca0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ca0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ca1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ca1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ca2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ca2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ca3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ca3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ca4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ca4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ca5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ca5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ca6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ca6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ca7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ca7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ca8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ca8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ca9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ca9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ca9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3caaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3caa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3caa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3caab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3caa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3caa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3caba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3caca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3caea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3caeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3caf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3caf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3caf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3caf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3cb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3cbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cbb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cbb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3cbc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3cbc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cc0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cc1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cc2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cc3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cc4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cc5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cc6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cc7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3cc7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cc8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3cc8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3cc8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cc9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3cc9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cc9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cc9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3cc9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ccaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3cca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ccab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3cca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ccba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ccb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ccb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ccbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ccb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ccb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ccca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ccc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ccc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ccc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ccc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ccda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ccd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ccd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ccdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ccd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ccd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ccea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3cce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cce >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3cce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ccfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ccf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ccf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ccfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ccf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ccf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cd9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cd9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cd9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cdaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cda >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cdab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cda >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cdba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cdb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cdbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cdb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cdca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cdc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cdcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cdc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cdda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cdd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cdd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cdea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cde >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cdeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cde >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3cdfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cdf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3cdfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cdf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ce0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ce0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ce1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ce1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ce2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ce2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ce3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ce3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ce4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ce4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ce5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ce5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ce6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ce6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ce7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ce7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ce8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ce8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ce9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ce9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ce9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ceaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ceab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ceba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ceb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ceb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ceca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ceda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ced >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cedb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ced >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ceea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ceeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cefa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cefb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cf0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cf1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cf2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cf3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cf4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cf5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cf6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cf7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3cf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cf8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cf9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3cf9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cf9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3cfaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cfa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cfab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cfa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cfba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cfb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cfbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3cfb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3cfca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3cfc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3cfcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3cfc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3d27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3d28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3d3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3d3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3d79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_3d7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3d7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3d7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3d7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3d80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3d87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3d8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3d9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3d9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3d9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3d9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3da0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3da0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3da1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3da1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3da2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3da2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3da3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3da3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3da4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3da4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3da5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3da5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3da6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3da6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3da7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3da7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3da8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3da8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3da9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3da9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3da9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3da9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3daaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3daa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3daa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3daab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3daa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3daa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3daba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3dab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3dabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3dab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3daca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3dac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3dacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3dac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3dada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3dad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3dadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3dad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3daea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3dae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3daeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3dae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3dafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3daf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3daf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3dafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3daf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3daf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3db0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3db1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3db2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3db3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3db4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3db5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3db6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3db7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3db7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3db8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3db9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3db9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3db9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_3dbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3dbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3dbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3dbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3dbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3dbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3dbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3dbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3dbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3e00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e00 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e00 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e01 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e01 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e02 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e02 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e03 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e03 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e04 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e04 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e05 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e05 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e06 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e06 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e07 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e07 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e08 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e08 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e09 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e09 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e0f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e10 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e10 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e11 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e11 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e12 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e12 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e13 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e13 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e14 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e14 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e15 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e15 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e16 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e16 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e17 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e17 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e18 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e18 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e19 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e19 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e1f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e20 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e20 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e21 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e21 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e22 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e22 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e23 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e23 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e24 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e24 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e25 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e25 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e26 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e26 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e27 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_3e27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e27 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e28 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e28 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e29 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e29 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2d >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2e >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e2f >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e30 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e30 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e31 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e31 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e32 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e32 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e33 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e33 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e34 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e34 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e35 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e35 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e36 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e36 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e37 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e37 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e38 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e38 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e39 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_3e39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e39 >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3e3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e3a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e3a >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e3b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e3b >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3e3c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_3e3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 303c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3e3c >> 9) & 7;
  uint16 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3e40a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e40 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e40b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e40 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e41a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e41 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e41b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e41 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e42a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e42 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e42b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e42 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e43a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e43 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e43b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e43 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e44a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e44 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e44b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e44 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e45a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e45 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e45b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e45 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e46a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e46 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e46b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e46 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e47a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e47 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e47b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3040, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e47 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e48a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e48 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e48b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e48 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e49a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e49 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e49b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e49 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e4fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3048, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e4f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e50a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e50 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e50b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e50 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e51a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e51 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e51b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e51 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e52a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e52 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e52b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e52 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e53a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e53 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e53b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e53 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e54a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e54 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e54b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e54 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e55a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e55 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e55b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e55 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e56a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e56 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e56b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e56 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e57a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e57 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e57b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3050, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e57 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e58a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e58 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e58b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e58 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e59a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e59 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e59b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e59 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e5fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3058, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e5f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e60a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e60 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e60b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e60 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e61a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e61 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e61b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e61 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e62a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e62 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e62b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e62 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e63a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e63 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e63b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e63 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e64a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e64 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e64b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e64 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e65a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e65 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e65b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e65 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e66a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e66 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e66b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e66 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e67a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e67 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e67b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3060, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e67 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 2;
}

void cpu_op_3e68a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e68 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e68b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e68 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e69a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e69 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e69b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e69 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6da(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6db(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6d >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6ea(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6eb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6e >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6fa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e6fb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3068, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e6f >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e70a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e70 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e70b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e70 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e71a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e71 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e71b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e71 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e72a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e72 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e72b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e72 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e73a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e73 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e73b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e73 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e74a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e74 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e74b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e74 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e75a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e75 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e75b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e75 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e76a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e76 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e76b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e76 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e77a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e77 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e77b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1f8, bits 3070, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e77 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e78a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e78 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e78b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3078, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e78 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e79a(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e79 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3e79b(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 3079, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e79 >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 6;
}

void cpu_op_3e7aa(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e7a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e7ab(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307a, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e7a >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e7ba(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e7b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e7bb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307b, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e7b >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e7ca(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3e7c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e7cb(t_ipc *ipc) /* MOVEA */ {
  /* mask f1ff, bits 307c, mnemonic 22, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 2, stype 12, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3e7c >> 9) & 7;

  ADDRREG(dstreg) = (sint32)(sint16)srcdata;
  PC+= 4;
}

void cpu_op_3e80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3e87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3e8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3e9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3e9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3e9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3e9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ea0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ea0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ea1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ea1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ea2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ea2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ea3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ea3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ea4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ea4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ea5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ea5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ea6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ea6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ea7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ea7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ea8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ea8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ea9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ea9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ea9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eaaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eaab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eaba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eaca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ead >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ead >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eaea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eaeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3eb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3ebaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ebab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ebba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ebb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ebbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ebb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ebca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3ebc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ebcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3ebc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ec0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ec1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ec2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ec3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ec4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ec5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ec6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ec7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3ec7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ec8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ec8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec8 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ec8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ec9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ec9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ec9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ec9 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ec9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ecaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3eca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ecab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eca >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3eca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ecba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ecb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ecb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ecbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ecb >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ecb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ecca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ecc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ecc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3eccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ecc >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ecc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ecda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ecd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ecd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ecdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ecd >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ecd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ecea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ece >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ece >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3eceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ece >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ece >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ecfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ecf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ecf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ecfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ecf >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3ecf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ed9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ed9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ed9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ed9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3edaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eda >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3edab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eda >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3edba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3edb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3edb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3edbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3edb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3edb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3edca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3edc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3edc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3edcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3edc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3edc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3edda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3edd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3edd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3eddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3edd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3edd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3edea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ede >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ede >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3edeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ede >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ede >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3edfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3edf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3edf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3edfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3edf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3edf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ee0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ee0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ee1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ee1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ee2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ee2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ee3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ee3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ee4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ee4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ee5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ee5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ee6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ee6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ee7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3ee7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3ee8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ee8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ee9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ee9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ee9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eeaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eeab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eeba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eeb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eeb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eeca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eeda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eedb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eeea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eeeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3eefa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3eefb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3eef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3eef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ef0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ef1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ef2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ef3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ef4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ef5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ef6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ef7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 30f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3ef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3ef8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3ef9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3ef9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3ef9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3efaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3efa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3efab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3efa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3efba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3efb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3efbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3efb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3efca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3efc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3efcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 30fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3efc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f00 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f01 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f02 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f03 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f04 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f05 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f06 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f07 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f08 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f09 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f0f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_3f27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_3f28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3f3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 313c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3f3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f48 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f49 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f4f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3f79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 3179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_3f7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3f7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3f7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 317c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3f7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3f80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f80 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f81 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f82 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f83 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f84 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f85 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f86 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f87 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x3f87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f88 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f89 >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8a >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8b >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8c >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8d >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8e >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f8f >> 0) & 7;
  uint16 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x3f8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3f9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3f9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 3198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3f9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3f9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3fa0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3fa0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3fa1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3fa1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3fa2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3fa2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3fa3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3fa3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3fa4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3fa4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3fa5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3fa5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3fa6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3fa6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3fa7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_3fa7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_3fa8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fa8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fa9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fa9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fa9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3faaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3faa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3faa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3faab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3faa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3faa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3faba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3faca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3facb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3faea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3faeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3faf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3faf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3faf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3faf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 31b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x3fb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_3fb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_3fbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x3fbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_3fbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3fbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_3fbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 31bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x3fbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 outdata = srcdata;

  storeword(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

