<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro E-2011.03L, Build 002R, Mar 15 2011
#install: C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\synpbase
#OS:  6.1
#Hostname: L25096

#Implementation: impl1

#Tue Oct 25 15:57:17 2011

$ Start of Compile
#Tue Oct 25 15:57:17 2011

Synopsys Verilog Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\synpbase\lib\lucent\ecp3.v"
@I::"C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\cae_library\synthesis\verilog\ecp3.v"
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\params\ddr3_sdram_mem_params.v"
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_params.v"
@I:"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_params.v":"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\core\ddr_p_eval\ddr3core\src\params\ddr3_sdram_mem_params.v"
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\led_15seg_drv.v"
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\lfsr128.v"
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v"
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v"
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v"
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v":15:9:15:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v":26:9:26:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v":27:9:27:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v":33:9:33:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v":34:9:34:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v":40:9:40:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v":41:9:41:17|Unrecognized synthesis directive attribute
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\jitter_filter.v"
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v"
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v":22:9:22:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v":23:9:23:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v":24:9:24:17|Unrecognized synthesis directive attribute
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v"
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":53:9:53:17|Unrecognized synthesis directive attribute
@N: CG346 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":75:27:75:35|Read full_case directive 
@N: CG347 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":75:37:75:49|Read parallel_case directive 
@W: CG286 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":75:3:75:6|Case statement has both a full_case directive and a default clause.  The full_case directive is ignored.
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":245:9:245:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":246:9:246:17|Unrecognized synthesis directive attribute
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_pll.v"
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_pll.v":9:62:9:70|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_pll.v":65:13:65:21|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_pll.v":66:13:66:21|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_pll.v":67:13:67:21|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_pll.v":68:13:68:21|Unrecognized synthesis directive attribute
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v"
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":35:9:35:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":40:9:40:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":42:9:42:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":44:9:44:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":74:9:74:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":85:9:85:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":86:9:86:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":87:9:87:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":97:10:97:18|Unrecognized synthesis directive attribute
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr3core_bb.v"
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr3core_bb.v":80:9:80:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr3core_bb.v":90:9:90:17|Unrecognized synthesis directive attribute
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v"
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v":74:9:74:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v":86:9:86:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v":109:9:109:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v":111:9:111:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v":113:9:113:17|Unrecognized synthesis directive attribute
@W: CS141 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v":221:9:221:17|Unrecognized synthesis directive attribute
@I::"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module ddr3_test_top
@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr3core_bb.v":9:7:9:14|Synthesizing module ddr3core

@N: CG364 :"C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\cae_library\synthesis\verilog\ecp3.v":457:7:457:9|Synthesizing module INV

@N: CG364 :"C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\cae_library\synthesis\verilog\ecp3.v":1029:7:1029:9|Synthesizing module VLO

@N: CG364 :"C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\cae_library\synthesis\verilog\ecp3.v":1552:7:1552:13|Synthesizing module EHXPLLF

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_pll.v":8:7:8:14|Synthesizing module ddr3_pll

@N: CG364 :"C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\cae_library\synthesis\verilog\ecp3.v":1785:7:1785:13|Synthesizing module DQSDLLB

@N: CG364 :"C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\cae_library\synthesis\verilog\ecp3.v":258:7:258:13|Synthesizing module FD1S3DX

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":15:7:15:17|Synthesizing module pll_control

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v":1:7:1:14|Synthesizing module clk_stop

@W: CG133 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v":17:10:17:18|No assignment to cnt_start
@W: CG133 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v":21:14:21:20|No assignment to stop_ff
@N: CG364 :"C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\cae_library\synthesis\verilog\ecp3.v":1791:7:1791:15|Synthesizing module ECLKSYNCA

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v":4:7:4:15|Synthesizing module clk_phase

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\jitter_filter.v":24:7:24:19|Synthesizing module jitter_filter

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":6:7:6:15|Synthesizing module ddr3_clks

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v":9:7:9:24|Synthesizing module ddr3_sdram_mem_top

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\lfsr128.v":2:7:2:13|Synthesizing module lfsr128

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":36:7:36:18|Synthesizing module data_gen_chk

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":37:7:37:16|Synthesizing module ddr_ulogic

@W: CG360 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":124:28:124:34|No assignment to wire RankSel

@W: CG360 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":125:28:125:30|No assignment to wire Odt

@W: CL265 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":293:0:293:5|Pruning bit 1 of Bl_Mode[1:0] - not in use ...

@W: CL190 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":293:0:293:5|Optimizing register bit cmd[3] to a constant 0
@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":293:0:293:5|Pruning Register bit 3 of cmd[3:0] 

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\led_15seg_drv.v":2:7:2:19|Synthesizing module led_15seg_drv

@N: CG364 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":36:7:36:19|Synthesizing module ddr3_test_top

@W: CL169 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Pruning Register write_num[25:0] 

@W: CL169 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Pruning Register init_done_det 

@W: CL265 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Pruning bit 22 of data_0_cnt[22:0] - not in use ...

@W: CL265 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Pruning bit 21 of data_0_cnt[22:0] - not in use ...

@W: CL265 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Pruning bit 22 of data_1_cnt[22:0] - not in use ...

@W: CL265 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Pruning bit 21 of data_1_cnt[22:0] - not in use ...

@W: CL265 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Pruning bit 25 of read_num[25:0] - not in use ...

@W: CL265 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Pruning bit 24 of read_num[25:0] - not in use ...

@W: CL265 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Pruning bit 23 of read_num[25:0] - not in use ...

@N: CL201 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\led_15seg_drv.v":54:0:54:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\led_15seg_drv.v":54:0:54:5|Pruning Register bit 5 of seg[14:0] 

@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\led_15seg_drv.v":54:0:54:5|Pruning Register bit 4 of seg[14:0] 

@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\led_15seg_drv.v":54:0:54:5|Pruning Register bit 3 of seg[14:0] 

@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\led_15seg_drv.v":54:0:54:5|Pruning Register bit 2 of seg[14:0] 

@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\led_15seg_drv.v":54:0:54:5|Pruning Register bit 1 of seg[14:0] 

@N: CL201 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":293:0:293:5|Trying to extract state machine for register cmdgen
Extracted state machine for register cmdgen
State machine has 7 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":253:0:253:5|Pruning Register bit 6 of addr_interval[8:0] 

@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":253:0:253:5|Pruning Register bit 5 of addr_interval[8:0] 

@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":253:0:253:5|Pruning Register bit 1 of addr_interval[8:0] 

@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":293:0:293:5|Pruning Register bit 4 of cmd_burst_cnt[4:0] 

@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":293:0:293:5|Pruning Register bit 3 of cmd_burst_cnt[4:0] 

@W: CL190 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":253:0:253:5|Optimizing register bit addr_interval[0] to a constant 0
@W: CL190 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":293:0:293:5|Optimizing register bit cmd_burst_cnt[2] to a constant 0
@W: CL260 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":293:0:293:5|Pruning Register bit 2 of cmd_burst_cnt[2:0] 

@W: CL169 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":253:0:253:5|Pruning Register addr_interval[0] 

@N: CL201 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v":59:0:59:5|Trying to extract state machine for register stop_mem
Extracted state machine for register stop_mem
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL159 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v":4:14:4:17|Input lock is unused
@N: CL201 :"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":66:0:66:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 25 15:57:18 2011

###########################################################]
Pre-mapping Report (contents appended below)
@N:"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\synlog\ecp3_ddr3_impl1_premapping.srr"
Synopsys Lattice Technology Pre-mapping, Version maplat, Build 118R, Built May  4 2011 10:54:50
Copyright (C) 1994-2011, Synopsys Inc.  All Rights Reserved
Product Version E-2011.03L
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 

Finished Pre Mapping Phase. (Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Pre Mapping successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 25 15:57:19 2011

###########################################################]
Mapping Report (contents appended below)
@N:"C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\synlog\ecp3_ddr3_impl1_LATTICE-ECP3_Mapper.srr"
Synopsys Lattice Technology Mapper, Version maplat, Build 118R, Built May  4 2011 10:54:50
Copyright (C) 1994-2011, Synopsys Inc.  All Rights Reserved
Product Version E-2011.03L
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF203 |Set autoconstraint_io 


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Found counter in view:work.ddr3_test_top(verilog) inst data_0_cnt[20:0]
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Found counter in view:work.ddr3_test_top(verilog) inst data_1_cnt[20:0]
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Found counter in view:work.ddr3_test_top(verilog) inst hb_cnt[25:0]
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":142:0:142:5|Found counter in view:work.ddr3_test_top(verilog) inst read_num[22:0]
Encoding state machine work.pll_control(verilog)-state[7:0]
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":216:0:216:5|Found counter in view:work.pll_control(verilog) inst retry_cnt[7:0]
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":200:0:200:5|Found counter in view:work.pll_control(verilog) inst timer[7:0]
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v":190:0:190:5|Found counter in view:work.pll_control(verilog) inst phase[3:0]
Encoding state machine work.clk_stop(verilog)-stop_mem[3:0]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\jitter_filter.v":36:0:36:5|Found counter in view:work.jitter_filter_filter_0(verilog) inst counter[6:0]
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\jitter_filter.v":36:0:36:5|Found counter in view:work.jitter_filter_filter_1(verilog) inst counter[6:0]
Encoding state machine work.ddr_ulogic(verilog)-cmdgen[6:0]
original code -> new code
   0000 -> 0000001
   0010 -> 0000010
   0011 -> 0000100
   0100 -> 0001000
   0101 -> 0010000
   0110 -> 0100000
   0111 -> 1000000
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":430:0:430:5|Found counter in view:work.ddr_ulogic(verilog) inst sngl_cmd_cnt[4:0]
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":190:0:190:5|Found counter in view:work.ddr_ulogic(verilog) inst init_cnt[15:0]
@N: MF179 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":376:28:376:54|Found 5 bit by 5 bit '==' comparator, 'clr_cmd_cnt5'
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":268:0:268:5|Found counter in view:work.data_gen_chk(verilog) inst seqd32e[31:0]
@N:"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":173:0:173:5|Found counter in view:work.data_gen_chk(verilog) inst seqd32[31:0]
@N: MF179 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":320:24:320:65|Found 8 bit by 8 bit '==' comparator, 'un1_exp_data'
@N: MF179 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":321:24:321:66|Found 8 bit by 8 bit '==' comparator, 'un1_exp_data_1'
@N: MF179 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":322:24:322:67|Found 8 bit by 8 bit '==' comparator, 'un1_exp_data_2'
@N: MF179 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":323:24:323:67|Found 8 bit by 8 bit '==' comparator, 'un1_exp_data_3'
@N: MF179 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":325:24:325:67|Found 8 bit by 8 bit '==' comparator, 'un1_exp_data_4'
@N: MF179 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":326:24:326:67|Found 8 bit by 8 bit '==' comparator, 'un1_exp_data_5'
@N: MF179 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":327:24:327:67|Found 8 bit by 8 bit '==' comparator, 'un1_exp_data_6'
@N: MF179 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":328:24:328:67|Found 8 bit by 8 bit '==' comparator, 'un1_exp_data_7'
Encoding state machine work.led_15seg_drv(verilog)-state[11:0]
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[96] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[95] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[94] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[93] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[92] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[91] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[90] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[89] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[88] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[87] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[86] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[85] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[84] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[83] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[82] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[81] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[80] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[79] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[78] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[77] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[76] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[75] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[74] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[73] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[72] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[71] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[70] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[69] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[68] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[67] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[66] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[65] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128exp.q[64] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[96] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[95] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[94] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[93] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[92] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[91] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[90] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[89] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[88] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[87] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[86] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[85] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[84] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[83] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[82] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[81] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[80] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[79] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[78] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[77] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[76] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[75] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[74] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[73] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[72] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[71] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[70] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[69] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[68] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[67] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[66] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[65] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\lfsr128.v":23:0:23:5|Removing sequential instance U_lfsr128.q[64] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 82MB)

@W: BN132 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":299:0:299:5|Removing instance u_ddr_ulogic.U_data_gen_chk.read_data_valid_d,  because it is equivalent to instance u_ddr_ulogic.read_data_valid_d


#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
                          read_num[22:0]:C              Not Done
      u_ddr3_sdram_mem_top.clocking.good:C              Not Done
u_ddr3_sdram_mem_top.clocking.clk_stop.reset_datapath_ff2:C              Not Done
u_ddr3_sdram_mem_top.clocking.clk_stop.stop_gate_ff_pos:C              Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 82MB)


@W: FX739 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v":92:32:92:35|Removed BUFG instance sclk_cb because it is cascaded to another clock buffer u_ddr3_sdram_mem_top.clocking.pll.CLKOK_inferred_clock_cb.

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:01s; Memory used current: 80MB peak: 82MB)

@N: BN114 :|Removing instance u_ddr_ulogic.un2_addr_wr_pt_0 of black_box view:LUCENT.MULT18X18C(PRIM) because there are no references to its outputs 
@N: BN114 :|Removing instance u_ddr_ulogic.un2_addr_wr_pt of black_box view:LUCENT.MULT18X18C(PRIM) because there are no references to its outputs 
@N: BN114 :|Removing instance u_ddr_ulogic.un3_addr_rd_pt_0 of black_box view:LUCENT.MULT18X18C(PRIM) because there are no references to its outputs 
@N: BN114 :|Removing instance u_ddr_ulogic.un3_addr_rd_pt of black_box view:LUCENT.MULT18X18C(PRIM) because there are no references to its outputs 

Starting Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 82MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 82MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:01s; Memory used current: 80MB peak: 82MB)

@W: BN132 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":253:0:253:5|Removing instance u_ddr_ulogic.addr_wr[1],  because it is equivalent to instance u_ddr_ulogic.addr_wr[0]
@W: BN132 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":253:0:253:5|Removing instance u_ddr_ulogic.addr_rd[1],  because it is equivalent to instance u_ddr_ulogic.addr_rd[0]
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":253:0:253:5|Removing sequential instance u_ddr_ulogic.addr_wr[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@N: BN116 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":253:0:253:5|Removing sequential instance u_ddr_ulogic.addr_rd[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 

Finished preparing to map (Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 82MB)


Finished technology mapping (Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 82MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.44ns		 549 /       766
   2		0h:00m:01s		    -0.44ns		 549 /       766
------------------------------------------------------------

@N: FX103 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":173:0:173:5|Instance "u_ddr_ulogic.U_data_gen_chk.seqd32e_0_i" with "127" loads has been replicated "1" time(s) due to a soft fanout limit of "100" 
@N: FX103 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v":268:0:268:5|Instance "u_ddr_ulogic.U_data_gen_chk.seqd32ee_0_i" with "127" loads has been replicated "1" time(s) due to a soft fanout limit of "100" 
@N: FX104 |Net "dip_sw_c[4]" with "128" loads has been buffered by "2" buffers due to a soft fanout limit of "100" 
@N: FX103 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v":449:0:449:5|Instance "u_ddr_ulogic.clr_gen" with "315" loads has been replicated "3" time(s) due to a soft fanout limit of "100" 
Net buffering Report for view:work.ddr3_test_top(verilog):
Added 2 Buffers
Added 3 Registers via replication
Added 2 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:02s; Memory used current: 81MB peak: 82MB)


Finished restoring hierarchy (Time elapsed 0h:00m:02s; Memory used current: 81MB peak: 82MB)

Writing Analyst data base C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\ecp3_ddr3_impl1.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:03s; Memory used current: 81MB peak: 82MB)

Writing EDIF Netlist and constraint files
E-2011.03L

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:03s; Memory used current: 85MB peak: 86MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:03s; Memory used current: 84MB peak: 86MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 

Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:03s; Memory used current: 84MB peak: 86MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:03s; Memory used current: 84MB peak: 86MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:03s; Memory used current: 84MB peak: 86MB)

@W: MT246 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v":159:9:159:19|Blackbox ddr3core is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":89:10:89:13|Blackbox ECLKSYNCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v":61:11:61:23|Blackbox DQSDLLB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\work\swdemoproject\versaboard\dk-ecp3-ddr3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_pll.v":50:12:50:20|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock ddr3_test_top|clk_in with period 5.00ns. A user-defined clock should be declared on object "p:clk_in"

@W: MT420 |Found inferred clock ddr3_clks|eclk_inferred_clock with period 5.00ns. A user-defined clock should be declared on object "n:u_ddr3_sdram_mem_top.clocking.eclk"

@W: MT420 |Found inferred clock ddr3_clks|clkos with period 5.00ns. A user-defined clock should be declared on object "n:u_ddr3_sdram_mem_top.clocking.clkos"

@W: MT420 |Found inferred clock ddr3_pll|CLKOK_inferred_clock with period 5.00ns. A user-defined clock should be declared on object "n:u_ddr3_sdram_mem_top.clocking.pll.CLKOK"



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 25 15:57:23 2011
#


Top view:               ddr3_test_top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 0.339

                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                    Frequency     Frequency     Period        Period        Slack     Type         Group              
------------------------------------------------------------------------------------------------------------------------------------
ddr3_clks|clkos                   200.0 MHz     560.7 MHz     5.000         1.784         1.731     inferred     Inferred_clkgroup_2
ddr3_clks|eclk_inferred_clock     200.0 MHz     901.1 MHz     5.000         1.110         3.890     inferred     Inferred_clkgroup_1
ddr3_pll|CLKOK_inferred_clock     200.0 MHz     324.8 MHz     5.000         3.079         1.921     inferred     Inferred_clkgroup_0
ddr3_test_top|clk_in              200.0 MHz     264.1 MHz     5.000         3.786         1.214     inferred     Inferred_clkgroup_3
System                            200.0 MHz     305.9 MHz     5.000         3.269         1.731     system       system_clkgroup    
====================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
System                         System                         |  5.000       1.731  |  No paths    -      |  No paths    -      |  No paths    -    
System                         ddr3_pll|CLKOK_inferred_clock  |  5.000       2.615  |  No paths    -      |  No paths    -      |  No paths    -    
System                         ddr3_test_top|clk_in           |  5.000       4.371  |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_pll|CLKOK_inferred_clock  System                         |  5.000       0.339  |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_pll|CLKOK_inferred_clock  ddr3_pll|CLKOK_inferred_clock  |  5.000       1.921  |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_pll|CLKOK_inferred_clock  ddr3_test_top|clk_in           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_clks|eclk_inferred_clock  ddr3_pll|CLKOK_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_clks|eclk_inferred_clock  ddr3_clks|eclk_inferred_clock  |  5.000       3.890  |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_clks|clkos                System                         |  5.000       3.776  |  No paths    -      |  No paths    -      |  5.000       3.733
ddr3_clks|clkos                ddr3_clks|clkos                |  No paths    -      |  5.000       3.216  |  No paths    -      |  2.500       1.731
ddr3_test_top|clk_in           System                         |  5.000       3.936  |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_test_top|clk_in           ddr3_pll|CLKOK_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_test_top|clk_in           ddr3_clks|clkos                |  No paths    -      |  No paths    -      |  Diff grp    -      |  No paths    -    
ddr3_test_top|clk_in           ddr3_test_top|clk_in           |  5.000       1.214  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                Starting            User           Arrival     Required          
Name                Reference           Constraint     Time        Time         Slack
                    Clock                                                            
-------------------------------------------------------------------------------------
clk_in              NA                  NA             NA          NA           NA   
dip_sw[0]           System (rising)     NA             0.000       3.198             
dip_sw[1]           System (rising)     NA             0.000       3.198             
dip_sw[2]           System (rising)     NA             0.000       3.525             
dip_sw[3]           System (rising)     NA             0.000       3.525             
dip_sw[4]           System (rising)     NA             0.000       2.937             
dip_sw[5]           System (rising)     NA             0.000       2.615             
em_ddr_data[0]      System (rising)     NA             0.000       5.000             
em_ddr_data[1]      System (rising)     NA             0.000       5.000             
em_ddr_data[2]      System (rising)     NA             0.000       5.000             
em_ddr_data[3]      System (rising)     NA             0.000       5.000             
em_ddr_data[4]      System (rising)     NA             0.000       5.000             
em_ddr_data[5]      System (rising)     NA             0.000       5.000             
em_ddr_data[6]      System (rising)     NA             0.000       5.000             
em_ddr_data[7]      System (rising)     NA             0.000       5.000             
em_ddr_data[8]      System (rising)     NA             0.000       5.000             
em_ddr_data[9]      System (rising)     NA             0.000       5.000             
em_ddr_data[10]     System (rising)     NA             0.000       5.000             
em_ddr_data[11]     System (rising)     NA             0.000       5.000             
em_ddr_data[12]     System (rising)     NA             0.000       5.000             
em_ddr_data[13]     System (rising)     NA             0.000       5.000             
em_ddr_data[14]     System (rising)     NA             0.000       5.000             
em_ddr_data[15]     System (rising)     NA             0.000       5.000             
em_ddr_dqs[0]       System (rising)     NA             0.000       5.000             
em_ddr_dqs[1]       System (rising)     NA             0.000       5.000             
reset_n             System (rising)     NA             0.000       3.144             
=====================================================================================


Output Ports: 

Port                Starting                                   User           Arrival     Required          
Name                Reference                                  Constraint     Time        Time         Slack
                    Clock                                                                                   
------------------------------------------------------------------------------------------------------------
em_ddr_addr[0]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[1]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[2]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[3]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[4]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[5]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[6]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[7]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[8]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[9]      System (rising)                            NA             0.000       5.000             
em_ddr_addr[10]     System (rising)                            NA             0.000       5.000             
em_ddr_addr[11]     System (rising)                            NA             0.000       5.000             
em_ddr_addr[12]     System (rising)                            NA             0.000       5.000             
em_ddr_ba[0]        System (rising)                            NA             0.000       5.000             
em_ddr_ba[1]        System (rising)                            NA             0.000       5.000             
em_ddr_ba[2]        System (rising)                            NA             0.000       5.000             
em_ddr_cas_n        System (rising)                            NA             0.000       5.000             
em_ddr_cke[0]       System (rising)                            NA             0.000       5.000             
em_ddr_clk[0]       System (rising)                            NA             0.000       5.000             
em_ddr_cs_n[0]      System (rising)                            NA             0.000       5.000             
em_ddr_data[0]      System (rising)                            NA             0.000       5.000             
em_ddr_data[1]      System (rising)                            NA             0.000       5.000             
em_ddr_data[2]      System (rising)                            NA             0.000       5.000             
em_ddr_data[3]      System (rising)                            NA             0.000       5.000             
em_ddr_data[4]      System (rising)                            NA             0.000       5.000             
em_ddr_data[5]      System (rising)                            NA             0.000       5.000             
em_ddr_data[6]      System (rising)                            NA             0.000       5.000             
em_ddr_data[7]      System (rising)                            NA             0.000       5.000             
em_ddr_data[8]      System (rising)                            NA             0.000       5.000             
em_ddr_data[9]      System (rising)                            NA             0.000       5.000             
em_ddr_data[10]     System (rising)                            NA             0.000       5.000             
em_ddr_data[11]     System (rising)                            NA             0.000       5.000             
em_ddr_data[12]     System (rising)                            NA             0.000       5.000             
em_ddr_data[13]     System (rising)                            NA             0.000       5.000             
em_ddr_data[14]     System (rising)                            NA             0.000       5.000             
em_ddr_data[15]     System (rising)                            NA             0.000       5.000             
em_ddr_dm[0]        System (rising)                            NA             3.269       5.000             
em_ddr_dm[1]        System (rising)                            NA             3.269       5.000             
em_ddr_dqs[0]       System (rising)                            NA             0.000       5.000             
em_ddr_dqs[1]       System (rising)                            NA             0.000       5.000             
em_ddr_odt[0]       System (rising)                            NA             0.000       5.000             
em_ddr_ras_n        System (rising)                            NA             0.000       5.000             
em_ddr_reset_n      System (rising)                            NA             3.269       5.000             
em_ddr_we_n         System (rising)                            NA             0.000       5.000             
oled[0]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.992       5.000             
oled[1]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.954       5.000             
oled[2]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.954       5.000             
oled[3]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.954       5.000             
oled[4]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             4.661       5.000             
oled[5]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             4.035       5.000             
oled[6]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             4.536       5.000             
seg[0]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             4.040       5.000             
seg[1]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             4.040       5.000             
seg[2]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             4.040       5.000             
seg[3]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             4.040       5.000             
seg[4]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             4.040       5.000             
seg[5]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             4.040       5.000             
seg[6]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.910       5.000             
seg[7]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.910       5.000             
seg[8]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.910       5.000             
seg[9]              ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.910       5.000             
seg[10]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.910       5.000             
seg[11]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.910       5.000             
seg[12]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.910       5.000             
seg[13]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.910       5.000             
seg[14]             ddr3_pll|CLKOK_inferred_clock (rising)     NA             3.910       5.000             
============================================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfe3_35ea-8

Register bits: 774 of 33264 (2%)
PIC Latch:       0
I/O cells:       33


Details:
CCU2C:          162
FD1P3BX:        86
FD1P3DX:        371
FD1S3BX:        19
FD1S3DX:        298
GSR:            1
IB:             8
INV:            14
OB:             25
ORCALUT4:       552
PFUMX:          4
PUR:            1
VHI:            1
VLO:            1
false:          14
true:           14
Mapper successful!
Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Oct 25 15:57:23 2011

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
