// Seed: 167757487
module module_0;
  always id_1 <= 1'b0;
endmodule
module module_1 (
    output tri0 id_0
);
  assign id_0 = 1 + 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input logic id_9,
    input tri1 id_10,
    output logic id_11,
    input tri id_12,
    inout logic id_13,
    output wand id_14,
    input supply1 id_15
);
  always id_13 <= #1 id_9;
  always $display(1);
  always_comb id_11 <= -id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
