// Seed: 1720673834
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout uwire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1 & 1'b0;
  assign id_3 = -1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input wire id_2
    , id_7,
    output wire id_3,
    output tri0 id_4,
    input supply0 id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
module module_2 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
