{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement\/init(mappings:externalSignals:signals:clocks:)"},"schemaVersion":{"minor":3,"patch":0,"major":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"mappings"},{"text":": [","kind":"text"},{"text":"MachineInstance","preciseIdentifier":"s:12VHDLMachines15MachineInstanceV","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineInstance","kind":"typeIdentifier"},{"text":" : ","kind":"text"},{"text":"MachineMapping","preciseIdentifier":"s:12VHDLMachines14MachineMappingV","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineMapping","kind":"typeIdentifier"},{"text":"], ","kind":"text"},{"text":"externalSignals","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV","kind":"typeIdentifier"},{"text":"], ","kind":"text"},{"text":"signals","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"LocalSignal","preciseIdentifier":"s:11VHDLParsing11LocalSignalV","kind":"typeIdentifier"},{"text":"], ","kind":"text"},{"text":"clocks","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"Clock","preciseIdentifier":"s:12VHDLMachines5ClockV","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock","kind":"typeIdentifier"},{"text":"])","kind":"text"}],"platforms":["Linux"],"languages":["swift"]}]},{"kind":"parameters","parameters":[{"content":[{"inlineContent":[{"type":"text","text":"The signal mappings for each machine instance."}],"type":"paragraph"}],"name":"mappings"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The external signals in the arrangement."}]}],"name":"externalSignals"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The local (global in machine scope) signals to the arrangement."}]}],"name":"signals"},{"content":[{"type":"paragraph","inlineContent":[{"text":"The clocks in the arrangement. It is assumed that clocks are not local to the arrangement.","type":"text"},{"text":" ","type":"text"},{"text":"If you are synthesising clocks (i.e. through PLL or DCM) within the arrangement, then use local","type":"text"},{"text":" ","type":"text"},{"code":"signals","type":"codeVoice"},{"text":".","type":"text"}]}],"name":"clocks"}]},{"kind":"content","content":[{"type":"heading","anchor":"discussion","level":2,"text":"Discussion"},{"inlineContent":[{"type":"text","text":"Please note"},{"type":"text","text":" "},{"type":"text","text":"that the types in "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineInstance","isActive":true},{"type":"text","text":" (the keys in the "},{"code":"mappings","type":"codeVoice"},{"type":"text","text":") must point to the same "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"type":"text","text":"."},{"type":"text","text":" "},{"type":"text","text":"This initialiser will return nil if this is not the case. The instance names must also be unique."}],"type":"paragraph"}]}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement"]]},"metadata":{"fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"mappings"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines15MachineInstanceV","text":"MachineInstance"},{"kind":"text","text":" : "},{"preciseIdentifier":"s:12VHDLMachines14MachineMappingV","kind":"typeIdentifier","text":"MachineMapping"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"externalSignals"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing10PortSignalV","kind":"typeIdentifier","text":"PortSignal"},{"kind":"text","text":"], "},{"text":"signals","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"LocalSignal","preciseIdentifier":"s:11VHDLParsing11LocalSignalV","kind":"typeIdentifier"},{"text":"], ","kind":"text"},{"text":"clocks","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"Clock","preciseIdentifier":"s:12VHDLMachines5ClockV","kind":"typeIdentifier"},{"text":"])","kind":"text"}],"externalID":"s:12VHDLMachines11ArrangementV8mappings15externalSignals7signals6clocksACSgSDyAA15MachineInstanceVAA0H7MappingVG_Say11VHDLParsing10PortSignalVGSayAN05LocalM0VGSayAA5ClockVGtcfc","modules":[{"name":"VHDLMachines"}],"symbolKind":"init","role":"symbol","roleHeading":"Initializer","title":"init(mappings:externalSignals:signals:clocks:)"},"sections":[],"abstract":[{"text":"This initialiser will attempt to create an arrangement with the given mapping and signals.","type":"text"}],"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlmachines\/arrangement\/init(mappings:externalsignals:signals:clocks:)"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/MachineMapping":{"title":"MachineMapping","url":"\/documentation\/vhdlmachines\/machinemapping","abstract":[{"type":"text","text":"A machine mapping is a mapping of variables to the external interface of the machine."}],"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineMapping"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineMapping","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"MachineMapping"}]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement/init(mappings:externalSignals:signals:clocks:)":{"type":"topic","role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement\/init(mappings:externalSignals:signals:clocks:)","kind":"symbol","abstract":[{"text":"This initialiser will attempt to create an arrangement with the given mapping and signals.","type":"text"}],"url":"\/documentation\/vhdlmachines\/arrangement\/init(mappings:externalsignals:signals:clocks:)","title":"init(mappings:externalSignals:signals:clocks:)","fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"?("},{"text":"mappings","kind":"externalParam"},{"kind":"text","text":": ["},{"text":"MachineInstance","preciseIdentifier":"s:12VHDLMachines15MachineInstanceV","kind":"typeIdentifier"},{"text":" : ","kind":"text"},{"text":"MachineMapping","preciseIdentifier":"s:12VHDLMachines14MachineMappingV","kind":"typeIdentifier"},{"text":"], ","kind":"text"},{"text":"externalSignals","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV","kind":"typeIdentifier"},{"text":"], ","kind":"text"},{"text":"signals","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing11LocalSignalV","kind":"typeIdentifier","text":"LocalSignal"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"clocks"},{"text":": [","kind":"text"},{"text":"Clock","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5ClockV"},{"text":"])","kind":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineInstance":{"type":"topic","navigatorTitle":[{"text":"MachineInstance","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineInstance","kind":"symbol","abstract":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"MachineInstance"},{"text":" represents an instance of a machine that lives within an arrangement.","type":"text"}],"url":"\/documentation\/vhdlmachines\/machineinstance","title":"MachineInstance","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"MachineInstance","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]},"doc://VHDLMachines/documentation/VHDLMachines/Clock":{"title":"Clock","url":"\/documentation\/vhdlmachines\/clock","abstract":[{"text":"A clock represents an oscillating signal with a constant frequency\/period.","type":"text"}],"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Clock","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock","kind":"symbol","navigatorTitle":[{"text":"Clock","kind":"identifier"}]}}}