<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.1.200.1" title="PoFDualCAM" device="LIFCL-40-9BG256I" performance_grade="9_High-Performance_1.0V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="PoFDualCAM"/>
        <Source name="IPCores/MyOSC/MyOSC.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/PoFDualCAM_Top.v" type="Verilog" type_short="Verilog">
            <Options top_module="PoFDualCAM"/>
        </Source>
        <Source name="IPCores/MyADC/MyADC.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZPIN_ASSIGNMENT.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="PoFDualCAM1.sty"/>
</RadiantProject>
