Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/ --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/ --report-file=bsf:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.qsys
Progress: Loading nios/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding data_ctr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ctr
Progress: Adding data_ch1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch1
Progress: Adding data_ch9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch9
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding data_clk [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_clk
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi
Progress: Adding cmv_transmit_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module cmv_transmit_data
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/ --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.sopcinfo --report-file=html:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.html --report-file=qip:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.qip --report-file=cmp:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.qsys --language=VHDL
Progress: Loading nios/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding data_ctr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ctr
Progress: Adding data_ch1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch1
Progress: Adding data_ch9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch9
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding data_clk [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_clk
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi
Progress: Adding cmv_transmit_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module cmv_transmit_data
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 56 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 27 modules, 109 connections
Info: merlin_domain_transform: After transform: 55 modules, 282 connections
Info: merlin_router_transform: After transform: 69 modules, 335 connections
Info: merlin_burst_transform: After transform: 70 modules, 338 connections
Info: reset_adaptation_transform: After transform: 72 modules, 281 connections
Info: merlin_network_to_switch_transform: After transform: 99 modules, 347 connections
Info: merlin_width_transform: After transform: 101 modules, 353 connections
Info: merlin_mm_transform: After transform: 101 modules, 353 connections
Info: merlin_interrupt_mapper_transform: After transform: 102 modules, 356 connections
Warning: nios: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: nios: "No matching role found for uart:s1:readyfordata (readyfordata)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: data_ctr: Starting RTL generation for module 'nios_data_ctr'
Info: data_ctr:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0001_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0001_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=0  ]
Info: data_ctr: Done RTL generation for module 'nios_data_ctr'
Info: data_ctr: "nios" instantiated altera_avalon_pio "data_ctr"
Info: CPU: Starting RTL generation for module 'nios_CPU'
Info: CPU:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0002_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0002_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2016.06.14 12:08:49 (*) Starting Nios II generation
Info: CPU: # 2016.06.14 12:08:49 (*)   Checking for plaintext license.
Info: CPU: # 2016.06.14 12:08:50 (*)   Plaintext license not found.
Info: CPU: # 2016.06.14 12:08:50 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2016.06.14 12:08:50 (*)   Elaborating CPU configuration settings
Info: CPU: # 2016.06.14 12:08:50 (*)   Creating all objects for CPU
Info: CPU: # 2016.06.14 12:08:53 (*)   Generating RTL from CPU objects
Info: CPU: # 2016.06.14 12:08:53 (*)   Creating plain-text RTL
Info: CPU: # 2016.06.14 12:09:00 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_CPU'
Info: CPU: "nios" instantiated altera_nios2_qsys "CPU"
Info: data_clk: Starting RTL generation for module 'nios_data_clk'
Info: data_clk:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0003_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0003_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=0  ]
Info: data_clk: Done RTL generation for module 'nios_data_clk'
Info: data_clk: "nios" instantiated altera_avalon_pio "data_clk"
Info: onchip_memory: Starting RTL generation for module 'nios_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0004_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0004_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_onchip_memory'
Info: onchip_memory: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: jtag_uart: Starting RTL generation for module 'nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0005_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0005_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_jtag_uart'
Info: jtag_uart: "nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: uart: Starting RTL generation for module 'nios_uart'
Info: uart:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0006_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0006_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'nios_uart'
Info: uart: "nios" instantiated altera_avalon_uart "uart"
Info: sdram_controller: Starting RTL generation for module 'nios_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0007_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0007_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'nios_sdram_controller'
Info: sdram_controller: "nios" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: spi: Starting RTL generation for module 'nios_spi'
Info: spi:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0008_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0008_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'nios_spi'
Info: spi: "nios" instantiated altera_avalon_spi "spi"
Info: cmv_transmit_data: Starting RTL generation for module 'nios_cmv_transmit_data'
Info: cmv_transmit_data:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cmv_transmit_data --dir=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0009_cmv_transmit_data_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6966_2245409265451940555.dir/0009_cmv_transmit_data_gen//nios_cmv_transmit_data_component_configuration.pl  --do_build_sim=0  ]
Info: cmv_transmit_data: Done RTL generation for module 'nios_cmv_transmit_data'
Info: cmv_transmit_data: "nios" instantiated altera_avalon_pio "cmv_transmit_data"
Info: sysid_qsys_0: "nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: CPU_instruction_master_translator: "nios" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: onchip_memory_s1_translator: "nios" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent: "nios" instantiated altera_merlin_slave_agent "onchip_memory_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios" instantiated altera_avalon_sc_fifo "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios" instantiated altera_merlin_router "id_router_002"
Info: id_router_007: "nios" instantiated altera_merlin_router "id_router_007"
Info: burst_adapter: "nios" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_007: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_007"
Info: rsp_xbar_mux: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: nios: Done nios" with 32 modules, 184 files, 3846351 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
