parent	,	V_18
cfg_hi	,	V_40
dwc_dump_chan_regs	,	F_30
"%s\n"	,	L_29
RAW	,	V_91
"  desc: s0x%x d0x%x l0x%x c0x%x:%x\n"	,	L_14
"  SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x\n"	,	L_5
dev	,	V_17
dw_dma_parse_dt	,	F_121
channel_clear_bit	,	F_34
async_tx_ack	,	F_42
DMA_FROM_DEVICE	,	V_82
unlikely	,	F_64
for_each_sg	,	F_79
active	,	V_95
EIO	,	V_182
DMA_PRIVATE	,	V_270
dw_params	,	V_244
XFER	,	V_49
channel_writel	,	F_27
size	,	V_241
xfer_count	,	V_121
DWC_CTLL_FC_M2M	,	V_129
of_node	,	V_231
dwc_chan_pause	,	F_85
dst_maxburst	,	V_164
"new cyclic period llp 0x%08x\n"	,	L_17
src_addr_width	,	V_154
dwc_prep_slave_sg	,	F_76
CFG	,	V_224
dwc_dump_lli	,	F_55
test_bit	,	F_53
"xfer"	,	L_20
"queue and/or active list are not empty\n"	,	L_40
GFP_ATOMIC	,	V_186
data_width	,	V_125
of_property_read_u32	,	F_122
EBUSY	,	V_212
DWC_CFGL_FIFO_EMPTY	,	V_167
DMA_MEM_TO_MEM	,	V_126
dwc_handle_cyclic	,	F_63
clear_bit	,	F_54
dw_lli	,	V_99
DW_DMA_IS_CYCLIC	,	V_108
i	,	V_25
irq	,	V_110
DWC_DEFAULT_CTLLO	,	F_73
dma_async_device_register	,	F_143
fls	,	F_83
dst_master	,	V_3
set_runtime_config	,	F_84
"could not register acpi_dma_controller\n"	,	L_37
r	,	V_261
dst_addr_width	,	V_145
dw_dma_of_filter	,	F_102
v	,	V_51
err_desc_alloc	,	V_187
of_property_read_bool	,	F_123
dwc_fast_fls	,	F_29
period_len	,	V_216
DWC_CFGL_CH_PRIOR	,	F_23
platform_device	,	V_227
DMA_COMPL_DEST_UNMAP_SINGLE	,	V_81
dma_writel	,	F_52
dev_dbg	,	F_15
CFG_HI	,	V_47
tx_node_active	,	V_64
"BUG: Unexpected interrupts pending: 0x%x\n"	,	L_24
dw	,	V_8
DWC_CFGH_FIFO_MODE	,	V_34
"BUG: Attempted to start non-idle channel\n"	,	L_6
"  freeing descriptor %p\n"	,	L_35
"%s: llp=0x%llx\n"	,	L_12
reg	,	V_141
dst_addr	,	V_146
sgl	,	V_134
req	,	V_192
info	,	V_206
ret	,	V_24
to_dw_dma_chan	,	F_61
count	,	V_165
ACPI_HANDLE	,	F_145
list	,	V_86
period_callback	,	V_103
spin_unlock_irqrestore	,	F_16
dma_async_tx_descriptor	,	V_77
dw_dma_acpi_filter	,	F_108
DW_CFG_DMA_EN	,	V_225
free_list	,	V_32
sg_dma_address	,	F_80
platform_get_resource	,	F_126
dma_cookie_status	,	F_91
dw_resume_noirq	,	F_155
child	,	V_30
private	,	V_12
dma_cookie_complete	,	F_41
dst_width	,	V_124
dev_vdbg	,	F_17
DW_DMA_FC_D_P2M	,	V_158
tasklet_init	,	F_140
DWC_CTLL_INT_EN	,	V_60
acpi_dma_simple_xlate	,	V_210
CHAN_ALLOCATION_ASCENDING	,	V_252
list_del	,	F_14
dw_desc	,	V_19
"error"	,	L_21
cdesc	,	V_102
slave_sg_todev_fill_desc	,	V_153
dwc_params	,	V_265
chancnt	,	V_107
block_size	,	V_130
DMA_RESUME	,	V_173
"interrupt, stopping DMA transfer\n"	,	L_19
dma_tx_state	,	V_178
cap_mask	,	V_269
dwc_scan_descriptors	,	F_51
dma_sconfig	,	V_140
DMA_BIT_MASK	,	F_131
residue	,	V_69
async_tx_test_ack	,	F_13
DMA_TRANS_NONE	,	V_264
dwc_initialize	,	F_22
dma	,	V_39
dma_cookie_assign	,	F_70
ENOMEM	,	V_221
mem_width	,	V_143
dw_dma_acpi_controller_register	,	F_109
chan_priority	,	V_238
CFG_LO	,	V_46
slave_sg_fromdev_fill_desc	,	V_159
CH_EN	,	V_57
"descriptor %u complete\n"	,	L_9
to_dw_desc	,	F_9
tmp	,	V_233
context	,	V_137
acpi_dma_spec	,	V_203
lock	,	V_27
"%s: status_err=%x\n"	,	L_22
to_platform_device	,	F_154
chan_id	,	V_204
dma_mask	,	V_248
clk	,	V_256
list_for_each_entry_safe	,	F_12
cookie	,	V_78
io	,	V_240
dma_read_byaddr	,	F_132
"dma-channels"	,	L_45
IRQ_HANDLED	,	V_117
autocfg	,	V_243
DWC_CTLL_LLP_S_EN	,	V_73
dmam_pool_create	,	F_139
cmd	,	V_170
dma_dev	,	V_38
status	,	V_112
dw_dma_of_filter_args	,	V_190
cfglo	,	V_35
of_dma_data	,	V_198
list_add_tail	,	F_71
src_width	,	V_123
"DesignWare DMA Controller, %d channels\n"	,	L_58
status_err	,	V_101
desc_pool	,	V_185
periods	,	V_105
_dwc	,	V_278
CTL_LO	,	V_56
DW_DMA_FC_P_M2P	,	V_149
dw_dma_cyclic_stop	,	F_113
err	,	V_246
"moving child desc %p to freelist\n"	,	L_3
chan_allocation_order	,	V_237
"dw_dmac"	,	L_54
dwc_alloc_chan_resources	,	F_94
DMA_DEV_TO_MEM	,	V_45
ctllo	,	V_58
dw_cyclic_desc	,	V_213
dwc_control	,	F_88
dma_cap	,	V_208
out_err_alloc	,	V_222
paused	,	V_168
cfg_lo	,	V_41
dma_set_residue	,	F_92
DWC_CFGH_SRC_PER	,	F_26
list_splice_init	,	F_20
size_t	,	T_6
"chan_priority"	,	L_48
ofdma	,	V_197
pdev	,	V_228
src_master	,	V_4
u32	,	T_1
reg_width	,	V_142
filter_fn	,	V_209
DW_DMA_IS_SOFT_LLP	,	V_68
tasklet_schedule	,	F_67
of_dma	,	V_196
dw_suspend_noirq	,	F_153
DMA_COMPL_SKIP_SRC_UNMAP	,	V_83
"scanned %u descriptors on freelist\n"	,	L_2
dw_dma_chan	,	V_5
DWC_CFGH_DST_PER	,	F_25
DMA_COMPL_SKIP_DEST_UNMAP	,	V_80
dwc_tx_submit	,	F_68
spin_lock_irqsave	,	F_11
"%s: started %u\n"	,	L_25
DMA_COMPL_SRC_UNMAP_SINGLE	,	V_84
list_add	,	F_21
dma_cookie_init	,	F_95
"is_private"	,	L_46
DWC_CFGL_CH_PRIOR_MASK	,	V_42
DMA_PREP_INTERRUPT	,	V_132
chan2dev	,	F_6
list_for_each_entry	,	F_19
dma_cap_zero	,	F_105
DMA_SLAVE	,	V_202
was_cyclic	,	V_219
platform_set_drvdata	,	F_138
devm_kzalloc	,	F_110
devm_acpi_dma_controller_register	,	F_111
is_private	,	V_236
dma_ctrl_cmd	,	V_169
np	,	V_230
platform_get_drvdata	,	F_147
ENXIO	,	V_176
dst	,	V_193
cfghi	,	V_33
STATUS_INT	,	V_113
dwc_chan_disable	,	F_33
dw_dma_interrupt	,	F_66
of_dma_controller_free	,	F_148
dma_async_tx_callback	,	T_2
head	,	V_94
dma_cap_set	,	F_106
list_move	,	F_43
mem	,	V_152
direction	,	V_43
dwc_descriptor_complete	,	F_40
to_dw_dma	,	F_4
DWC_PARAMS_MBLK_EN	,	V_267
mmax	,	V_13
src	,	V_120
__fls	,	F_77
sg_dma_len	,	F_81
dev_id	,	V_111
ctlhi	,	V_63
"BUG: Attempted to start new LLP transfer "	,	L_7
bad_desc	,	V_100
DWC_CTLL_SRC_WIDTH	,	F_75
DMA_MEMCPY	,	V_268
callback	,	V_75
dev_WARN	,	F_59
CLEAR	,	V_92
"chan_allocation_order"	,	L_47
dwc_tx_status	,	F_90
IS_ERR	,	F_129
devm_request_irq	,	F_137
spin_lock_init	,	F_142
dma_addr_t	,	T_3
prev	,	V_96
is_slave_direction	,	F_44
ch_regs	,	V_262
"cyclic prepared buf 0x%llx len %zu "	,	L_42
request_line	,	V_15
platform_driver_unregister	,	F_159
"%s: queued %u\n"	,	L_26
"block_size"	,	L_49
dw_dma	,	V_7
"Bad descriptor submitted for DMA!\n"	,	L_15
len	,	V_97
_desc	,	V_23
DMA_MEM_TO_DEV	,	V_44
txd_to_dw_desc	,	F_69
DW_DMA_FC_P_P2M	,	V_157
dma_pool_alloc	,	F_96
tasklet	,	V_116
nr_channels	,	V_235
DW_PARAMS_NR_MASTER	,	V_258
dwc	,	V_6
dwc_chan_resume	,	F_87
MAX_BLK_SIZE	,	V_257
args_count	,	V_200
GFP_KERNEL	,	V_207
dw_dma_platform_data	,	V_226
device	,	V_10
LIST_HEAD	,	F_48
dma_async_device_unregister	,	F_149
all_chan_mask	,	V_109
dws	,	V_11
maxburst	,	V_160
DMA_TERMINATE_ALL	,	V_174
pdata	,	V_232
dw_shutdown	,	F_151
list_del_init	,	F_58
device_node	,	V_229
DMA_PAUSE	,	V_172
dma_spec	,	V_195
device_issue_pending	,	V_277
of_dma_controller_register	,	F_144
dev_crit	,	F_56
sg	,	V_144
arg	,	V_171
of_phandle_args	,	V_194
DW_DMA_MAX_NR_REQUESTS	,	V_201
arr	,	V_234
txd	,	V_28
scatterlist	,	V_133
devm_ioremap_resource	,	F_128
src_addr	,	V_155
dwc_issue_pending	,	F_93
regs	,	V_242
CHAN_PRIORITY_ASCENDING	,	V_253
dw_probe	,	F_125
tasklet_kill	,	F_150
nr_masters	,	V_14
"period %zu periods %d\n"	,	L_43
ERR_PTR	,	F_115
DW_DMA_MAX_NR_CHANNELS	,	V_254
channel_set_bit	,	F_28
tx	,	V_118
__iomem	,	T_8
dest	,	V_119
"desc %p not ACKed\n"	,	L_1
"BUG: All descriptors done, but channel not idle!\n"	,	L_13
dev_get_platdata	,	F_133
INIT_LIST_HEAD	,	F_97
dw_dma_get_src_addr	,	F_60
"%s: d0x%llx s0x%llx l0x%zx f0x%lx\n"	,	L_27
DWC_CTLH_BLOCK_TS_MASK	,	V_88
platform_get_irq	,	F_127
channel_readl	,	F_32
last	,	V_218
status_xfer	,	V_90
DST_TRAN	,	V_115
desc_node	,	V_29
dma_slave_config	,	V_138
retval	,	V_217
__ffs	,	F_116
coherent_dma_mask	,	V_249
channels	,	V_260
callback_param	,	V_79
"dma-masters"	,	L_50
desc	,	V_22
"BUG: XFER bit set, but channel not idle!\n"	,	L_10
next	,	V_21
"%s: soft LLP mode\n"	,	L_11
BUG_ON	,	F_24
DWC_CTLL_FC	,	F_78
device_control	,	V_275
was_soft_llp	,	V_66
device_fc	,	V_148
"%s: descs allocated=%u\n"	,	L_34
"dw_dmac_desc_pool"	,	L_55
MASK	,	V_48
dev_err	,	F_31
dwc_handle_error	,	F_57
__dw_regs	,	F_141
LLP	,	V_54
"%s: length is zero!\n"	,	L_28
of_property_read_u32_array	,	F_124
dma_chan	,	V_16
param	,	V_76
kzalloc	,	F_117
"inside ongoing one\n"	,	L_8
device_free_chan_resources	,	V_272
src_maxburst	,	V_163
CTL_HI	,	V_55
mask	,	V_50
buf_addr	,	V_214
max_blk_size	,	V_245
devm_clk_get	,	F_134
dma_readl	,	F_35
lli	,	V_59
tx_submit	,	V_188
clk_disable_unprepare	,	F_152
device_alloc_chan_resources	,	V_271
llp	,	V_89
"No memory for descriptors dma pool\n"	,	L_56
DWC_PARAMS	,	V_266
out_err	,	V_220
total_len	,	V_70
dma_transfer_direction	,	V_136
list_empty	,	F_49
dev_info	,	F_99
DMA_SLAVE_CONFIG	,	V_175
dwc_do_single_block	,	F_37
descs_allocated	,	V_183
"cyclic DMA unexpected %s "	,	L_18
"%s: allocated %d descriptors\n"	,	L_32
device_tx_status	,	V_276
DMA_TO_DEVICE	,	V_85
"  cookie: %d\n"	,	L_16
dlen	,	V_151
dw_exit	,	F_158
dwc_set_masters	,	F_3
dwc_free_chan_resources	,	F_100
phys	,	V_71
dwc_first_active	,	F_8
"hclk"	,	L_53
device_prep_slave_sg	,	V_274
priority	,	V_36
txstate	,	V_179
dma_unmap_single	,	F_45
DWC_CFGL_CH_SUSP	,	V_166
dma_request_channel	,	F_107
__func__	,	V_98
DMA_SUCCESS	,	V_180
dwc_get_sent	,	F_50
ENODEV	,	V_211
kfree	,	F_118
device_prep_dma_memcpy	,	V_273
flags	,	V_26
dwc_get_residue	,	F_89
DWC_CTLL_DST_WIDTH	,	F_74
dma_async_tx_descriptor_init	,	F_98
CHAN	,	V_263
slave	,	V_2
chan2parent	,	F_7
dw_dma_slave	,	V_1
DWC_CTLL_DST_FIX	,	V_147
dw_init	,	F_156
DWC_CTLL_LLP_D_EN	,	V_72
initialized	,	V_37
clk_prepare_enable	,	F_135
"data_width"	,	L_51
active_list	,	V_20
dw_dma_tasklet	,	F_65
EINVAL	,	V_161
"moving desc %p to freelist\n"	,	L_4
DAR	,	V_53
test_and_set_bit	,	F_39
"%s: done\n"	,	L_36
__init	,	T_9
__exit	,	T_10
udelay	,	F_86
dma_status	,	V_177
chan	,	V_9
first	,	V_65
queue	,	V_87
period_callback_param	,	V_104
dw_dma_off	,	F_120
data	,	V_106
DMA_PAUSED	,	V_181
DW_DMA_FC_D_M2P	,	V_150
fargs	,	V_191
"channel already prepared for cyclic DMA\n"	,	L_41
DW_PARAMS_NR_CHAN	,	V_255
dw_dma_cyclic_free	,	F_119
DW_PARAMS_EN	,	V_251
dw_remove	,	F_146
dw_dma_get_dst_addr	,	F_62
dar	,	V_62
dwc_get_dms	,	F_1
"%s: status=0x%x\n"	,	L_23
DWC_CTLL_SRC_FIX	,	V_156
DW_PARAMS_DATA_WIDTH	,	F_136
"channel doesn't support LLP transfers\n"	,	L_39
dma_cookie_t	,	T_5
offset	,	V_122
DWC_CTLL_SRC_INC	,	V_128
resource	,	V_239
"DWC_PARAMS[%d]: 0x%08x\n"	,	L_57
dw_driver	,	V_279
NR_DESCS_PER_CHANNEL	,	V_184
BLOCK	,	V_259
platform_driver_register	,	F_157
"Missing DT data\n"	,	L_44
"missing prep for cyclic DMA\n"	,	L_38
"DW_PARAMS: 0x%08x\n"	,	L_52
DWC_CTLL_DST_INC	,	V_127
PTR_ERR	,	F_130
SRC_TRAN	,	V_114
dwc_prep_dma_memcpy	,	F_72
"DMA channel not idle?\n"	,	L_31
dw_dma_cyclic_prep	,	F_114
"not enough descriptors available\n"	,	L_30
convert_burst	,	F_82
dwc_desc_put	,	F_18
dwc_complete_all	,	F_47
sg_len	,	V_135
"only allocated %d descriptors\n"	,	L_33
SAR	,	V_52
out_err_desc_get	,	V_223
dwc_dostart	,	F_38
nollp	,	V_67
cap	,	V_199
DW_PARAMS	,	V_250
acpi_dma_filter_info	,	V_205
sconfig	,	V_139
buf_len	,	V_215
DMA_CTRL_ACK	,	V_189
IORESOURCE_MEM	,	V_247
sar	,	V_61
list_head	,	V_93
"could not register of_dma_controller\n"	,	L_59
irqreturn_t	,	T_4
WARN_ON	,	F_104
dwc_get_sms	,	F_2
err_desc_get	,	V_131
dma_unmap_page	,	F_46
dwc_desc_get	,	F_10
callback_required	,	V_74
min_t	,	F_5
dw_dma_of_xlate	,	F_103
dma_cap_mask_t	,	T_7
tx_list	,	V_31
dw_dma_cyclic_start	,	F_112
cpu_relax	,	F_36
slave_id	,	V_162
dma_pool_free	,	F_101
