Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 11 15:03:05 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ddr3_test_timing_summary_routed.rpt -pb ddr3_test_timing_summary_routed.pb -rpx ddr3_test_timing_summary_routed.rpx -warn_on_violation
| Design       : ddr3_test
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 613 register/latch pins with no clock driven by root clock pin: ov5640_pclk (HIGH)

 There are 5205 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/cnt_i2c_clk_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/cnt_i2c_clk_reg[1]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/i2c_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14560 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.059        0.000                      0                   82           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                     3.059        0.000                      0                   82                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.059ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.941ns  (logic 0.379ns (19.529%)  route 1.562ns (80.471%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDPE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X33Y76         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=478, routed)         1.562     1.941    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             18.890ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.035ns  (logic 0.379ns (36.615%)  route 0.656ns (63.385%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDPE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X33Y76         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=478, routed)         0.656     1.035    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X36Y74         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X36Y74         FDRE (Setup_fdre_C_D)       -0.075    19.925    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 18.890    

Slack (MET) :             18.918ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.913ns  (logic 0.348ns (38.124%)  route 0.565ns (61.876%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.565     0.913    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X44Y69         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)       -0.169    19.831    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 18.918    

Slack (MET) :             18.968ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.866ns  (logic 0.348ns (40.196%)  route 0.518ns (59.804%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           0.518     0.866    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X43Y69         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)       -0.166    19.834    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 18.968    

Slack (MET) :             18.975ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.993ns  (logic 0.379ns (38.166%)  route 0.614ns (61.834%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           0.614     0.993    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X41Y68         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)       -0.032    19.968    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                 18.975    

Slack (MET) :             19.039ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.929ns  (logic 0.379ns (40.811%)  route 0.550ns (59.189%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           0.550     0.929    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X39Y69         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X39Y69         FDRE (Setup_fdre_C_D)       -0.032    19.968    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 19.039    

Slack (MET) :             19.053ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.915ns  (logic 0.379ns (41.432%)  route 0.536ns (58.568%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           0.536     0.915    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X41Y70         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)       -0.032    19.968    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 19.053    

Slack (MET) :             19.058ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.910ns  (logic 0.379ns (41.668%)  route 0.531ns (58.332%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           0.531     0.910    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X40Y67         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)       -0.032    19.968    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 19.058    

Slack (MET) :             19.070ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.898ns  (logic 0.379ns (42.196%)  route 0.519ns (57.804%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           0.519     0.898    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X40Y70         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X40Y70         FDRE (Setup_fdre_C_D)       -0.032    19.968    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 19.070    

Slack (MET) :             19.077ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.891ns  (logic 0.379ns (42.540%)  route 0.512ns (57.460%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           0.512     0.891    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X45Y69         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)       -0.032    19.968    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 19.077    





