{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 15:49:19 2015 " "Info: Processing started: Wed Jun 10 15:49:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pos_text -c pos_text --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pos_text -c pos_text --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "registr\[14\] " "Info: Detected ripple clock \"registr\[14\]\" as buffer" {  } { { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zpozd_cas\[20\] " "Info: Detected ripple clock \"zpozd_cas\[20\]\" as buffer" {  } { { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zpozd_cas\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register sl_cas6\[0\] register slp4\[4\] 157.73 MHz 6.34 ns Internal " "Info: Clock \"clk\" has Internal fmax of 157.73 MHz between source register \"sl_cas6\[0\]\" and destination register \"slp4\[4\]\" (period= 6.34 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.092 ns + Longest register register " "Info: + Longest register to register delay is 6.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sl_cas6\[0\] 1 REG LCFF_X12_Y9_N11 229 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y9_N11; Fanout = 229; REG Node = 'sl_cas6\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sl_cas6[0] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.651 ns) 1.899 ns Mux35~16 2 COMB LCCOMB_X9_Y9_N12 1 " "Info: 2: + IC(1.248 ns) + CELL(0.651 ns) = 1.899 ns; Loc. = LCCOMB_X9_Y9_N12; Fanout = 1; COMB Node = 'Mux35~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { sl_cas6[0] Mux35~16 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.650 ns) 3.650 ns Mux35~17 3 COMB LCCOMB_X8_Y11_N12 1 " "Info: 3: + IC(1.101 ns) + CELL(0.650 ns) = 3.650 ns; Loc. = LCCOMB_X8_Y11_N12; Fanout = 1; COMB Node = 'Mux35~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { Mux35~16 Mux35~17 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.206 ns) 4.544 ns Mux35~18 4 COMB LCCOMB_X9_Y11_N28 2 " "Info: 4: + IC(0.688 ns) + CELL(0.206 ns) = 4.544 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 2; COMB Node = 'Mux35~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { Mux35~17 Mux35~18 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.206 ns) 5.419 ns Mux35~20 5 COMB LCCOMB_X10_Y11_N22 1 " "Info: 5: + IC(0.669 ns) + CELL(0.206 ns) = 5.419 ns; Loc. = LCCOMB_X10_Y11_N22; Fanout = 1; COMB Node = 'Mux35~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { Mux35~18 Mux35~20 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 5.984 ns Mux35~21 6 COMB LCCOMB_X10_Y11_N16 1 " "Info: 6: + IC(0.359 ns) + CELL(0.206 ns) = 5.984 ns; Loc. = LCCOMB_X10_Y11_N16; Fanout = 1; COMB Node = 'Mux35~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux35~20 Mux35~21 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.092 ns slp4\[4\] 7 REG LCFF_X10_Y11_N17 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.092 ns; Loc. = LCFF_X10_Y11_N17; Fanout = 1; REG Node = 'slp4\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux35~21 slp4[4] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.027 ns ( 33.27 % ) " "Info: Total cell delay = 2.027 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.065 ns ( 66.73 % ) " "Info: Total interconnect delay = 4.065 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { sl_cas6[0] Mux35~16 Mux35~17 Mux35~18 Mux35~20 Mux35~21 slp4[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.092 ns" { sl_cas6[0] {} Mux35~16 {} Mux35~17 {} Mux35~18 {} Mux35~20 {} Mux35~21 {} slp4[4] {} } { 0.000ns 1.248ns 1.101ns 0.688ns 0.669ns 0.359ns 0.000ns } { 0.000ns 0.651ns 0.650ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.701 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 2.996 ns zpozd_cas\[20\] 2 REG LCFF_X1_Y5_N19 2 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 2.996 ns; Loc. = LCFF_X1_Y5_N19; Fanout = 2; REG Node = 'zpozd_cas\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk zpozd_cas[20] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.000 ns) 4.185 ns zpozd_cas\[20\]~clkctrl 3 COMB CLKCTRL_G3 118 " "Info: 3: + IC(1.189 ns) + CELL(0.000 ns) = 4.185 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'zpozd_cas\[20\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { zpozd_cas[20] zpozd_cas[20]~clkctrl } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 5.701 ns slp4\[4\] 4 REG LCFF_X10_Y11_N17 1 " "Info: 4: + IC(0.850 ns) + CELL(0.666 ns) = 5.701 ns; Loc. = LCFF_X10_Y11_N17; Fanout = 1; REG Node = 'slp4\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { zpozd_cas[20]~clkctrl slp4[4] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 47.99 % ) " "Info: Total cell delay = 2.736 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.965 ns ( 52.01 % ) " "Info: Total interconnect delay = 2.965 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl slp4[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} slp4[4] {} } { 0.000ns 0.000ns 0.926ns 1.189ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.685 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 2.996 ns zpozd_cas\[20\] 2 REG LCFF_X1_Y5_N19 2 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 2.996 ns; Loc. = LCFF_X1_Y5_N19; Fanout = 2; REG Node = 'zpozd_cas\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk zpozd_cas[20] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.000 ns) 4.185 ns zpozd_cas\[20\]~clkctrl 3 COMB CLKCTRL_G3 118 " "Info: 3: + IC(1.189 ns) + CELL(0.000 ns) = 4.185 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'zpozd_cas\[20\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { zpozd_cas[20] zpozd_cas[20]~clkctrl } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 5.685 ns sl_cas6\[0\] 4 REG LCFF_X12_Y9_N11 229 " "Info: 4: + IC(0.834 ns) + CELL(0.666 ns) = 5.685 ns; Loc. = LCFF_X12_Y9_N11; Fanout = 229; REG Node = 'sl_cas6\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { zpozd_cas[20]~clkctrl sl_cas6[0] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 48.13 % ) " "Info: Total cell delay = 2.736 ns ( 48.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.949 ns ( 51.87 % ) " "Info: Total interconnect delay = 2.949 ns ( 51.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.685 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl sl_cas6[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.685 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} sl_cas6[0] {} } { 0.000ns 0.000ns 0.926ns 1.189ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl slp4[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} slp4[4] {} } { 0.000ns 0.000ns 0.926ns 1.189ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.685 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl sl_cas6[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.685 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} sl_cas6[0] {} } { 0.000ns 0.000ns 0.926ns 1.189ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { sl_cas6[0] Mux35~16 Mux35~17 Mux35~18 Mux35~20 Mux35~21 slp4[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.092 ns" { sl_cas6[0] {} Mux35~16 {} Mux35~17 {} Mux35~18 {} Mux35~20 {} Mux35~21 {} slp4[4] {} } { 0.000ns 1.248ns 1.101ns 0.688ns 0.669ns 0.359ns 0.000ns } { 0.000ns 0.651ns 0.650ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl slp4[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} slp4[4] {} } { 0.000ns 0.000ns 0.926ns 1.189ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.685 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl sl_cas6[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.685 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} sl_cas6[0] {} } { 0.000ns 0.000ns 0.926ns 1.189ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radky\[6\] reg\[6\] 21.384 ns register " "Info: tco from clock \"clk\" to destination pin \"radky\[6\]\" through register \"reg\[6\]\" is 21.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.571 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.970 ns) 2.930 ns registr\[14\] 2 REG LCFF_X2_Y6_N31 2 " "Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.930 ns; Loc. = LCFF_X2_Y6_N31; Fanout = 2; REG Node = 'registr\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { clk registr[14] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.000 ns) 4.066 ns registr\[14\]~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.136 ns) + CELL(0.000 ns) = 4.066 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'registr\[14\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { registr[14] registr[14]~clkctrl } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 5.571 ns reg\[6\] 4 REG LCFF_X17_Y9_N29 12 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 5.571 ns; Loc. = LCFF_X17_Y9_N29; Fanout = 12; REG Node = 'reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { registr[14]~clkctrl reg[6] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 49.11 % ) " "Info: Total cell delay = 2.736 ns ( 49.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.835 ns ( 50.89 % ) " "Info: Total interconnect delay = 2.835 ns ( 50.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.571 ns" { clk registr[14] registr[14]~clkctrl reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.571 ns" { clk {} clk~combout {} registr[14] {} registr[14]~clkctrl {} reg[6] {} } { 0.000ns 0.000ns 0.860ns 1.136ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.509 ns + Longest register pin " "Info: + Longest register to pin delay is 15.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[6\] 1 REG LCFF_X17_Y9_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N29; Fanout = 12; REG Node = 'reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg[6] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.529 ns) 2.113 ns Mux64~4 2 COMB LCCOMB_X12_Y9_N4 18 " "Info: 2: + IC(1.584 ns) + CELL(0.529 ns) = 2.113 ns; Loc. = LCCOMB_X12_Y9_N4; Fanout = 18; COMB Node = 'Mux64~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { reg[6] Mux64~4 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.606 ns) 4.194 ns Mux65~4 3 COMB LCCOMB_X13_Y10_N28 1 " "Info: 3: + IC(1.475 ns) + CELL(0.606 ns) = 4.194 ns; Loc. = LCCOMB_X13_Y10_N28; Fanout = 1; COMB Node = 'Mux65~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { Mux64~4 Mux65~4 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.624 ns) 6.357 ns Mux65~6 4 COMB LCCOMB_X14_Y11_N30 1 " "Info: 4: + IC(1.539 ns) + CELL(0.624 ns) = 6.357 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 1; COMB Node = 'Mux65~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { Mux65~4 Mux65~6 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.616 ns) 7.345 ns Mux65~7 5 COMB LCCOMB_X14_Y11_N16 1 " "Info: 5: + IC(0.372 ns) + CELL(0.616 ns) = 7.345 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'Mux65~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Mux65~6 Mux65~7 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.650 ns) 9.845 ns Mux65~8 6 COMB LCCOMB_X19_Y9_N28 1 " "Info: 6: + IC(1.850 ns) + CELL(0.650 ns) = 9.845 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'Mux65~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux65~7 Mux65~8 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(3.236 ns) 15.509 ns radky\[6\] 7 PIN PIN_134 0 " "Info: 7: + IC(2.428 ns) + CELL(3.236 ns) = 15.509 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'radky\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.664 ns" { Mux65~8 radky[6] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "D:/xA/RoomPC/CST - Scroll text/pos_text.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.261 ns ( 40.37 % ) " "Info: Total cell delay = 6.261 ns ( 40.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.248 ns ( 59.63 % ) " "Info: Total interconnect delay = 9.248 ns ( 59.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.509 ns" { reg[6] Mux64~4 Mux65~4 Mux65~6 Mux65~7 Mux65~8 radky[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.509 ns" { reg[6] {} Mux64~4 {} Mux65~4 {} Mux65~6 {} Mux65~7 {} Mux65~8 {} radky[6] {} } { 0.000ns 1.584ns 1.475ns 1.539ns 0.372ns 1.850ns 2.428ns } { 0.000ns 0.529ns 0.606ns 0.624ns 0.616ns 0.650ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.571 ns" { clk registr[14] registr[14]~clkctrl reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.571 ns" { clk {} clk~combout {} registr[14] {} registr[14]~clkctrl {} reg[6] {} } { 0.000ns 0.000ns 0.860ns 1.136ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.509 ns" { reg[6] Mux64~4 Mux65~4 Mux65~6 Mux65~7 Mux65~8 radky[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.509 ns" { reg[6] {} Mux64~4 {} Mux65~4 {} Mux65~6 {} Mux65~7 {} Mux65~8 {} radky[6] {} } { 0.000ns 1.584ns 1.475ns 1.539ns 0.372ns 1.850ns 2.428ns } { 0.000ns 0.529ns 0.606ns 0.624ns 0.616ns 0.650ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 15:49:20 2015 " "Info: Processing ended: Wed Jun 10 15:49:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
