Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 25 22:06:30 2023
| Host         : Benjamin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_SCPU_timing_summary_routed.rpt -pb top_SCPU_timing_summary_routed.pb -rpx top_SCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : top_SCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1427 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1427 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1427 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.280        0.000                      0                   32        0.102        0.000                      0                   32       49.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.280        0.000                      0                   32        0.102        0.000                      0                   32       49.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.280ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 2.026ns (43.508%)  route 2.631ns (56.492%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.568 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.568    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.891 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.891    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496   104.918    U8_clk_div/clk
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.109   105.172    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.172    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 95.280    

Slack (MET) :             95.288ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 2.018ns (43.411%)  route 2.631ns (56.589%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.568 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.568    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.883 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.883    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496   104.918    U8_clk_div/clk
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.109   105.172    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.172    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                 95.288    

Slack (MET) :             95.364ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.942ns (42.470%)  route 2.631ns (57.530%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.568 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.568    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.807 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.807    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496   104.918    U8_clk_div/clk
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.109   105.172    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.172    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                 95.364    

Slack (MET) :             95.384ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.922ns (42.218%)  route 2.631ns (57.782%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.568 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.568    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.787 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.787    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496   104.918    U8_clk_div/clk
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.109   105.172    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.172    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 95.384    

Slack (MET) :             95.511ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.909ns (42.059%)  route 2.630ns (57.941%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.774 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.774    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512   104.935    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.109   105.284    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 95.511    

Slack (MET) :             95.519ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.901ns (41.956%)  route 2.630ns (58.044%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.766 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.766    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512   104.935    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.109   105.284    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                 95.519    

Slack (MET) :             95.595ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.825ns (40.966%)  route 2.630ns (59.034%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.690    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512   104.935    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.109   105.284    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 95.595    

Slack (MET) :             95.615ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.805ns (40.700%)  route 2.630ns (59.300%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.670 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512   104.935    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.109   105.284    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                 95.615    

Slack (MET) :             95.628ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.792ns (40.525%)  route 2.630ns (59.475%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.657    U8_clk_div/clkdiv_reg[20]_i_1_n_8
    SLICE_X50Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512   104.935    U8_clk_div/clk
    SLICE_X50Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X50Y98         FDCE (Setup_fdce_C_D)        0.109   105.284    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 95.628    

Slack (MET) :             95.636ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.784ns (40.418%)  route 2.630ns (59.582%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    U8_clk_div/clk
    SLICE_X50Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.842     6.594    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.690 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.788     8.479    U8_clk_div/S[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.983 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.100 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.100    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.649 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.649    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X50Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512   104.935    U8_clk_div/clk
    SLICE_X50Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X50Y98         FDCE (Setup_fdce_C_D)        0.109   105.284    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 95.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U8_clk_div/clkdiv_reg[26]/Q
                         net (fo=3, routed)           0.127     1.776    U8_clk_div/point_in[25]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.995    U8_clk_div/clk
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U8_clk_div/clkdiv_reg[26]/Q
                         net (fo=3, routed)           0.127     1.776    U8_clk_div/point_in[25]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.995    U8_clk_div/clk
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U8_clk_div/clkdiv_reg[26]/Q
                         net (fo=3, routed)           0.127     1.776    U8_clk_div/point_in[25]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.995    U8_clk_div/clk
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U8_clk_div/clkdiv_reg[26]/Q
                         net (fo=3, routed)           0.127     1.776    U8_clk_div/point_in[25]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.024 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.995    U8_clk_div/clk
    SLICE_X50Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X50Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U8_clk_div/clkdiv_reg[22]/Q
                         net (fo=3, routed)           0.127     1.776    U8_clk_div/point_in[21]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  U8_clk_div/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X50Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X50Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y98         FDCE (Hold_fdce_C_D)         0.134     1.619    U8_clk_div/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X50Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.127     1.775    U8_clk_div/point_in[9]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  U8_clk_div/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X50Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    U8_clk_div/clk
    SLICE_X50Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.134     1.618    U8_clk_div/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U8_clk_div/clkdiv_reg[26]/Q
                         net (fo=3, routed)           0.127     1.776    U8_clk_div/point_in[25]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X50Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.134     1.619    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X50Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  U8_clk_div/clkdiv_reg[2]/Q
                         net (fo=3, routed)           0.129     1.777    U8_clk_div/point_in[2]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  U8_clk_div/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    U8_clk_div/clkdiv_reg[0]_i_1_n_7
    SLICE_X50Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    U8_clk_div/clk
    SLICE_X50Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDCE (Hold_fdce_C_D)         0.134     1.618    U8_clk_div/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X50Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  U8_clk_div/clkdiv_reg[14]/Q
                         net (fo=3, routed)           0.137     1.785    U8_clk_div/point_in[13]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  U8_clk_div/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X50Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    U8_clk_div/clk
    SLICE_X50Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.134     1.618    U8_clk_div/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X50Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U8_clk_div/clkdiv_reg[18]/Q
                         net (fo=3, routed)           0.137     1.787    U8_clk_div/point_in[17]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  U8_clk_div/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X50Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X50Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[18]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.134     1.619    U8_clk_div/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  U6_SSeg7/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y93    U8_clk_div/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y95    U8_clk_div/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y95    U8_clk_div/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y96    U8_clk_div/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y96    U8_clk_div/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y96    U8_clk_div/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95    U6_SSeg7/LES_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95    U6_SSeg7/point_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y96    U6_SSeg7/point_data_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X55Y93    U6_SSeg7/seg_data_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X55Y93    U6_SSeg7/seg_data_reg[15]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X54Y92    U6_SSeg7/seg_data_reg[16]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X56Y92    U6_SSeg7/seg_data_reg[17]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X56Y92    U6_SSeg7/seg_data_reg[18]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X54Y93    U6_SSeg7/seg_data_reg[19]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X56Y92    U6_SSeg7/seg_data_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y93    U8_clk_div/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y95    U8_clk_div/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y95    U8_clk_div/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y96    U8_clk_div/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y96    U8_clk_div/clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y96    U8_clk_div/clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y96    U8_clk_div/clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y97    U8_clk_div/clkdiv_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y97    U8_clk_div/clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y97    U8_clk_div/clkdiv_reg[17]/C



