// Seed: 1019616560
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output reg id_10,
    output id_11,
    output id_12,
    output id_13,
    input id_14,
    output logic id_15,
    input id_16
);
  logic id_17;
  always begin
    id_10 <= 1;
  end
  logic id_18;
  initial id_18 = 1;
  type_26(
      id_4, 1, 1, 1
  );
  logic id_19;
  logic id_20;
  assign id_10 = id_3;
endmodule
