
*** Running vivado
    with args -log Lab03_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab03_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Lab03_top.tcl -notrace
Command: synth_design -top Lab03_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9484
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1140.355 ; gain = 32.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab03_top' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/Lab03_top.sv:1]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TempSensorCtl.vhd:59]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:68' bound to instance 'Inst_TWICtl' of component 'TWICtl' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TempSensorCtl.vhd:164]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:132]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:357]
INFO: [Synth 8-226] default block is never used [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:375]
INFO: [Synth 8-226] default block is never used [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:393]
INFO: [Synth 8-226] default block is never used [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:411]
INFO: [Synth 8-226] default block is never used [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:429]
INFO: [Synth 8-226] default block is never used [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:447]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (1#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TWICtl.vhd:132]
INFO: [Synth 8-226] default block is never used [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TempSensorCtl.vhd:329]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TempSensorCtl.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (2#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/TempSensorCtl.vhd:59]
INFO: [Synth 8-6157] synthesizing module 'tconvert' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/tconvert.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'tconvert' (3#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/tconvert.sv:23]
INFO: [Synth 8-6157] synthesizing module 'conv_sgnmag' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/conv_sgnmag.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'conv_sgnmag' (4#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/conv_sgnmag.sv:1]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/round.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'round' (5#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/round.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dbl_dabble_ext' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:15]
INFO: [Synth 8-251] dbl_dabble input: x [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:22]
INFO: [Synth 8-251] add3o 4 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 5 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 6 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 7 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 7 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 8 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 8 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 9 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 9 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:41]
INFO: [Synth 8-251] result    x    x   x   x [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'dbl_dabble_ext' (6#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/dbl_dabble_ext.sv:15]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/sevenseg_ctl.sv:18]
INFO: [Synth 8-6157] synthesizing module 'period_enb' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/period_enb.sv:20]
	Parameter PERIOD_MS bound to: 1 - type: integer 
	Parameter PERIOD_US bound to: 1000 - type: integer 
	Parameter PERIOD_NS bound to: 1000000 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 100000 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (7#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/period_enb.sv:20]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/counter.sv:11]
	Parameter MOD bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/counter.sv:11]
WARNING: [Synth 8-689] width (8) of port connection 'q' does not match port width (7) of module 'counter' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/sevenseg_ctl.sv:34]
WARNING: [Synth 8-7071] port 'cy' of module 'counter' is unconnected for instance 'U_CT' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/sevenseg_ctl.sv:34]
WARNING: [Synth 8-7023] instance 'U_CT' of module 'counter' has 5 connections declared, but only 4 given [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/sevenseg_ctl.sv:34]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8_n' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/dec_3_8_n.sv:11]
INFO: [Synth 8-226] default block is never used [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/dec_3_8_n.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8_n' (9#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/dec_3_8_n.sv:11]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (3) of module 'dec_3_8_n' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/sevenseg_ctl.sv:36]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/mux8.sv:11]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/mux8.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (10#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/mux8.sv:11]
WARNING: [Synth 8-689] width (8) of port connection 'sel' does not match port width (3) of module 'mux8' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/sevenseg_ctl.sv:38]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_n' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/sevenseg_ext_n.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_n' (11#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/sevenseg_ext_n.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (12#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/RTL/sevenseg_ctl.sv:18]
WARNING: [Synth 8-7071] port 'd7' of module 'sevenseg_ctl' is unconnected for instance 'nolabel_line33' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/Lab03_top.sv:33]
WARNING: [Synth 8-7071] port 'd6' of module 'sevenseg_ctl' is unconnected for instance 'nolabel_line33' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/Lab03_top.sv:33]
WARNING: [Synth 8-7071] port 'd5' of module 'sevenseg_ctl' is unconnected for instance 'nolabel_line33' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/Lab03_top.sv:33]
WARNING: [Synth 8-7071] port 'd4' of module 'sevenseg_ctl' is unconnected for instance 'nolabel_line33' [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/Lab03_top.sv:33]
WARNING: [Synth 8-7023] instance 'nolabel_line33' of module 'sevenseg_ctl' has 13 connections declared, but only 9 given [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/Lab03_top.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'Lab03_top' (13#1) [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.srcs/sources_1/new/Lab03_top.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1199.449 ; gain = 91.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1199.449 ; gain = 91.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1199.449 ; gain = 91.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1199.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/Constraints/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab02/Constraints/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab03_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab03_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1314.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.156 ; gain = 206.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.156 ; gain = 206.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.156 ; gain = 206.094
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                             0000
                 ststart |                             1111 |                             0001
                 stwrite |                             0000 |                             0011
                  stsack |                             0010 |                             0110
                  stread |                             0111 |                             0010
            stmnackstart |                             0110 |                             1001
                  stmack |                             0100 |                             0111
             stmnackstop |                             0101 |                             1000
                  ststop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.156 ; gain = 206.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 23    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 3     
	  17 Input    7 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  27 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 22    
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 30    
	   4 Input    1 Bit        Muxes := 20    
	   8 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP nolabel_line29/tx101, operation Mode is: (0 or C')+(A2*(B:0x1d) or 0).
DSP Report: register nolabel_line29/tx101 is absorbed into DSP nolabel_line29/tx101.
DSP Report: register nolabel_line29/tx101 is absorbed into DSP nolabel_line29/tx101.
DSP Report: operator nolabel_line29/tx101 is absorbed into DSP nolabel_line29/tx101.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1314.156 ; gain = 206.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Lab03_top   | (0 or C')+(A2*(B:0x1d) or 0) | 13     | 6      | 16     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1337.941 ; gain = 229.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1411.141 ; gain = 303.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1421.250 ; gain = 313.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.250 ; gain = 313.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.250 ; gain = 313.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.250 ; gain = 313.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.250 ; gain = 313.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.250 ; gain = 313.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.250 ; gain = 313.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    24|
|3     |DSP48E1 |     1|
|4     |LUT1    |    43|
|5     |LUT2    |    33|
|6     |LUT3    |    38|
|7     |LUT4    |    43|
|8     |LUT5    |    38|
|9     |LUT6    |    88|
|10    |MUXF7   |     1|
|11    |FDRE    |   112|
|12    |FDSE    |    26|
|13    |IBUF    |     2|
|14    |IOBUF   |     2|
|15    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.250 ; gain = 313.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1421.250 ; gain = 198.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1421.250 ; gain = 313.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1425.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1426.023 ; gain = 317.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/hayesdl/Documents/ece212_Rosenthal_Hayes/Lab03/project_1.runs/synth_1/Lab03_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab03_top_utilization_synth.rpt -pb Lab03_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 15:30:00 2023...
