/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_eq_0.H $         */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#include "proc_scomt.H"

#ifndef __p10_scom_eq_0_H_
#define __p10_scom_eq_0_H_


namespace scomt
{
namespace eq
{


static const uint64_t CLK_REGION = 0x20030006ull;

static const uint32_t CLK_REGION_CLOCK_CMD = 0;
static const uint32_t CLK_REGION_CLOCK_CMD_LEN = 2;
static const uint32_t CLK_REGION_SLAVE_MODE = 2;
static const uint32_t CLK_REGION_MASTER_MODE = 3;
static const uint32_t CLK_REGION_CLOCK_REGION_PERV = 4;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT1 = 5;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT2 = 6;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT3 = 7;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT4 = 8;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT5 = 9;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT6 = 10;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT7 = 11;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT8 = 12;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT9 = 13;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT10 = 14;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT11 = 15;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT12 = 16;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT13 = 17;
static const uint32_t CLK_REGION_CLOCK_REGION_UNIT14 = 18;
static const uint32_t CLK_REGION_SEL_THOLD_SL = 48;
static const uint32_t CLK_REGION_SEL_THOLD_NSL = 49;
static const uint32_t CLK_REGION_SEL_THOLD_ARY = 50;
static const uint32_t CLK_REGION_CLOCK_PULSE_USE_EVEN = 52;
static const uint32_t CLK_REGION_CLOCK_START_RUNN_SUPPR_FIRST_CLK = 53;
static const uint32_t CLK_REGION_CLOCK_STOP_RUNN_SUPPR_LAST_CLK = 54;
// eq/reg00000.H

static const uint64_t CPLT_CONF0_RW = 0x20000008ull;
static const uint64_t CPLT_CONF0_WO_CLEAR = 0x20000028ull;
static const uint64_t CPLT_CONF0_WO_OR = 0x20000018ull;

static const uint32_t CPLT_CONF0_CTRL_MISC_PROBE0_SEL_DC = 0;
static const uint32_t CPLT_CONF0_CTRL_MISC_PROBE0_SEL_DC_LEN = 6;
static const uint32_t CPLT_CONF0_RESERVED_6G = 6;
static const uint32_t CPLT_CONF0_RESERVED_7G = 7;
static const uint32_t CPLT_CONF0_CTRL_MISC_PROBE1_SEL_DC = 8;
static const uint32_t CPLT_CONF0_CTRL_MISC_PROBE1_SEL_DC_LEN = 6;
static const uint32_t CPLT_CONF0_RESERVED_14G = 14;
static const uint32_t CPLT_CONF0_RESERVED_15G = 15;
static const uint32_t CPLT_CONF0_CTRL_MISC_PROBE2_SEL_DC = 16;
static const uint32_t CPLT_CONF0_CTRL_MISC_PROBE2_SEL_DC_LEN = 6;
static const uint32_t CPLT_CONF0_RESERVED_22G = 22;
static const uint32_t CPLT_CONF0_RESERVED_23G = 23;
static const uint32_t CPLT_CONF0_CTRL_MISC_PROBE3_SEL_DC = 24;
static const uint32_t CPLT_CONF0_CTRL_MISC_PROBE3_SEL_DC_LEN = 6;
static const uint32_t CPLT_CONF0_RESERVED_30G = 30;
static const uint32_t CPLT_CONF0_RESERVED_31G = 31;
static const uint32_t CPLT_CONF0_CTRL_MISC_OFLOW_FEH_SEL_DC = 32;
static const uint32_t CPLT_CONF0_CTRL_CC_SCAN_PROTECT_DC = 33;
static const uint32_t CPLT_CONF0_CTRL_CC_SDIS_DC_N = 34;
static const uint32_t CPLT_CONF0_CTRL_CC_SCAN_DIAG_DC = 35;
static const uint32_t CPLT_CONF0_RESERVED_TEST_CONTROL_36G = 36;
static const uint32_t CPLT_CONF0_RESERVED_TEST_CONTROL_37G = 37;
static const uint32_t CPLT_CONF0_RESERVED_TEST_CONTROL_38G = 38;
static const uint32_t CPLT_CONF0_RESERVED_TEST_CONTROL_39G = 39;
static const uint32_t CPLT_CONF0_CTRL_EPS_MASK_VITL_PCB_ERR_DC = 40;
static const uint32_t CPLT_CONF0_CTRL_CC_MASK_VITL_SCAN_OPCG_ERR_DC = 41;
static const uint32_t CPLT_CONF0_RESERVED_42G = 42;
static const uint32_t CPLT_CONF0_RESERVED_43G = 43;
static const uint32_t CPLT_CONF0_TC_PCB_DBG_GLB_BRCST_EN = 44;
static const uint32_t CPLT_CONF0_RESERVED_45G = 45;
static const uint32_t CPLT_CONF0_TC_SKIT_CANARY_MODE_DC = 46;
static const uint32_t CPLT_CONF0_FREE_USAGE_47G = 47;
static const uint32_t CPLT_CONF0_FREE_USAGE_48G = 48;
static const uint32_t CPLT_CONF0_FREE_USAGE_49G = 49;
static const uint32_t CPLT_CONF0_FREE_USAGE_50G = 50;
static const uint32_t CPLT_CONF0_FREE_USAGE_51G = 51;
static const uint32_t CPLT_CONF0_FREE_USAGE_52G = 52;
static const uint32_t CPLT_CONF0_FREE_USAGE_53G = 53;
static const uint32_t CPLT_CONF0_FREE_USAGE_54G = 54;
static const uint32_t CPLT_CONF0_FREE_USAGE_55G = 55;
static const uint32_t CPLT_CONF0_FREE_USAGE_56G = 56;
static const uint32_t CPLT_CONF0_FREE_USAGE_57G = 57;
static const uint32_t CPLT_CONF0_FREE_USAGE_58G = 58;
static const uint32_t CPLT_CONF0_FREE_USAGE_59G = 59;
static const uint32_t CPLT_CONF0_FREE_USAGE_60G = 60;
static const uint32_t CPLT_CONF0_FREE_USAGE_61G = 61;
static const uint32_t CPLT_CONF0_FREE_USAGE_62G = 62;
static const uint32_t CPLT_CONF0_FREE_USAGE_63G = 63;
// eq/reg00000.H

static const uint64_t CPLT_CTRL0_RW = 0x20000000ull;
static const uint64_t CPLT_CTRL0_WO_CLEAR = 0x20000020ull;
static const uint64_t CPLT_CTRL0_WO_OR = 0x20000010ull;

static const uint32_t CPLT_CTRL0_CTRL_CC_ABSTCLK_MUXSEL_DC = 0;
static const uint32_t CPLT_CTRL0_CTRL_CC_FLUSHMODE_INH = 2;
static const uint32_t CPLT_CTRL0_CTRL_CC_FORCE_ALIGN = 3;
static const uint32_t CPLT_CTRL0_TC_UNIT_ARY_WRT_THRU_DC = 4;
static const uint32_t CPLT_CTRL0_TC_UNIT_AVP_MODE = 5;
static const uint32_t CPLT_CTRL0_TC_CTRL0_BIT6_CHIPLET_ID_DC = 6;
static const uint32_t CPLT_CTRL0_CTRL_CC_ABIST_RECOV_DISABLE_DC = 8;
static const uint32_t CPLT_CTRL0_RESERVED_11A = 11;
static const uint32_t CPLT_CTRL0_TC_UNIT_DETERMINISTIC_TEST_ENA_DC = 13;
static const uint32_t CPLT_CTRL0_TC_UNIT_CONSTRAIN_SAFESCAN_DC = 14;
static const uint32_t CPLT_CTRL0_RESERVED_18A = 18;
static const uint32_t CPLT_CTRL0_RESERVED_19A = 19;
static const uint32_t CPLT_CTRL0_TC_PSRO_SEL_DC = 20;
static const uint32_t CPLT_CTRL0_TC_PSRO_SEL_DC_LEN = 8;
static const uint32_t CPLT_CTRL0_RESERVED_33A = 33;
static const uint32_t CPLT_CTRL0_RESERVED_34A = 34;
static const uint32_t CPLT_CTRL0_RESERVED_35A = 35;
static const uint32_t CPLT_CTRL0_TC_OELCC_EDGE_DELAYED_DC = 36;
static const uint32_t CPLT_CTRL0_TC_OELCC_ALIGN_FLUSH_DC = 37;
static const uint32_t CPLT_CTRL0_RESERVED_38A = 38;
static const uint32_t CPLT_CTRL0_RESERVED_39A = 39;
static const uint32_t CPLT_CTRL0_CTRL_MISC_CLKDIV_SEL_DC = 40;
static const uint32_t CPLT_CTRL0_CTRL_MISC_CLKDIV_SEL_DC_LEN = 2;
static const uint32_t CPLT_CTRL0_RESERVED_42A = 42;
static const uint32_t CPLT_CTRL0_RESERVED_43A = 43;
static const uint32_t CPLT_CTRL0_CTRL_CC_SSS_CALIBRATE_DC = 46;
static const uint32_t CPLT_CTRL0_CTRL_CC_PIN_LBIST_DC = 47;
static const uint32_t CPLT_CTRL0_FREE_USAGE_48A = 48;
static const uint32_t CPLT_CTRL0_FREE_USAGE_49A = 49;
static const uint32_t CPLT_CTRL0_FREE_USAGE_50A = 50;
static const uint32_t CPLT_CTRL0_FREE_USAGE_51A = 51;
static const uint32_t CPLT_CTRL0_FREE_USAGE_52A = 52;
static const uint32_t CPLT_CTRL0_FREE_USAGE_53A = 53;
static const uint32_t CPLT_CTRL0_FREE_USAGE_54A = 54;
static const uint32_t CPLT_CTRL0_FREE_USAGE_55A = 55;
static const uint32_t CPLT_CTRL0_FREE_USAGE_56A = 56;
static const uint32_t CPLT_CTRL0_FREE_USAGE_57A = 57;
static const uint32_t CPLT_CTRL0_FREE_USAGE_58A = 58;
static const uint32_t CPLT_CTRL0_FREE_USAGE_59A = 59;
static const uint32_t CPLT_CTRL0_FREE_USAGE_60A = 60;
static const uint32_t CPLT_CTRL0_FREE_USAGE_61A = 61;
static const uint32_t CPLT_CTRL0_FREE_USAGE_62A = 62;
static const uint32_t CPLT_CTRL0_FREE_USAGE_63A = 63;
// eq/reg00000.H

static const uint64_t EPS_DBG_INST1_COND_REG_2 = 0x200183e2ull;

static const uint32_t EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_A = 0;
static const uint32_t EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_A_LEN = 5;
static const uint32_t EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_B = 5;
static const uint32_t EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_B_LEN = 5;
static const uint32_t EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_A = 10;
static const uint32_t EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_A_LEN = 5;
static const uint32_t EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_B = 15;
static const uint32_t EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_B_LEN = 5;
static const uint32_t EPS_DBG_INST1_COND_REG_2_TO_CMP_LT = 20;
static const uint32_t EPS_DBG_INST1_COND_REG_2_TO_CMP_LT_LEN = 24;
// eq/reg00000.H

static const uint64_t EPS_DBG_INST2_COND_REG_2 = 0x200183e5ull;

static const uint32_t EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_A = 0;
static const uint32_t EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_A_LEN = 5;
static const uint32_t EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_B = 5;
static const uint32_t EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_B_LEN = 5;
static const uint32_t EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_A = 10;
static const uint32_t EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_A_LEN = 5;
static const uint32_t EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_B = 15;
static const uint32_t EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_B_LEN = 5;
static const uint32_t EPS_DBG_INST2_COND_REG_2_TO_CMP_LT = 20;
static const uint32_t EPS_DBG_INST2_COND_REG_2_TO_CMP_LT_LEN = 24;
// eq/reg00000.H

static const uint64_t EPS_DBG_XTRA_TRACE_MODE = 0x200183f1ull;

static const uint32_t EPS_DBG_XTRA_TRACE_MODE_XTRA_TRACE_MODE_DATA = 0;
static const uint32_t EPS_DBG_XTRA_TRACE_MODE_XTRA_TRACE_MODE_DATA_LEN = 42;
// eq/reg00000.H

static const uint64_t EPS_FIR_MODE_REG = 0x20040008ull;

static const uint32_t EPS_FIR_MODE_REG_00 = 0;
static const uint32_t EPS_FIR_MODE_REG_01 = 1;
static const uint32_t EPS_FIR_MODE_REG_02 = 2;
static const uint32_t EPS_FIR_MODE_REG_03 = 3;
static const uint32_t EPS_FIR_MODE_REG_04 = 4;
static const uint32_t EPS_FIR_MODE_REG_05 = 5;
static const uint32_t EPS_FIR_MODE_REG_06 = 6;
static const uint32_t EPS_FIR_MODE_REG_07 = 7;
static const uint32_t EPS_FIR_MODE_REG_08 = 8;
static const uint32_t EPS_FIR_MODE_REG_09 = 9;
static const uint32_t EPS_FIR_MODE_REG_10 = 10;
static const uint32_t EPS_FIR_MODE_REG_11 = 11;
static const uint32_t EPS_FIR_MODE_REG_12 = 12;
static const uint32_t EPS_FIR_MODE_REG_13 = 13;
static const uint32_t EPS_FIR_MODE_REG_14 = 14;
static const uint32_t EPS_FIR_MODE_REG_15 = 15;
// eq/reg00000.H

static const uint64_t EPS_THERM_WSUB_DTS_TRC_RESULT = 0x20050003ull;

static const uint32_t EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE = 0;
static const uint32_t EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE_LEN = 44;
static const uint32_t EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_OVERFLOW_ERR = 44;
static const uint32_t EPS_THERM_WSUB_DTS_TRC_RESULT_DTS_1_RESULT = 48;
static const uint32_t EPS_THERM_WSUB_DTS_TRC_RESULT_DTS_1_RESULT_LEN = 16;
// eq/reg00000.H

static const uint64_t EPS_THERM_WSUB_ERR_STATUS_REG = 0x20050013ull;
// eq/reg00000.H

static const uint64_t HOSTATTN = 0x20040009ull;

static const uint32_t HOSTATTN_ANY_HOST_ATTN = 0;
static const uint32_t HOSTATTN_RESERVED1H = 1;
static const uint32_t HOSTATTN_RESERVED2H = 2;
static const uint32_t HOSTATTN_RESERVED3H = 3;
static const uint32_t HOSTATTN_HOST_ATTN_PERV = 4;
static const uint32_t HOSTATTN_HOST_ATTN_IN05 = 5;
static const uint32_t HOSTATTN_HOST_ATTN_IN06 = 6;
static const uint32_t HOSTATTN_HOST_ATTN_IN07 = 7;
static const uint32_t HOSTATTN_HOST_ATTN_IN08 = 8;
static const uint32_t HOSTATTN_HOST_ATTN_IN09 = 9;
static const uint32_t HOSTATTN_HOST_ATTN_IN10 = 10;
static const uint32_t HOSTATTN_HOST_ATTN_IN11 = 11;
static const uint32_t HOSTATTN_HOST_ATTN_IN12 = 12;
static const uint32_t HOSTATTN_HOST_ATTN_IN13 = 13;
static const uint32_t HOSTATTN_HOST_ATTN_IN14 = 14;
static const uint32_t HOSTATTN_HOST_ATTN_IN15 = 15;
static const uint32_t HOSTATTN_HOST_ATTN_IN16 = 16;
static const uint32_t HOSTATTN_HOST_ATTN_IN17 = 17;
static const uint32_t HOSTATTN_HOST_ATTN_IN18 = 18;
static const uint32_t HOSTATTN_HOST_ATTN_IN19 = 19;
static const uint32_t HOSTATTN_HOST_ATTN_IN20 = 20;
static const uint32_t HOSTATTN_HOST_ATTN_IN21 = 21;
static const uint32_t HOSTATTN_HOST_ATTN_IN22 = 22;
static const uint32_t HOSTATTN_HOST_ATTN_IN23 = 23;
static const uint32_t HOSTATTN_HOST_ATTN_IN24 = 24;
static const uint32_t HOSTATTN_HOST_ATTN_IN25 = 25;
static const uint32_t HOSTATTN_HOST_ATTN_IN26 = 26;
static const uint32_t HOSTATTN_HOST_ATTN_IN27 = 27;
static const uint32_t HOSTATTN_HOST_ATTN_IN28 = 28;
static const uint32_t HOSTATTN_HOST_ATTN_IN29 = 29;
static const uint32_t HOSTATTN_HOST_ATTN_IN30 = 30;
static const uint32_t HOSTATTN_HOST_ATTN_IN31 = 31;
static const uint32_t HOSTATTN_HOST_ATTN_IN32 = 32;
static const uint32_t HOSTATTN_HOST_ATTN_IN33 = 33;
static const uint32_t HOSTATTN_HOST_ATTN_IN34 = 34;
static const uint32_t HOSTATTN_HOST_ATTN_IN35 = 35;
static const uint32_t HOSTATTN_HOST_ATTN_IN36 = 36;
static const uint32_t HOSTATTN_HOST_ATTN_IN37 = 37;
static const uint32_t HOSTATTN_HOST_ATTN_IN38 = 38;
static const uint32_t HOSTATTN_HOST_ATTN_IN39 = 39;
static const uint32_t HOSTATTN_HOST_ATTN_IN40 = 40;
static const uint32_t HOSTATTN_HOST_ATTN_IN41 = 41;
static const uint32_t HOSTATTN_HOST_ATTN_IN42 = 42;
static const uint32_t HOSTATTN_HOST_ATTN_IN43 = 43;
static const uint32_t HOSTATTN_HOST_ATTN_IN44 = 44;
static const uint32_t HOSTATTN_HOST_ATTN_IN45 = 45;
static const uint32_t HOSTATTN_HOST_ATTN_IN46 = 46;
static const uint32_t HOSTATTN_HOST_ATTN_IN47 = 47;
static const uint32_t HOSTATTN_HOST_ATTN_IN48 = 48;
static const uint32_t HOSTATTN_HOST_ATTN_IN49 = 49;
static const uint32_t HOSTATTN_HOST_ATTN_IN50 = 50;
static const uint32_t HOSTATTN_HOST_ATTN_IN51 = 51;
static const uint32_t HOSTATTN_HOST_ATTN_IN52 = 52;
static const uint32_t HOSTATTN_HOST_ATTN_IN53 = 53;
// eq/reg00000.H

static const uint64_t HOSTATTN_MASK = 0x2004001aull;

static const uint32_t HOSTATTN_MASK_01 = 1;
static const uint32_t HOSTATTN_MASK_02 = 2;
static const uint32_t HOSTATTN_MASK_03 = 3;
static const uint32_t HOSTATTN_MASK_04 = 4;
static const uint32_t HOSTATTN_MASK_05 = 5;
static const uint32_t HOSTATTN_MASK_06 = 6;
static const uint32_t HOSTATTN_MASK_07 = 7;
static const uint32_t HOSTATTN_MASK_08 = 8;
static const uint32_t HOSTATTN_MASK_09 = 9;
static const uint32_t HOSTATTN_MASK_10 = 10;
static const uint32_t HOSTATTN_MASK_11 = 11;
static const uint32_t HOSTATTN_MASK_12 = 12;
static const uint32_t HOSTATTN_MASK_13 = 13;
static const uint32_t HOSTATTN_MASK_14 = 14;
static const uint32_t HOSTATTN_MASK_15 = 15;
static const uint32_t HOSTATTN_MASK_16 = 16;
static const uint32_t HOSTATTN_MASK_17 = 17;
static const uint32_t HOSTATTN_MASK_18 = 18;
static const uint32_t HOSTATTN_MASK_19 = 19;
static const uint32_t HOSTATTN_MASK_20 = 20;
static const uint32_t HOSTATTN_MASK_21 = 21;
static const uint32_t HOSTATTN_MASK_22 = 22;
static const uint32_t HOSTATTN_MASK_23 = 23;
static const uint32_t HOSTATTN_MASK_24 = 24;
static const uint32_t HOSTATTN_MASK_25 = 25;
static const uint32_t HOSTATTN_MASK_26 = 26;
static const uint32_t HOSTATTN_MASK_27 = 27;
static const uint32_t HOSTATTN_MASK_28 = 28;
static const uint32_t HOSTATTN_MASK_29 = 29;
static const uint32_t HOSTATTN_MASK_30 = 30;
static const uint32_t HOSTATTN_MASK_31 = 31;
static const uint32_t HOSTATTN_MASK_32 = 32;
static const uint32_t HOSTATTN_MASK_33 = 33;
static const uint32_t HOSTATTN_MASK_34 = 34;
static const uint32_t HOSTATTN_MASK_35 = 35;
static const uint32_t HOSTATTN_MASK_36 = 36;
static const uint32_t HOSTATTN_MASK_37 = 37;
static const uint32_t HOSTATTN_MASK_38 = 38;
static const uint32_t HOSTATTN_MASK_39 = 39;
static const uint32_t HOSTATTN_MASK_40 = 40;
static const uint32_t HOSTATTN_MASK_41 = 41;
static const uint32_t HOSTATTN_MASK_42 = 42;
static const uint32_t HOSTATTN_MASK_43 = 43;
static const uint32_t HOSTATTN_MASK_44 = 44;
static const uint32_t HOSTATTN_MASK_45 = 45;
static const uint32_t HOSTATTN_MASK_46 = 46;
static const uint32_t HOSTATTN_MASK_47 = 47;
static const uint32_t HOSTATTN_MASK_48 = 48;
static const uint32_t HOSTATTN_MASK_49 = 49;
static const uint32_t HOSTATTN_MASK_50 = 50;
static const uint32_t HOSTATTN_MASK_51 = 51;
static const uint32_t HOSTATTN_MASK_52 = 52;
static const uint32_t HOSTATTN_MASK_53 = 53;
// eq/reg00000.H

static const uint64_t L3TRA0_TR0_CONFIG_4 = 0x20018207ull;

static const uint32_t L3TRA0_TR0_CONFIG_4_A = 0;
static const uint32_t L3TRA0_TR0_CONFIG_4_A_LEN = 24;
static const uint32_t L3TRA0_TR0_CONFIG_4_B = 24;
static const uint32_t L3TRA0_TR0_CONFIG_4_B_LEN = 24;
// eq/reg00000.H

static const uint64_t L3TRA0_TR1_CONFIG = 0x20018222ull;

static const uint32_t L3TRA0_TR1_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t L3TRA0_TR1_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t L3TRA0_TR1_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t L3TRA0_TR1_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t L3TRA0_TR1_CONFIG_BANK_MODE = 10;
static const uint32_t L3TRA0_TR1_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t L3TRA0_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t L3TRA0_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t L3TRA0_TR1_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t L3TRA0_TR1_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t L3TRA0_TR1_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t L3TRA0_TR1_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t L3TRA0_TR1_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t L3TRA0_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
// eq/reg00000.H

static const uint64_t L3TRA1_TR0_CONFIG = 0x20018242ull;

static const uint32_t L3TRA1_TR0_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t L3TRA1_TR0_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t L3TRA1_TR0_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t L3TRA1_TR0_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t L3TRA1_TR0_CONFIG_BANK_MODE = 10;
static const uint32_t L3TRA1_TR0_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t L3TRA1_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t L3TRA1_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t L3TRA1_TR0_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t L3TRA1_TR0_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t L3TRA1_TR0_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t L3TRA1_TR0_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t L3TRA1_TR0_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t L3TRA1_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
// eq/reg00000.H

static const uint64_t L3TRA1_TR1_CONFIG_2 = 0x20018265ull;

static const uint32_t L3TRA1_TR1_CONFIG_2_A = 0;
static const uint32_t L3TRA1_TR1_CONFIG_2_A_LEN = 24;
static const uint32_t L3TRA1_TR1_CONFIG_2_B = 24;
static const uint32_t L3TRA1_TR1_CONFIG_2_B_LEN = 24;
// eq/reg00000.H

static const uint64_t L3TRA2_TR1_CONFIG_5 = 0x200182a8ull;

static const uint32_t L3TRA2_TR1_CONFIG_5_C = 0;
static const uint32_t L3TRA2_TR1_CONFIG_5_C_LEN = 24;
static const uint32_t L3TRA2_TR1_CONFIG_5_D = 24;
static const uint32_t L3TRA2_TR1_CONFIG_5_D_LEN = 24;
// eq/reg00000.H

static const uint64_t L3TRA3_TR0_CONFIG_3 = 0x200182c6ull;

static const uint32_t L3TRA3_TR0_CONFIG_3_C = 0;
static const uint32_t L3TRA3_TR0_CONFIG_3_C_LEN = 24;
static const uint32_t L3TRA3_TR0_CONFIG_3_D = 24;
static const uint32_t L3TRA3_TR0_CONFIG_3_D_LEN = 24;
// eq/reg00000.H

static const uint64_t OPCG_ALIGN = 0x20030001ull;

static const uint32_t OPCG_ALIGN_INOP_ALIGN = 0;
static const uint32_t OPCG_ALIGN_INOP_ALIGN_LEN = 4;
static const uint32_t OPCG_ALIGN_SNOP_ALIGN = 4;
static const uint32_t OPCG_ALIGN_SNOP_ALIGN_LEN = 4;
static const uint32_t OPCG_ALIGN_ENOP_ALIGN = 8;
static const uint32_t OPCG_ALIGN_ENOP_ALIGN_LEN = 4;
static const uint32_t OPCG_ALIGN_INOP_WAIT = 12;
static const uint32_t OPCG_ALIGN_INOP_WAIT_LEN = 8;
static const uint32_t OPCG_ALIGN_SNOP_WAIT = 20;
static const uint32_t OPCG_ALIGN_SNOP_WAIT_LEN = 12;
static const uint32_t OPCG_ALIGN_ENOP_WAIT = 32;
static const uint32_t OPCG_ALIGN_ENOP_WAIT_LEN = 8;
static const uint32_t OPCG_ALIGN_INOP_FORCE_SG = 40;
static const uint32_t OPCG_ALIGN_SNOP_FORCE_SG = 41;
static const uint32_t OPCG_ALIGN_ENOP_FORCE_SG = 42;
static const uint32_t OPCG_ALIGN_NO_WAIT_ON_CLK_CMD = 43;
static const uint32_t OPCG_ALIGN_ALIGN_SOURCE_SELECT = 44;
static const uint32_t OPCG_ALIGN_ALIGN_SOURCE_SELECT_LEN = 2;
static const uint32_t OPCG_ALIGN_SCAN_RATIO = 47;
static const uint32_t OPCG_ALIGN_SCAN_RATIO_LEN = 5;
static const uint32_t OPCG_ALIGN_OPCG_WAIT_CYCLES = 52;
static const uint32_t OPCG_ALIGN_OPCG_WAIT_CYCLES_LEN = 12;
// eq/reg00000.H

static const uint64_t QME_BCECSR = 0x200e0068ull;

static const uint32_t QME_BCECSR_BUSY = 0;
static const uint32_t QME_BCECSR_ERROR = 1;
static const uint32_t QME_BCECSR_RNW = 4;
static const uint32_t QME_BCECSR_BARSEL = 5;
static const uint32_t QME_BCECSR_PRIORITY = 6;
static const uint32_t QME_BCECSR_INJECT_ERR = 7;
static const uint32_t QME_BCECSR_TYPE = 13;
static const uint32_t QME_BCECSR_TYPE_LEN = 3;
static const uint32_t QME_BCECSR_NUM_BLOCKS = 17;
static const uint32_t QME_BCECSR_NUM_BLOCKS_LEN = 11;
static const uint32_t QME_BCECSR_SBASE = 28;
static const uint32_t QME_BCECSR_SBASE_LEN = 12;
static const uint32_t QME_BCECSR_MBASE = 42;
static const uint32_t QME_BCECSR_MBASE_LEN = 22;
// eq/reg00000.H

static const uint64_t QME_PSREQ = 0x200e0130ull;

static const uint32_t QME_PSREQ_CORE_PARTIAL_GOOD = 48;
static const uint32_t QME_PSREQ_CORE_PARTIAL_GOOD_LEN = 4;
static const uint32_t QME_PSREQ_AUTO_PMCR_UPDATE = 52;
static const uint32_t QME_PSREQ_PMCR_RECENT_MODE = 53;
// eq/reg00000.H

static const uint64_t QME_RCOCR = 0x200e017cull;

static const uint32_t QME_RCOCR_0_RESCLK_CONTROL = 0;
static const uint32_t QME_RCOCR_0_RESCLK_CONTROL_LEN = 8;
static const uint32_t QME_RCOCR_1_RESCLK_CONTROL = 8;
static const uint32_t QME_RCOCR_1_RESCLK_CONTROL_LEN = 8;
static const uint32_t QME_RCOCR_2_RESCLK_CONTROL = 16;
static const uint32_t QME_RCOCR_2_RESCLK_CONTROL_LEN = 8;
static const uint32_t QME_RCOCR_3_RESCLK_CONTROL = 24;
static const uint32_t QME_RCOCR_3_RESCLK_CONTROL_LEN = 8;
static const uint32_t QME_RCOCR_0_RESCLK_ACTUAL = 32;
static const uint32_t QME_RCOCR_0_RESCLK_ACTUAL_LEN = 8;
static const uint32_t QME_RCOCR_1_RESCLK_ACTUAL = 40;
static const uint32_t QME_RCOCR_1_RESCLK_ACTUAL_LEN = 8;
static const uint32_t QME_RCOCR_2_RESCLK_ACTUAL = 48;
static const uint32_t QME_RCOCR_2_RESCLK_ACTUAL_LEN = 8;
static const uint32_t QME_RCOCR_3_RESCLK_ACTUAL = 56;
static const uint32_t QME_RCOCR_3_RESCLK_ACTUAL_LEN = 8;
// eq/reg00000.H

static const uint64_t QME_RCTAR3 = 0x200e019cull;

static const uint32_t QME_RCTAR3_QME_RCTAR3_DATA = 0;
static const uint32_t QME_RCTAR3_QME_RCTAR3_DATA_LEN = 64;
// eq/reg00000.H

static const uint64_t QME_RS4CSR = 0x200e0168ull;

static const uint32_t QME_RS4CSR_BUSY = 0;
static const uint32_t QME_RS4CSR_ERROR = 1;
static const uint32_t QME_RS4CSR_SCAN_MODE_OVERRIDE = 5;
static const uint32_t QME_RS4CSR_SCAN_MODE_OVERRIDE_LEN = 2;
static const uint32_t QME_RS4CSR_INJECT_ERR = 7;
static const uint32_t QME_RS4CSR_ERR_CARE_MASK_INVALID = 9;
static const uint32_t QME_RS4CSR_ERR_CHECKWORD_MISMATCH = 10;
static const uint32_t QME_RS4CSR_ERR_SCAN_MODE_INVALID = 11;
static const uint32_t QME_RS4CSR_ERR_ROTATE_AMOUNT = 12;
static const uint32_t QME_RS4CSR_BAD_SCOM_RC = 13;
static const uint32_t QME_RS4CSR_BAD_SCOM_RC_LEN = 3;
// eq/reg00000.H

static const uint64_t QME_SCOM_PBTXTR2 = 0x200e0042ull;

static const uint32_t QME_SCOM_PBTXTR2__VALID = 0;
static const uint32_t QME_SCOM_PBTXTR2__VALID_LEN = 8;
static const uint32_t QME_SCOM_PBTXTR2_0 = 8;
static const uint32_t QME_SCOM_PBTXTR2_0_LEN = 4;
static const uint32_t QME_SCOM_PBTXTR2_1 = 12;
static const uint32_t QME_SCOM_PBTXTR2_1_LEN = 4;
static const uint32_t QME_SCOM_PBTXTR2_2 = 16;
static const uint32_t QME_SCOM_PBTXTR2_2_LEN = 4;
static const uint32_t QME_SCOM_PBTXTR2_3 = 20;
static const uint32_t QME_SCOM_PBTXTR2_3_LEN = 4;
static const uint32_t QME_SCOM_PBTXTR2_4 = 24;
static const uint32_t QME_SCOM_PBTXTR2_4_LEN = 4;
static const uint32_t QME_SCOM_PBTXTR2_5 = 28;
static const uint32_t QME_SCOM_PBTXTR2_5_LEN = 4;
static const uint32_t QME_SCOM_PBTXTR2_6 = 32;
static const uint32_t QME_SCOM_PBTXTR2_6_LEN = 4;
static const uint32_t QME_SCOM_PBTXTR2_7 = 36;
static const uint32_t QME_SCOM_PBTXTR2_7_LEN = 4;
// eq/reg00000.H

static const uint64_t QME_SCOM_XIVDRX = 0x200e0294ull;

static const uint32_t QME_SCOM_XIVDRX_0 = 0;
static const uint32_t QME_SCOM_XIVDRX_0_LEN = 32;
static const uint32_t QME_SCOM_XIVDRX_3 = 32;
static const uint32_t QME_SCOM_XIVDRX_3_LEN = 32;
// eq/reg00000.H

static const uint64_t SCAN_CAPTUREDR = 0x2003c000ull;
// eq/reg00000.H

}
}
#include "eq/reg00000.H"
#endif
