{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 21:33:55 2013 " "Info: Processing started: Sat Nov 09 21:33:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output register razor_dflipflop:\\G1:12:d\|output 394.32 MHz 2.536 ns Internal " "Info: Clock \"clock\" has Internal fmax of 394.32 MHz between source register \"reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output\" and destination register \"razor_dflipflop:\\G1:12:d\|output\" (period= 2.536 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.027 ns + Longest register register " "Info: + Longest register to register delay is 1.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output 1 REG LCFF_X61_Y15_N29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y15_N29; Fanout = 7; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.413 ns) 1.027 ns razor_dflipflop:\\G1:12:d\|output 2 REG LCFF_X61_Y15_N31 6 " "Info: 2: + IC(0.614 ns) + CELL(0.413 ns) = 1.027 ns; Loc. = LCFF_X61_Y15_N31; Fanout = 6; REG Node = 'razor_dflipflop:\\G1:12:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 40.21 % ) " "Info: Total cell delay = 0.413 ns ( 40.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.614 ns ( 59.79 % ) " "Info: Total interconnect delay = 0.614 ns ( 59.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.027 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output {} razor_dflipflop:\G1:12:d|output {} } { 0.000ns 0.614ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.312 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.602 ns) 3.312 ns razor_dflipflop:\\G1:12:d\|output 2 REG LCFF_X61_Y15_N31 6 " "Info: 2: + IC(1.826 ns) + CELL(0.602 ns) = 3.312 ns; Loc. = LCFF_X61_Y15_N31; Fanout = 6; REG Node = 'razor_dflipflop:\\G1:12:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.428 ns" { clock razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 44.87 % ) " "Info: Total cell delay = 1.486 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.826 ns ( 55.13 % ) " "Info: Total interconnect delay = 1.826 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { clock razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { clock {} clock~combout {} razor_dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 1.826ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.314 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.602 ns) 3.314 ns reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output 2 REG LCFF_X61_Y15_N29 7 " "Info: 2: + IC(1.828 ns) + CELL(0.602 ns) = 3.314 ns; Loc. = LCFF_X61_Y15_N29; Fanout = 7; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { clock reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 44.84 % ) " "Info: Total cell delay = 1.486 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.828 ns ( 55.16 % ) " "Info: Total interconnect delay = 1.828 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clock reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 1.828ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { clock razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { clock {} clock~combout {} razor_dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 1.826ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clock reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 1.828ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.027 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output {} razor_dflipflop:\G1:12:d|output {} } { 0.000ns 0.614ns } { 0.000ns 0.413ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { clock razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { clock {} clock~combout {} razor_dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 1.826ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clock reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 1.828ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_32:shadow_latch\|dflipflop:\\G1:25:d\|output razor_dflipflop:\\G1:25:d\|output clock 116 ps " "Info: Found hold time violation between source  pin or register \"reg_32:shadow_latch\|dflipflop:\\G1:25:d\|output\" and destination pin or register \"razor_dflipflop:\\G1:25:d\|output\" for clock \"clock\" (Hold time is 116 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.924 ns + Largest " "Info: + Largest clock skew is 0.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.231 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.602 ns) 3.231 ns razor_dflipflop:\\G1:25:d\|output 2 REG LCFF_X64_Y10_N27 7 " "Info: 2: + IC(1.745 ns) + CELL(0.602 ns) = 3.231 ns; Loc. = LCFF_X64_Y10_N27; Fanout = 7; REG Node = 'razor_dflipflop:\\G1:25:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clock razor_dflipflop:\G1:25:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 45.99 % ) " "Info: Total cell delay = 1.486 ns ( 45.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.745 ns ( 54.01 % ) " "Info: Total interconnect delay = 1.745 ns ( 54.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { clock razor_dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { clock {} clock~combout {} razor_dflipflop:\G1:25:d|output {} } { 0.000ns 0.000ns 1.745ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.307 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.602 ns) 2.307 ns reg_32:shadow_latch\|dflipflop:\\G1:25:d\|output 2 REG LCFF_X64_Y10_N25 8 " "Info: 2: + IC(0.821 ns) + CELL(0.602 ns) = 2.307 ns; Loc. = LCFF_X64_Y10_N25; Fanout = 8; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:25:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { clock reg_32:shadow_latch|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 64.41 % ) " "Info: Total cell delay = 1.486 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.821 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.821 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clock reg_32:shadow_latch|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:25:d|output {} } { 0.000ns 0.000ns 0.821ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { clock razor_dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { clock {} clock~combout {} razor_dflipflop:\G1:25:d|output {} } { 0.000ns 0.000ns 1.745ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clock reg_32:shadow_latch|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:25:d|output {} } { 0.000ns 0.000ns 0.821ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.817 ns - Shortest register register " "Info: - Shortest register to register delay is 0.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:shadow_latch\|dflipflop:\\G1:25:d\|output 1 REG LCFF_X64_Y10_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y10_N25; Fanout = 8; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:25:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:shadow_latch|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.413 ns) 0.817 ns razor_dflipflop:\\G1:25:d\|output 2 REG LCFF_X64_Y10_N27 7 " "Info: 2: + IC(0.404 ns) + CELL(0.413 ns) = 0.817 ns; Loc. = LCFF_X64_Y10_N27; Fanout = 7; REG Node = 'razor_dflipflop:\\G1:25:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { reg_32:shadow_latch|dflipflop:\G1:25:d|output razor_dflipflop:\G1:25:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 50.55 % ) " "Info: Total cell delay = 0.413 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.404 ns ( 49.45 % ) " "Info: Total interconnect delay = 0.404 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { reg_32:shadow_latch|dflipflop:\G1:25:d|output razor_dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.817 ns" { reg_32:shadow_latch|dflipflop:\G1:25:d|output {} razor_dflipflop:\G1:25:d|output {} } { 0.000ns 0.404ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { clock razor_dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { clock {} clock~combout {} razor_dflipflop:\G1:25:d|output {} } { 0.000ns 0.000ns 1.745ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clock reg_32:shadow_latch|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:25:d|output {} } { 0.000ns 0.000ns 0.821ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { reg_32:shadow_latch|dflipflop:\G1:25:d|output razor_dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.817 ns" { reg_32:shadow_latch|dflipflop:\G1:25:d|output {} razor_dflipflop:\G1:25:d|output {} } { 0.000ns 0.404ns } { 0.000ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output input\[29\] clock 4.515 ns register " "Info: tsu for register \"reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output\" (data pin = \"input\[29\]\", clock pin = \"clock\") is 4.515 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.144 ns + Longest pin register " "Info: + Longest pin to register delay is 7.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns input\[29\] 1 PIN PIN_AD24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_AD24; Fanout = 1; PIN Node = 'input\[29\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[29] } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.837 ns) + CELL(0.413 ns) 7.144 ns reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output 2 REG LCFF_X63_Y10_N9 5 " "Info: 2: + IC(5.837 ns) + CELL(0.413 ns) = 7.144 ns; Loc. = LCFF_X63_Y10_N9; Fanout = 5; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { input[29] reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.307 ns ( 18.30 % ) " "Info: Total cell delay = 1.307 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.837 ns ( 81.70 % ) " "Info: Total interconnect delay = 5.837 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.144 ns" { input[29] reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.144 ns" { input[29] {} input[29]~combout {} reg_32:shadow_latch|dflipflop:\G1:29:d|output {} } { 0.000ns 0.000ns 5.837ns } { 0.000ns 0.894ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.591 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.602 ns) 2.591 ns reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output 2 REG LCFF_X63_Y10_N9 5 " "Info: 2: + IC(1.105 ns) + CELL(0.602 ns) = 2.591 ns; Loc. = LCFF_X63_Y10_N9; Fanout = 5; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { clock reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 57.35 % ) " "Info: Total cell delay = 1.486 ns ( 57.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 42.65 % ) " "Info: Total interconnect delay = 1.105 ns ( 42.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clock reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:29:d|output {} } { 0.000ns 0.000ns 1.105ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.144 ns" { input[29] reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.144 ns" { input[29] {} input[29]~combout {} reg_32:shadow_latch|dflipflop:\G1:29:d|output {} } { 0.000ns 0.000ns 5.837ns } { 0.000ns 0.894ns 0.413ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clock reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:29:d|output {} } { 0.000ns 0.000ns 1.105ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock error reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output 36.467 ns register " "Info: tco from clock \"clock\" to destination pin \"error\" through register \"reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output\" is 36.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.314 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.602 ns) 3.314 ns reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output 2 REG LCFF_X61_Y15_N9 10 " "Info: 2: + IC(1.828 ns) + CELL(0.602 ns) = 3.314 ns; Loc. = LCFF_X61_Y15_N9; Fanout = 10; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { clock reg_32:shadow_latch|dflipflop:\G1:14:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 44.84 % ) " "Info: Total cell delay = 1.486 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.828 ns ( 55.16 % ) " "Info: Total interconnect delay = 1.828 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clock reg_32:shadow_latch|dflipflop:\G1:14:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:14:d|output {} } { 0.000ns 0.000ns 1.828ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.876 ns + Longest register pin " "Info: + Longest register to pin delay is 32.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output 1 REG LCFF_X61_Y15_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y15_N9; Fanout = 10; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:shadow_latch|dflipflop:\G1:14:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.545 ns) 1.207 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:15:G2:halfadder3\|carryout~1 2 COMB LCCOMB_X61_Y15_N20 1 " "Info: 2: + IC(0.662 ns) + CELL(0.545 ns) = 1.207 ns; Loc. = LCCOMB_X61_Y15_N20; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:15:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.455 ns) 2.463 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:15:G2:halfadder3\|carryout~2 3 COMB LCCOMB_X64_Y15_N24 2 " "Info: 3: + IC(0.801 ns) + CELL(0.455 ns) = 2.463 ns; Loc. = LCCOMB_X64_Y15_N24; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:15:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.389 ns) + CELL(0.544 ns) 5.396 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|carryout~1 4 COMB LCCOMB_X64_Y15_N8 2 " "Info: 4: + IC(2.389 ns) + CELL(0.544 ns) = 5.396 ns; Loc. = LCCOMB_X64_Y15_N8; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.178 ns) 6.992 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:15:G2:halfadder3\|carryout 5 COMB LCCOMB_X53_Y15_N16 5 " "Info: 5: + IC(1.418 ns) + CELL(0.178 ns) = 6.992 ns; Loc. = LCCOMB_X53_Y15_N16; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:15:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.322 ns) 7.637 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:15:G2:halfadder3\|carryout~1 6 COMB LCCOMB_X53_Y15_N20 1 " "Info: 6: + IC(0.323 ns) + CELL(0.322 ns) = 7.637 ns; Loc. = LCCOMB_X53_Y15_N20; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:15:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 8.272 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:15:G2:halfadder3\|carryout~2 7 COMB LCCOMB_X53_Y15_N6 5 " "Info: 7: + IC(0.313 ns) + CELL(0.322 ns) = 8.272 ns; Loc. = LCCOMB_X53_Y15_N6; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:15:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.544 ns) 9.772 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:12:G2:halfadder3\|carryout~4 8 COMB LCCOMB_X53_Y19_N0 2 " "Info: 8: + IC(0.956 ns) + CELL(0.544 ns) = 9.772 ns; Loc. = LCCOMB_X53_Y19_N0; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:12:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.322 ns) 10.653 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:12:G2:halfadder3\|carryout~5 9 COMB LCCOMB_X54_Y19_N16 1 " "Info: 9: + IC(0.559 ns) + CELL(0.322 ns) = 10.653 ns; Loc. = LCCOMB_X54_Y19_N16; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:12:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.322 ns) 11.871 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:12:G2:halfadder3\|carryout~6 10 COMB LCCOMB_X54_Y15_N12 7 " "Info: 10: + IC(0.896 ns) + CELL(0.322 ns) = 11.871 ns; Loc. = LCCOMB_X54_Y15_N12; Fanout = 7; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:12:G2:halfadder3\|carryout~6'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~6 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.322 ns) 13.143 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:10:G2:halfadder3\|carryout~1 11 COMB LCCOMB_X54_Y18_N2 7 " "Info: 11: + IC(0.950 ns) + CELL(0.322 ns) = 13.143 ns; Loc. = LCCOMB_X54_Y18_N2; Fanout = 7; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:10:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.322 ns) 14.670 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:10:G2:halfadder3\|carryout~2 12 COMB LCCOMB_X53_Y19_N2 1 " "Info: 12: + IC(1.205 ns) + CELL(0.322 ns) = 14.670 ns; Loc. = LCCOMB_X53_Y19_N2; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:10:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.427 ns) 15.393 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:10:G2:halfadder3\|carryout~3 13 COMB LCCOMB_X53_Y19_N28 6 " "Info: 13: + IC(0.296 ns) + CELL(0.427 ns) = 15.393 ns; Loc. = LCCOMB_X53_Y19_N28; Fanout = 6; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:10:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.322 ns) 16.650 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~4 14 COMB LCCOMB_X53_Y21_N16 2 " "Info: 14: + IC(0.935 ns) + CELL(0.322 ns) = 16.650 ns; Loc. = LCCOMB_X53_Y21_N16; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.178 ns) 18.019 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~5 15 COMB LCCOMB_X51_Y19_N2 1 " "Info: 15: + IC(1.191 ns) + CELL(0.178 ns) = 18.019 ns; Loc. = LCCOMB_X51_Y19_N2; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.177 ns) 18.485 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~6 16 COMB LCCOMB_X51_Y19_N6 5 " "Info: 16: + IC(0.289 ns) + CELL(0.177 ns) = 18.485 ns; Loc. = LCCOMB_X51_Y19_N6; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~6'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~6 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.178 ns) 19.613 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum~2 17 COMB LCCOMB_X50_Y21_N2 1 " "Info: 17: + IC(0.950 ns) + CELL(0.178 ns) = 19.613 ns; Loc. = LCCOMB_X50_Y21_N2; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.544 ns) 20.724 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum~3 18 COMB LCCOMB_X49_Y21_N26 9 " "Info: 18: + IC(0.567 ns) + CELL(0.544 ns) = 20.724 ns; Loc. = LCCOMB_X49_Y21_N26; Fanout = 9; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.521 ns) 21.570 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:4:G2:halfadder3\|carryout~2 19 COMB LCCOMB_X49_Y21_N20 1 " "Info: 19: + IC(0.325 ns) + CELL(0.521 ns) = 21.570 ns; Loc. = LCCOMB_X49_Y21_N20; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:4:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.177 ns) 22.580 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:4:G2:halfadder3\|carryout~3 20 COMB LCCOMB_X48_Y21_N26 5 " "Info: 20: + IC(0.833 ns) + CELL(0.177 ns) = 22.580 ns; Loc. = LCCOMB_X48_Y21_N26; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:4:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.322 ns) 23.727 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:4:G2:halfadder3\|carryout 21 COMB LCCOMB_X49_Y21_N2 3 " "Info: 21: + IC(0.825 ns) + CELL(0.322 ns) = 23.727 ns; Loc. = LCCOMB_X49_Y21_N2; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:4:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.544 ns) 25.168 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum 22 COMB LCCOMB_X49_Y22_N28 3 " "Info: 22: + IC(0.897 ns) + CELL(0.544 ns) = 25.168 ns; Loc. = LCCOMB_X49_Y22_N28; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.461 ns) 26.184 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~2 23 COMB LCCOMB_X50_Y22_N26 1 " "Info: 23: + IC(0.555 ns) + CELL(0.461 ns) = 26.184 ns; Loc. = LCCOMB_X50_Y22_N26; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.322 ns) 27.049 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~3 24 COMB LCCOMB_X50_Y22_N28 1 " "Info: 24: + IC(0.543 ns) + CELL(0.322 ns) = 27.049 ns; Loc. = LCCOMB_X50_Y22_N28; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.521 ns) 28.110 ns comparator_32:comparator\|not_equal~20 25 COMB LCCOMB_X49_Y22_N6 1 " "Info: 25: + IC(0.540 ns) + CELL(0.521 ns) = 28.110 ns; Loc. = LCCOMB_X49_Y22_N6; Fanout = 1; COMB Node = 'comparator_32:comparator\|not_equal~20'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~3 comparator_32:comparator|not_equal~20 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(2.996 ns) 32.876 ns error 26 PIN PIN_J17 0 " "Info: 26: + IC(1.770 ns) + CELL(2.996 ns) = 32.876 ns; Loc. = PIN_J17; Fanout = 0; PIN Node = 'error'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { comparator_32:comparator|not_equal~20 error } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.888 ns ( 36.16 % ) " "Info: Total cell delay = 11.888 ns ( 36.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.988 ns ( 63.84 % ) " "Info: Total interconnect delay = 20.988 ns ( 63.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.876 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~3 comparator_32:comparator|not_equal~20 error } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.876 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~6 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~6 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~3 {} comparator_32:comparator|not_equal~20 {} error {} } { 0.000ns 0.662ns 0.801ns 2.389ns 1.418ns 0.323ns 0.313ns 0.956ns 0.559ns 0.896ns 0.950ns 1.205ns 0.296ns 0.935ns 1.191ns 0.289ns 0.950ns 0.567ns 0.325ns 0.833ns 0.825ns 0.897ns 0.555ns 0.543ns 0.540ns 1.770ns } { 0.000ns 0.545ns 0.455ns 0.544ns 0.178ns 0.322ns 0.322ns 0.544ns 0.322ns 0.322ns 0.322ns 0.322ns 0.427ns 0.322ns 0.178ns 0.177ns 0.178ns 0.544ns 0.521ns 0.177ns 0.322ns 0.544ns 0.461ns 0.322ns 0.521ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clock reg_32:shadow_latch|dflipflop:\G1:14:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:14:d|output {} } { 0.000ns 0.000ns 1.828ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.876 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~3 comparator_32:comparator|not_equal~20 error } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.876 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~6 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~6 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~3 {} comparator_32:comparator|not_equal~20 {} error {} } { 0.000ns 0.662ns 0.801ns 2.389ns 1.418ns 0.323ns 0.313ns 0.956ns 0.559ns 0.896ns 0.950ns 1.205ns 0.296ns 0.935ns 1.191ns 0.289ns 0.950ns 0.567ns 0.325ns 0.833ns 0.825ns 0.897ns 0.555ns 0.543ns 0.540ns 1.770ns } { 0.000ns 0.545ns 0.455ns 0.544ns 0.178ns 0.322ns 0.322ns 0.544ns 0.322ns 0.322ns 0.322ns 0.322ns 0.427ns 0.322ns 0.178ns 0.177ns 0.178ns 0.544ns 0.521ns 0.177ns 0.322ns 0.544ns 0.461ns 0.322ns 0.521ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_32:shadow_latch\|dflipflop:\\G1:11:d\|output write_enable clock -0.960 ns register " "Info: th for register \"reg_32:shadow_latch\|dflipflop:\\G1:11:d\|output\" (data pin = \"write_enable\", clock pin = \"clock\") is -0.960 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.314 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.602 ns) 3.314 ns reg_32:shadow_latch\|dflipflop:\\G1:11:d\|output 2 REG LCFF_X61_Y15_N25 12 " "Info: 2: + IC(1.828 ns) + CELL(0.602 ns) = 3.314 ns; Loc. = LCFF_X61_Y15_N25; Fanout = 12; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:11:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { clock reg_32:shadow_latch|dflipflop:\G1:11:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 44.84 % ) " "Info: Total cell delay = 1.486 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.828 ns ( 55.16 % ) " "Info: Total interconnect delay = 1.828 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clock reg_32:shadow_latch|dflipflop:\G1:11:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:11:d|output {} } { 0.000ns 0.000ns 1.828ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.560 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns write_enable 1 PIN PIN_C13 64 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_C13; Fanout = 64; PIN Node = 'write_enable'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_enable } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.786 ns) + CELL(0.758 ns) 4.560 ns reg_32:shadow_latch\|dflipflop:\\G1:11:d\|output 2 REG LCFF_X61_Y15_N25 12 " "Info: 2: + IC(2.786 ns) + CELL(0.758 ns) = 4.560 ns; Loc. = LCFF_X61_Y15_N25; Fanout = 12; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:11:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { write_enable reg_32:shadow_latch|dflipflop:\G1:11:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 38.90 % ) " "Info: Total cell delay = 1.774 ns ( 38.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.786 ns ( 61.10 % ) " "Info: Total interconnect delay = 2.786 ns ( 61.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { write_enable reg_32:shadow_latch|dflipflop:\G1:11:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.560 ns" { write_enable {} write_enable~combout {} reg_32:shadow_latch|dflipflop:\G1:11:d|output {} } { 0.000ns 0.000ns 2.786ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clock reg_32:shadow_latch|dflipflop:\G1:11:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:11:d|output {} } { 0.000ns 0.000ns 1.828ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { write_enable reg_32:shadow_latch|dflipflop:\G1:11:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.560 ns" { write_enable {} write_enable~combout {} reg_32:shadow_latch|dflipflop:\G1:11:d|output {} } { 0.000ns 0.000ns 2.786ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 21:33:55 2013 " "Info: Processing ended: Sat Nov 09 21:33:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
