# do p2_02.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:43 on Sep 23,2023
# vlog -work work p2_02.vo 
# -- Compiling module BatalhaNaval
# 
# Top level modules:
# 	BatalhaNaval
# End time: 14:35:43 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:43 on Sep 23,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module BatalhaNaval_vlg_vec_tst
# 
# Top level modules:
# 	BatalhaNaval_vlg_vec_tst
# End time: 14:35:43 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.tb_clock_divider_vlg_vec_tst 
# Start time: 14:35:43 on Sep 23,2023
# Loading work.tb_clock_divider_vlg_vec_tst
# Loading work.tb_clock_divider
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 50 ns  Iteration: 0  Instance: /tb_clock_divider_vlg_vec_tst
# End time: 14:35:44 on Sep 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
