

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug  8 18:49:49 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv2_fp3_u2_ap_d3_c
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14365|  14365|  14365|  14365|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  14364|  14364|      2394|          -|          -|     6|    no    |
        | + Row_Loop             |   2392|   2392|       184|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    182|    182|        14|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    237|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    113|    -|
|Register         |        -|      -|     101|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     101|    350|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_357_p2    |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_286_p2      |     +    |      0|  0|  15|           8|           4|
    |add_ln1494_2_fu_439_p2  |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_fu_408_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_fu_367_p2     |     +    |      0|  0|  15|           8|           8|
    |c_fu_318_p2             |     +    |      0|  0|  13|           4|           1|
    |f_fu_276_p2             |     +    |      0|  0|  12|           3|           1|
    |i_fu_348_p2             |     +    |      0|  0|  15|           5|           5|
    |j_fu_399_p2             |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_393_p2           |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_342_p2           |     +    |      0|  0|  10|           2|           1|
    |r_fu_298_p2             |     +    |      0|  0|  13|           4|           1|
    |sub_ln1494_fu_433_p2    |     -    |      0|  0|   8|          13|          13|
    |icmp_ln10_fu_270_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_292_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln1494_fu_449_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln16_fu_312_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_336_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_387_p2     |   icmp   |      0|  0|   9|           2|           3|
    |select_ln29_fu_455_p3   |  select  |      0|  0|  14|           1|          14|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 237|         112|         111|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  41|          8|    1|          8|
    |c_0_reg_206      |   9|          2|    4|          8|
    |f_0_reg_171      |   9|          2|    3|          6|
    |max_0_reg_218    |   9|          2|   14|         28|
    |max_1_reg_247    |   9|          2|   14|         28|
    |mpc_0_reg_259    |   9|          2|    2|          4|
    |mpr_0_reg_236    |   9|          2|    2|          4|
    |phi_mul_reg_194  |   9|          2|    8|         16|
    |r_0_reg_183      |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 113|         24|   52|        110|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln13_reg_476    |   8|   0|    8|          0|
    |ap_CS_fsm           |   7|   0|    7|          0|
    |c_0_reg_206         |   4|   0|    4|          0|
    |c_reg_497           |   4|   0|    4|          0|
    |f_0_reg_171         |   3|   0|    3|          0|
    |f_reg_466           |   3|   0|    3|          0|
    |max_0_reg_218       |  14|   0|   14|          0|
    |max_1_reg_247       |  14|   0|   14|          0|
    |mpc_0_reg_259       |   2|   0|    2|          0|
    |mpc_reg_523         |   2|   0|    2|          0|
    |mpr_0_reg_236       |   2|   0|    2|          0|
    |mpr_reg_510         |   2|   0|    2|          0|
    |mul_ln1494_reg_515  |   9|   0|   10|          1|
    |phi_mul_reg_194     |   8|   0|    8|          0|
    |r_0_reg_183         |   4|   0|    4|          0|
    |r_reg_484           |   4|   0|    4|          0|
    |shl_ln2_reg_502     |   4|   0|    5|          1|
    |shl_ln_reg_489      |   4|   0|    5|          1|
    |zext_ln13_reg_471   |   3|   0|   13|         10|
    +--------------------+----+----+-----+-----------+
    |Total               | 101|   0|  114|         13|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|conv_out_V_address0        | out |   12|  ap_memory |    conv_out_V    |     array    |
|conv_out_V_ce0             | out |    1|  ap_memory |    conv_out_V    |     array    |
|conv_out_V_q0              |  in |   14|  ap_memory |    conv_out_V    |     array    |
|max_pool_out_0_V_address0  | out |    8|  ap_memory | max_pool_out_0_V |     array    |
|max_pool_out_0_V_ce0       | out |    1|  ap_memory | max_pool_out_0_V |     array    |
|max_pool_out_0_V_we0       | out |    1|  ap_memory | max_pool_out_0_V |     array    |
|max_pool_out_0_V_d0        | out |   14|  ap_memory | max_pool_out_0_V |     array    |
|max_pool_out_1_V_address0  | out |    8|  ap_memory | max_pool_out_1_V |     array    |
|max_pool_out_1_V_ce0       | out |    1|  ap_memory | max_pool_out_1_V |     array    |
|max_pool_out_1_V_we0       | out |    1|  ap_memory | max_pool_out_1_V |     array    |
|max_pool_out_1_V_d0        | out |   14|  ap_memory | max_pool_out_1_V |     array    |
|max_pool_out_2_V_address0  | out |    8|  ap_memory | max_pool_out_2_V |     array    |
|max_pool_out_2_V_ce0       | out |    1|  ap_memory | max_pool_out_2_V |     array    |
|max_pool_out_2_V_we0       | out |    1|  ap_memory | max_pool_out_2_V |     array    |
|max_pool_out_2_V_d0        | out |   14|  ap_memory | max_pool_out_2_V |     array    |
|max_pool_out_3_V_address0  | out |    8|  ap_memory | max_pool_out_3_V |     array    |
|max_pool_out_3_V_ce0       | out |    1|  ap_memory | max_pool_out_3_V |     array    |
|max_pool_out_3_V_we0       | out |    1|  ap_memory | max_pool_out_3_V |     array    |
|max_pool_out_3_V_d0        | out |   14|  ap_memory | max_pool_out_3_V |     array    |
|max_pool_out_4_V_address0  | out |    8|  ap_memory | max_pool_out_4_V |     array    |
|max_pool_out_4_V_ce0       | out |    1|  ap_memory | max_pool_out_4_V |     array    |
|max_pool_out_4_V_we0       | out |    1|  ap_memory | max_pool_out_4_V |     array    |
|max_pool_out_4_V_d0        | out |   14|  ap_memory | max_pool_out_4_V |     array    |
|max_pool_out_5_V_address0  | out |    8|  ap_memory | max_pool_out_5_V |     array    |
|max_pool_out_5_V_ce0       | out |    1|  ap_memory | max_pool_out_5_V |     array    |
|max_pool_out_5_V_we0       | out |    1|  ap_memory | max_pool_out_5_V |     array    |
|max_pool_out_5_V_d0        | out |   14|  ap_memory | max_pool_out_5_V |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

