Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 14:25:21 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fnd_controller_timing_summary_routed.rpt -pb fnd_controller_timing_summary_routed.pb -rpx fnd_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : fnd_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_Clk_Divider/r_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_clk_div_10hz/r_clk_10hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.935        0.000                      0                   43        0.452        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.935        0.000                      0                   43        0.452        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.499ns (29.483%)  route 3.585ns (70.517%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.935    10.052    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I0_O)        0.124    10.176 r  U_clk_div_10hz/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000    10.176    U_clk_div_10hz/r_counter[13]_i_1_n_0
    SLICE_X52Y9          FDCE                                         r  U_clk_div_10hz/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.450    14.791    U_clk_div_10hz/CLK
    SLICE_X52Y9          FDCE                                         r  U_clk_div_10hz/r_counter_reg[13]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X52Y9          FDCE (Setup_fdce_C_D)        0.081    15.111    U_clk_div_10hz/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.525ns (29.842%)  route 3.585ns (70.158%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.935    10.052    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I0_O)        0.150    10.202 r  U_clk_div_10hz/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000    10.202    U_clk_div_10hz/r_counter[15]_i_1_n_0
    SLICE_X52Y9          FDCE                                         r  U_clk_div_10hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.450    14.791    U_clk_div_10hz/CLK
    SLICE_X52Y9          FDCE                                         r  U_clk_div_10hz/r_counter_reg[15]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X52Y9          FDCE (Setup_fdce_C_D)        0.118    15.148    U_clk_div_10hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.499ns (31.149%)  route 3.313ns (68.851%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.664     9.780    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I2_O)        0.124     9.904 r  U_clk_div_10hz/r_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.904    U_clk_div_10hz/r_counter[6]_i_1__0_n_0
    SLICE_X49Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.450    14.791    U_clk_div_10hz/CLK
    SLICE_X49Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[6]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X49Y8          FDCE (Setup_fdce_C_D)        0.031    15.047    U_clk_div_10hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.499ns (30.800%)  route 3.368ns (69.200%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.718     9.834    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.124     9.958 r  U_clk_div_10hz/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.958    U_clk_div_10hz/r_counter[5]_i_1_n_0
    SLICE_X52Y7          FDCE                                         r  U_clk_div_10hz/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.451    14.792    U_clk_div_10hz/CLK
    SLICE_X52Y7          FDCE                                         r  U_clk_div_10hz/r_counter_reg[5]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y7          FDCE (Setup_fdce_C_D)        0.081    15.112    U_clk_div_10hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.528ns (31.561%)  route 3.313ns (68.439%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.664     9.780    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I2_O)        0.153     9.933 r  U_clk_div_10hz/r_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.933    U_clk_div_10hz/r_counter[8]_i_1__0_n_0
    SLICE_X49Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.450    14.791    U_clk_div_10hz/CLK
    SLICE_X49Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[8]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X49Y8          FDCE (Setup_fdce_C_D)        0.075    15.091    U_clk_div_10hz/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.499ns (30.870%)  route 3.357ns (69.130%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.707     9.823    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.124     9.947 r  U_clk_div_10hz/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.947    U_clk_div_10hz/r_counter[0]_i_1_n_0
    SLICE_X52Y7          FDCE                                         r  U_clk_div_10hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.451    14.792    U_clk_div_10hz/CLK
    SLICE_X52Y7          FDCE                                         r  U_clk_div_10hz/r_counter_reg[0]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y7          FDCE (Setup_fdce_C_D)        0.077    15.108    U_clk_div_10hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.499ns (30.989%)  route 3.338ns (69.011%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.688     9.804    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X50Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.928 r  U_clk_div_10hz/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.928    U_clk_div_10hz/r_counter[1]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  U_clk_div_10hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.452    14.793    U_clk_div_10hz/CLK
    SLICE_X50Y6          FDCE                                         r  U_clk_div_10hz/r_counter_reg[1]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y6          FDCE (Setup_fdce_C_D)        0.077    15.109    U_clk_div_10hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.499ns (31.008%)  route 3.335ns (68.992%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.685     9.801    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X50Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.925 r  U_clk_div_10hz/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.925    U_clk_div_10hz/r_counter[3]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  U_clk_div_10hz/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.452    14.793    U_clk_div_10hz/CLK
    SLICE_X50Y6          FDCE                                         r  U_clk_div_10hz/r_counter_reg[3]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y6          FDCE (Setup_fdce_C_D)        0.081    15.113    U_clk_div_10hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.525ns (31.358%)  route 3.338ns (68.642%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.688     9.804    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X50Y6          LUT2 (Prop_lut2_I0_O)        0.150     9.954 r  U_clk_div_10hz/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.954    U_clk_div_10hz/r_counter[2]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  U_clk_div_10hz/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.452    14.793    U_clk_div_10hz/CLK
    SLICE_X50Y6          FDCE                                         r  U_clk_div_10hz/r_counter_reg[2]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y6          FDCE (Setup_fdce_C_D)        0.118    15.150    U_clk_div_10hz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 U_clk_div_10hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.492ns (30.701%)  route 3.368ns (69.299%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.570     5.091    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.478     5.569 f  U_clk_div_10hz/r_counter_reg[9]/Q
                         net (fo=3, routed)           0.829     6.399    U_clk_div_10hz/r_counter[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.295     6.694 r  U_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.680     7.374    U_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.150     7.524 r  U_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=10, routed)          0.538     8.062    U_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.328     8.390 r  U_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.602     8.992    U_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.116 r  U_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.718     9.834    U_clk_div_10hz/r_counter[23]_i_2_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.117     9.951 r  U_clk_div_10hz/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.951    U_clk_div_10hz/r_counter[7]_i_1_n_0
    SLICE_X52Y7          FDCE                                         r  U_clk_div_10hz/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.451    14.792    U_clk_div_10hz/CLK
    SLICE_X52Y7          FDCE                                         r  U_clk_div_10hz/r_counter_reg[7]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y7          FDCE (Setup_fdce_C_D)        0.118    15.149    U_clk_div_10hz/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  5.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 U_clk_div_10hz/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_clk_10hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.271ns (48.779%)  route 0.285ns (51.221%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    U_clk_div_10hz/CLK
    SLICE_X49Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDCE (Prop_fdce_C_Q)         0.128     1.576 r  U_clk_div_10hz/r_counter_reg[8]/Q
                         net (fo=6, routed)           0.116     1.692    U_clk_div_10hz/r_counter[8]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.098     1.790 r  U_clk_div_10hz/r_clk_10hz_i_4/O
                         net (fo=1, routed)           0.168     1.959    U_clk_div_10hz/r_clk_10hz_i_4_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.004 r  U_clk_div_10hz/r_clk_10hz_i_1/O
                         net (fo=1, routed)           0.000     2.004    U_clk_div_10hz/r_clk_10hz_i_1_n_0
    SLICE_X48Y8          FDRE                                         r  U_clk_div_10hz/r_clk_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_clk_div_10hz/CLK
    SLICE_X48Y8          FDRE                                         r  U_clk_div_10hz/r_clk_10hz_reg/C
                         clock pessimism             -0.501     1.461    
    SLICE_X48Y8          FDRE (Hold_fdre_C_D)         0.091     1.552    U_clk_div_10hz/r_clk_10hz_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 U_clk_div_10hz/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.252ns (41.070%)  route 0.362ns (58.930%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_clk_div_10hz/r_counter_reg[11]/Q
                         net (fo=6, routed)           0.133     1.745    U_clk_div_10hz/r_counter[11]
    SLICE_X52Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  U_clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=8, routed)           0.228     2.019    U_clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.043     2.062 r  U_clk_div_10hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.062    U_clk_div_10hz/r_counter[19]_i_1_n_0
    SLICE_X50Y9          FDCE                                         r  U_clk_div_10hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.836     1.963    U_clk_div_10hz/CLK
    SLICE_X50Y9          FDCE                                         r  U_clk_div_10hz/r_counter_reg[19]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X50Y9          FDCE (Hold_fdce_C_D)         0.131     1.595    U_clk_div_10hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.383ns (64.624%)  route 0.210ns (35.376%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X54Y10         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_Clk_Divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.094     1.705    U_Clk_Divider/r_counter_reg_n_0_[3]
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  U_Clk_Divider/r_counter0_carry/O[2]
                         net (fo=1, routed)           0.115     1.932    U_Clk_Divider/r_counter0_carry_n_5
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.108     2.040 r  U_Clk_Divider/r_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.040    U_Clk_Divider/r_counter[3]
    SLICE_X54Y10         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X54Y10         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y10         FDCE (Hold_fdce_C_D)         0.121     1.568    U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 U_clk_div_10hz/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.254ns (41.261%)  route 0.362ns (58.739%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_clk_div_10hz/r_counter_reg[11]/Q
                         net (fo=6, routed)           0.133     1.745    U_clk_div_10hz/r_counter[11]
    SLICE_X52Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  U_clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=8, routed)           0.228     2.019    U_clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.045     2.064 r  U_clk_div_10hz/r_counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.064    U_clk_div_10hz/r_counter[14]_i_1__0_n_0
    SLICE_X50Y9          FDCE                                         r  U_clk_div_10hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.836     1.963    U_clk_div_10hz/CLK
    SLICE_X50Y9          FDCE                                         r  U_clk_div_10hz/r_counter_reg[14]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X50Y9          FDCE (Hold_fdce_C_D)         0.120     1.584    U_clk_div_10hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X54Y12         FDCE                                         r  U_Clk_Divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U_Clk_Divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.060     1.670    U_Clk_Divider/r_counter_reg_n_0_[11]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.781 r  U_Clk_Divider/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.947    U_Clk_Divider/r_counter0_carry__1_n_5
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.108     2.055 r  U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.055    U_Clk_Divider/r_counter[11]
    SLICE_X54Y12         FDCE                                         r  U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X54Y12         FDCE                                         r  U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.121     1.567    U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U_clk_div_10hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.566     1.449    U_clk_div_10hz/CLK
    SLICE_X50Y6          FDCE                                         r  U_clk_div_10hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_clk_div_10hz/r_counter_reg[3]/Q
                         net (fo=3, routed)           0.061     1.674    U_clk_div_10hz/r_counter[3]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.785 r  U_clk_div_10hz/r_counter0_carry/O[2]
                         net (fo=1, routed)           0.166     1.952    U_clk_div_10hz/data0[3]
    SLICE_X50Y6          LUT2 (Prop_lut2_I1_O)        0.108     2.060 r  U_clk_div_10hz/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.060    U_clk_div_10hz/r_counter[3]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  U_clk_div_10hz/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.837     1.964    U_clk_div_10hz/CLK
    SLICE_X50Y6          FDCE                                         r  U_clk_div_10hz/r_counter_reg[3]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y6          FDCE (Hold_fdce_C_D)         0.121     1.570    U_clk_div_10hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 U_clk_div_10hz/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.255ns (39.021%)  route 0.398ns (60.979%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_clk_div_10hz/r_counter_reg[11]/Q
                         net (fo=6, routed)           0.133     1.745    U_clk_div_10hz/r_counter[11]
    SLICE_X52Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  U_clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=8, routed)           0.265     2.056    U_clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X50Y10         LUT4 (Prop_lut4_I1_O)        0.046     2.102 r  U_clk_div_10hz/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.102    U_clk_div_10hz/r_counter[22]_i_1_n_0
    SLICE_X50Y10         FDCE                                         r  U_clk_div_10hz/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_clk_div_10hz/CLK
    SLICE_X50Y10         FDCE                                         r  U_clk_div_10hz/r_counter_reg[22]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X50Y10         FDCE (Hold_fdce_C_D)         0.131     1.594    U_clk_div_10hz/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 U_clk_div_10hz/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.254ns (38.928%)  route 0.398ns (61.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    U_clk_div_10hz/CLK
    SLICE_X50Y8          FDCE                                         r  U_clk_div_10hz/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_clk_div_10hz/r_counter_reg[11]/Q
                         net (fo=6, routed)           0.133     1.745    U_clk_div_10hz/r_counter[11]
    SLICE_X52Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  U_clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=8, routed)           0.265     2.056    U_clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X50Y10         LUT4 (Prop_lut4_I1_O)        0.045     2.101 r  U_clk_div_10hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.101    U_clk_div_10hz/r_counter[18]_i_1_n_0
    SLICE_X50Y10         FDCE                                         r  U_clk_div_10hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_clk_div_10hz/CLK
    SLICE_X50Y10         FDCE                                         r  U_clk_div_10hz/r_counter_reg[18]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X50Y10         FDCE (Hold_fdce_C_D)         0.120     1.583    U_clk_div_10hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.257ns (38.592%)  route 0.409ns (61.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X54Y10         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  U_Clk_Divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.203     1.814    U_Clk_Divider/r_counter_reg_n_0_[3]
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.859 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.206     2.065    U_Clk_Divider/r_clk
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.048     2.113 r  U_Clk_Divider/r_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.113    U_Clk_Divider/r_counter[7]
    SLICE_X54Y11         FDCE                                         r  U_Clk_Divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X54Y11         FDCE                                         r  U_Clk_Divider/r_counter_reg[7]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X54Y11         FDCE (Hold_fdce_C_D)         0.131     1.594    U_Clk_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.257ns (38.361%)  route 0.413ns (61.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X54Y10         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  U_Clk_Divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.203     1.814    U_Clk_Divider/r_counter_reg_n_0_[3]
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.859 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.210     2.069    U_Clk_Divider/r_clk
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.048     2.117 r  U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.117    U_Clk_Divider/r_counter[8]
    SLICE_X54Y11         FDCE                                         r  U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X54Y11         FDCE                                         r  U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X54Y11         FDCE (Hold_fdce_C_D)         0.131     1.594    U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y10   U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y10   U_Clk_Divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y8    U_clk_div_10hz/r_clk_10hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y7    U_clk_div_10hz/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_Divider/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_Divider/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_Divider/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Clk_Divider/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Clk_Divider/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_Divider/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_Divider/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y9    U_clk_div_10hz/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_Clk_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y8    U_clk_div_10hz/r_clk_10hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y8    U_clk_div_10hz/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y8    U_clk_div_10hz/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    U_clk_div_10hz/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    U_clk_div_10hz/r_counter_reg[14]/C



