<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>inpg.fr</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>my_matrice_LED</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>my_matrice_LED</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="my_matrice_LED"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MY_MATRICE_LED.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MY_MATRICE_LED.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">65</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MY_MATRICE_LED.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>my_matrice_LED_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MY_MATRICE_LED_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>my_matrice_LED_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>my_matrice_led_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MY_MATRICE_LED_CLK.ASSOCIATED_BUSIF">my_matrice_LED</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MY_MATRICE_LED_CLK.ASSOCIATED_RESET">my_matrice_led_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>my_matrice_LED</spirit:name>
      <spirit:addressBlock>
        <spirit:name>my_matrice_LED_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.MY_MATRICE_LED.MY_MATRICE_LED_REG.OFFSET_BASE_PARAM">C_my_matrice_LED_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.MY_MATRICE_LED.MY_MATRICE_LED_REG.OFFSET_HIGH_PARAM">C_my_matrice_LED_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_matrice_LED_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4d9ff083</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_matrice_LED_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4d9ff083</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f7c34f71</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>89fb1bcd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>my_matrice_led_cmd_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_my_matrice_LED_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_my_matrice_LED_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_my_matrice_LED_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_my_matrice_LED_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_my_matrice_LED_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>my_matrice_led_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_my_matrice_LED_DATA_WIDTH</spirit:name>
        <spirit:displayName>C my matrice LED DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_my_matrice_LED_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_my_matrice_LED_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C my matrice LED ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_my_matrice_LED_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">9</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/MatriceTest.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_matrice_LED_v1_0_my_matrice_LED.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_matrice_LED_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c035d4a6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/MatriceTest.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_matrice_LED_v1_0_my_matrice_LED.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_matrice_LED_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/my_matrice_LED_v1_0/data/my_matrice_LED.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_matrice_LED_v1_0/data/my_matrice_LED.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_matrice_LED_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_matrice_LED_v1_0/src/my_matrice_LED.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_matrice_LED_v1_0/src/my_matrice_LED.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_matrice_LED_v1_0/src/my_matrice_LED_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/my_matrice_LED_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_89fb1bcd</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_my_matrice_LED_DATA_WIDTH</spirit:name>
      <spirit:displayName>C my matrice LED DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_my_matrice_LED_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_my_matrice_LED_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_my_matrice_LED_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C my matrice LED ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_my_matrice_LED_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">9</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_my_matrice_LED_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_my_matrice_LED_BASEADDR</spirit:name>
      <spirit:displayName>C my matrice LED BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_my_matrice_LED_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_my_matrice_LED_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_my_matrice_LED_HIGHADDR</spirit:name>
      <spirit:displayName>C my matrice LED HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_my_matrice_LED_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_my_matrice_LED_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">my_matrice_LED_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>my_matrice_LED_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-11-22T10:04:37Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd04936_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a84abd_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710cbcd9_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c529492_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35198148_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771bdca5_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64931505_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9ab10_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77132dee_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711926a9_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48afe2f_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adcec40_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444be000_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97ddf58_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8d0bda_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bec9a0_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2659a4be_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2d4b51_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a941aaa_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f45441_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5563985d_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa309bc_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aacb89b_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b30d236_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390a9815_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bde3f0_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa740df_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b63ac7_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435957c_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20508a9e_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f85a13_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5342b429_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364397b7_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b61bba4_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e83c77_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c832c76_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e755bb1_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab75471_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2675d51b_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e51d921_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a5713b_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de2ba93_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e92cdf_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532bd642_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14baccc4_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718a922d_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c9c2f9_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ecb30d_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa3ac32_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588da2bf_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a4badf_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c348220_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413afc69_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2f17e_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f3aad1_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db18adb_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231d18f1_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29226c8a_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693caca9_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84f896c_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10cb27ec_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b99fb6c_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498096b9_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa50588_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111dd57e_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162f9952_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2592e5_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4358_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6094ceb_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cae59b_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432a5add_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744e0134_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1291ca44_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b599e2_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507354d_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4981da3b_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea53f7a_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f48e682_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d488e36_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6963afdc_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b07fb5b_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b82d89a_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7ec0ec_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b389471_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f79d422_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed83ab_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae739fc_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111a5d08_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efaa9e2_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e73ab09_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29be008c_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c668ca9_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f03f695_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc27cde_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6dbd26_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4482bef9_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196e0b44_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2a9363_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60afb16f_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11451283_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af448f2_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fdf44_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe8e594_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42047278_ARCHIVE_LOCATION">h:/5A/CE514/ip_repo/my_matrice_LED_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="602d061e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="465135bc"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="761cb114"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="68d51ebf"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e0668124"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3216448d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
