# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fir1.srcs/sources_1/new/decoder.vhdl" \
"../../../../fir1.srcs/sources_1/new/encoder.vhdl" \
"../../../../fir1.srcs/sources_1/new/mult_generic.vhd" \
"../../../../fir1.srcs/sources_1/new/reg_mult_generic.vhd" \
"../../../../fir1.srcs/sources_1/new/register.vhdl" \
"../../../../fir1.srcs/sources_1/new/shift_mult_generic.vhd" \
"../../../../fir1.srcs/sources_1/new/test_synth.vhdl" \
"../../../../fir1.srcs/sim_1/new/test_synth_tb.vhd" \

# Do not sort compile order
nosort
