------------------------------------------
2-ary interference transactions
Platform Name: Keystone
File:  /home/kevin/svn/phylog/code/trunk/src/main/scala/pml/examples/keystone/KeystonePlatform.scala
Date: 2021-08-19T16:23:44.652
------------------------------------------
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 >
< KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_SPI_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CA >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CA >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CA >
< KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CA >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || spi_CA >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_CorePac3_dsram_load_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_CorePac2_dsram_load_0 || spi_CB >
< KeystoneWithRosace_CorePac2_dsp_store_KeystoneWithRosace_CorePac2_dsram_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_CorePac2_dsram_load_0 >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_CorePac2_dsram_load_0 || spi_CA >
< KeystoneWithRosace_CorePac4_dsp_store_KeystoneWithRosace_EDMARegister_store_0 ||ioServer_SPI >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_EDMARegister_load_0 ||ioServer_SPI >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || spi_CB >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_CorePac3_dsram_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_CorePac3_dsram_load_0 ||ioServer_SPI >
< KeystoneWithRosace_CorePac4_dsp_store_KeystoneWithRosace_EDMARegister_store_0 || spi_CB >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_EDMARegister_load_0 || spi_CB >
< KeystoneWithRosace_CorePac3_dsp_store_KeystoneWithRosace_CorePac3_dsram_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_CorePac3_dsram_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CB >
< KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || spi_CB >
< KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CB >
< KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CB >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CB >
< KeystoneWithRosace_ARMPac_ARM2_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM2_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM3_core_store_KeystoneWithRosace_DDR_Bank1_store_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM3_core_load_KeystoneWithRosace_DDR_Bank1_load_0 || spi_CA >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_CorePac2_dsram_load_0 ||ioServer_SPI >
< KeystoneWithRosace_CorePac4_dsp_store_KeystoneWithRosace_EDMARegister_store_0 || spi_CA >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_EDMARegister_load_0 || spi_CA >
< KeystoneWithRosace_CorePac4_dsp_store_KeystoneWithRosace_CorePac4_dsram_store_0 ||ioServer_SPI >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_CorePac4_dsram_load_0 ||ioServer_SPI >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_SPI_load_0 ||ioServer_SPI >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 >
< KeystoneWithRosace_CorePac1_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank1_store_0 || spi_CA >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CA >
< KeystoneWithRosace_CorePac1_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CA >
< KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CA >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank1_load_0 || spi_CA >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_SPI_load_0 || spi_CA >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM1_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_store_KeystoneWithRosace_DDR_Bank0_store_0 || KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_ARMPac_ARM0_core_load_KeystoneWithRosace_DDR_Bank0_load_0 || KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 >
< KeystoneWithRosace_CorePac4_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CB >
< KeystoneWithRosace_CorePac0_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CB >
< KeystoneWithRosace_CorePac2_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CB >
< KeystoneWithRosace_CorePac0_dsp_store_KeystoneWithRosace_MSMC_SRAM_Bank0_store_0 || spi_CB >
< KeystoneWithRosace_CorePac3_dsp_load_KeystoneWithRosace_MSMC_SRAM_Bank0_load_0 || spi_CB >
------------------------------------------
Total: 367
Computation time: 138.9s
-------------------------------------------