Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 417dc8d694b7404c8eb631aeea73e8c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <arbiter> not found while processing module instance <inst> [C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_arbiter_0_0/sim/design_1_arbiter_0_0.v:83]
ERROR: [VRFC 10-2063] Module <bus> not found while processing module instance <inst> [C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_bus_0_0/sim/design_1_bus_0_0.v:71]
ERROR: [VRFC 10-2063] Module <dsp> not found while processing module instance <inst> [C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_dsp_0_0/sim/design_1_dsp_0_0.v:75]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
