I 000045 55 1772          1618938264445 hal2
(_unit VHDL(hal2 0 15(hal2 0 24))
	(_version ve8)
	(_time 1618938264446 2021.04.20 10:04:24)
	(_source(\../src/hal2.vhd\))
	(_parameters tan)
	(_code 82d1de8c81d5859183849ad8d284d18180848a8483)
	(_ent
		(_time 1618938264443)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int control_signal 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19(_array -1((_dto i 3 i 0)))))
		(_port(_int r2_in 1 0 19(_ent(_in))))
		(_port(_int r1_out 1 0 20(_ent(_out))))
		(_port(_int r2_out 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int r1 2 0 26(_arch(_uni))))
		(_sig(_int r2 2 0 27(_arch(_uni))))
		(_sig(_int r1_next 2 0 29(_arch(_uni))))
		(_sig(_int add_out 2 0 30(_arch(_uni))))
		(_sig(_int inc_out 2 0 31(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(10))(_sens(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(6)(9)(10)(2)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(6)(7))(_sens(0)(1)(8)(3))(_dssslsensitivity 2))))
			(line__54(_arch 4 0 54(_assignment(_alias((r1_out)(r1)))(_trgt(4))(_sens(6)))))
			(line__55(_arch 5 0 55(_assignment(_alias((r2_out)(r2)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . hal2 6 -1)
)
I 000056 55 2029          1618938320141 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1618938320142 2021.04.20 10:05:20)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 194c161e114e1e0a1f1f5f424c1f1b1f111f181f4a)
	(_ent
		(_time 1618938320139)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int control_signal 0 0 15(_ent (_in))))
				(_port(_int r2_in 1 0 16(_ent (_in))))
				(_port(_int r1_out 1 0 17(_ent (_out))))
				(_port(_int r2_out 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 27(_arch(_uni))))
		(_sig(_int r2_out 3 0 28(_arch(_uni))))
		(_cnst(_int clk_period -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 70 (hal2_tb))
	(_version ve8)
	(_time 1618938320145 2021.04.20 10:05:20)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 194d1a1e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1772          1618938322884 hal2
(_unit VHDL(hal2 0 15(hal2 0 24))
	(_version ve8)
	(_time 1618938322885 2021.04.20 10:05:22)
	(_source(\../src/hal2.vhd\))
	(_parameters tan)
	(_code c795ce92c190c0d4c6c1df9d97c194c4c5c1cfc1c6)
	(_ent
		(_time 1618938264442)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int control_signal 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19(_array -1((_dto i 3 i 0)))))
		(_port(_int r2_in 1 0 19(_ent(_in))))
		(_port(_int r1_out 1 0 20(_ent(_out))))
		(_port(_int r2_out 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int r1 2 0 26(_arch(_uni))))
		(_sig(_int r2 2 0 27(_arch(_uni))))
		(_sig(_int r1_next 2 0 29(_arch(_uni))))
		(_sig(_int add_out 2 0 30(_arch(_uni))))
		(_sig(_int inc_out 2 0 31(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(10))(_sens(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(6)(9)(10)(2)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(6)(7))(_sens(0)(1)(8)(3))(_dssslsensitivity 2))))
			(line__54(_arch 4 0 54(_assignment(_alias((r1_out)(r1)))(_trgt(4))(_sens(6)))))
			(line__55(_arch 5 0 55(_assignment(_alias((r2_out)(r2)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . hal2 6 -1)
)
I 000056 55 2029          1618938323105 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1618938323106 2021.04.20 10:05:23)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code a2f0a8f5a1f5a5b1a4a4e4f9f7a4a0a4aaa4a3a4f1)
	(_ent
		(_time 1618938320138)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int control_signal 0 0 15(_ent (_in))))
				(_port(_int r2_in 1 0 16(_ent (_in))))
				(_port(_int r1_out 1 0 17(_ent (_out))))
				(_port(_int r2_out 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 27(_arch(_uni))))
		(_sig(_int r2_out 3 0 28(_arch(_uni))))
		(_cnst(_int clk_period -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 70 (hal2_tb))
	(_version ve8)
	(_time 1618938323109 2021.04.20 10:05:23)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code a2f1a4f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1984          1618938498361 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1618938498362 2021.04.20 10:08:18)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 44451a46411343574240021f114246424c42454217)
	(_ent
		(_time 1618938498359)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int control_signal 0 0 13(_ent (_in))))
				(_port(_int r2_in 1 0 14(_ent (_in))))
				(_port(_int r1_out 1 0 15(_ent (_out))))
				(_port(_int r2_out 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 13(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 25(_arch(_uni))))
		(_sig(_int r2_out 3 0 26(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 68 (hal2_tb))
	(_version ve8)
	(_time 1618938498365 2021.04.20 10:08:18)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 44441646451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 1772          1618938503203 hal2
(_unit VHDL(hal2 0 15(hal2 0 24))
	(_version ve8)
	(_time 1618938503204 2021.04.20 10:08:23)
	(_source(\../src/hal2.vhd\))
	(_parameters tan)
	(_code 303f3a35316737233136286a603663333236383631)
	(_ent
		(_time 1618938264442)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int control_signal 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19(_array -1((_dto i 3 i 0)))))
		(_port(_int r2_in 1 0 19(_ent(_in))))
		(_port(_int r1_out 1 0 20(_ent(_out))))
		(_port(_int r2_out 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int r1 2 0 26(_arch(_uni))))
		(_sig(_int r2 2 0 27(_arch(_uni))))
		(_sig(_int r1_next 2 0 29(_arch(_uni))))
		(_sig(_int add_out 2 0 30(_arch(_uni))))
		(_sig(_int inc_out 2 0 31(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(10))(_sens(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(6)(9)(10)(2)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(6)(7))(_sens(0)(1)(8)(3))(_dssslsensitivity 2))))
			(line__54(_arch 4 0 54(_assignment(_alias((r1_out)(r1)))(_trgt(4))(_sens(6)))))
			(line__55(_arch 5 0 55(_assignment(_alias((r2_out)(r2)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . hal2 6 -1)
)
I 000056 55 1984          1618938503427 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1618938503428 2021.04.20 10:08:23)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 0a05010c5a5d0d190c0e4c515f0c080c020c0b0c59)
	(_ent
		(_time 1618938498358)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int control_signal 0 0 13(_ent (_in))))
				(_port(_int r2_in 1 0 14(_ent (_in))))
				(_port(_int r1_out 1 0 15(_ent (_out))))
				(_port(_int r2_out 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 13(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 25(_arch(_uni))))
		(_sig(_int r2_out 3 0 26(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 68 (hal2_tb))
	(_version ve8)
	(_time 1618938503431 2021.04.20 10:08:23)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 0a040d0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1984          1618938601044 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1618938601045 2021.04.20 10:10:01)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 63646b636134647065672538366561656b65626530)
	(_ent
		(_time 1618938498358)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int control_signal 0 0 13(_ent (_in))))
				(_port(_int r2_in 1 0 14(_ent (_in))))
				(_port(_int r1_out 1 0 15(_ent (_out))))
				(_port(_int r2_out 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 13(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 25(_arch(_uni))))
		(_sig(_int r2_out 3 0 26(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 68 (hal2_tb))
	(_version ve8)
	(_time 1618938601048 2021.04.20 10:10:01)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 6365676365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 1772          1618938603533 hal2
(_unit VHDL(hal2 0 15(hal2 0 24))
	(_version ve8)
	(_time 1618938603534 2021.04.20 10:10:03)
	(_source(\../src/hal2.vhd\))
	(_parameters tan)
	(_code 181f411f114f1f0b191e0042481e4b1b1a1e101e19)
	(_ent
		(_time 1618938264442)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int control_signal 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19(_array -1((_dto i 3 i 0)))))
		(_port(_int r2_in 1 0 19(_ent(_in))))
		(_port(_int r1_out 1 0 20(_ent(_out))))
		(_port(_int r2_out 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int r1 2 0 26(_arch(_uni))))
		(_sig(_int r2 2 0 27(_arch(_uni))))
		(_sig(_int r1_next 2 0 29(_arch(_uni))))
		(_sig(_int add_out 2 0 30(_arch(_uni))))
		(_sig(_int inc_out 2 0 31(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(10))(_sens(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(6)(9)(10)(2)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(6)(7))(_sens(0)(1)(8)(3))(_dssslsensitivity 2))))
			(line__54(_arch 4 0 54(_assignment(_alias((r1_out)(r1)))(_trgt(4))(_sens(6)))))
			(line__55(_arch 5 0 55(_assignment(_alias((r2_out)(r2)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . hal2 6 -1)
)
I 000056 55 1984          1618938603759 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1618938603760 2021.04.20 10:10:03)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code f2f5aba2f1a5f5e1f4f6b4a9a7f4f0f4faf4f3f4a1)
	(_ent
		(_time 1618938498358)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int control_signal 0 0 13(_ent (_in))))
				(_port(_int r2_in 1 0 14(_ent (_in))))
				(_port(_int r1_out 1 0 15(_ent (_out))))
				(_port(_int r2_out 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 13(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 25(_arch(_uni))))
		(_sig(_int r2_out 3 0 26(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 68 (hal2_tb))
	(_version ve8)
	(_time 1618938603763 2021.04.20 10:10:03)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code f2f4a7a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1984          1618939016031 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1618939016032 2021.04.20 10:16:56)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 6c6c616c3e3b6b7f6a682a37396a6e6a646a6d6a3f)
	(_ent
		(_time 1618938498358)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int control_signal 0 0 13(_ent (_in))))
				(_port(_int r2_in 1 0 14(_ent (_in))))
				(_port(_int r1_out 1 0 15(_ent (_out))))
				(_port(_int r2_out 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 13(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 25(_arch(_uni))))
		(_sig(_int r2_out 3 0 26(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 68 (hal2_tb))
	(_version ve8)
	(_time 1618939016035 2021.04.20 10:16:56)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 6c6d6d6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000045 55 1772          1618939019030 hal2
(_unit VHDL(hal2 0 15(hal2 0 24))
	(_version ve8)
	(_time 1618939019031 2021.04.20 10:16:59)
	(_source(\../src/hal2.vhd\))
	(_parameters tan)
	(_code 24252d202173233725223c7e7422772726222c2225)
	(_ent
		(_time 1618938264442)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int control_signal 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19(_array -1((_dto i 3 i 0)))))
		(_port(_int r2_in 1 0 19(_ent(_in))))
		(_port(_int r1_out 1 0 20(_ent(_out))))
		(_port(_int r2_out 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int r1 2 0 26(_arch(_uni))))
		(_sig(_int r2 2 0 27(_arch(_uni))))
		(_sig(_int r1_next 2 0 29(_arch(_uni))))
		(_sig(_int add_out 2 0 30(_arch(_uni))))
		(_sig(_int inc_out 2 0 31(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(10))(_sens(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(6)(9)(10)(2)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(6)(7))(_sens(0)(1)(8)(3))(_dssslsensitivity 2))))
			(line__54(_arch 4 0 54(_assignment(_alias((r1_out)(r1)))(_trgt(4))(_sens(6)))))
			(line__55(_arch 5 0 55(_assignment(_alias((r2_out)(r2)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . hal2 6 -1)
)
V 000056 55 1984          1618939019249 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1618939019250 2021.04.20 10:16:59)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code fefff7aeaaa9f9edf8fab8a5abf8fcf8f6f8fff8ad)
	(_ent
		(_time 1618938498358)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int control_signal 0 0 13(_ent (_in))))
				(_port(_int r2_in 1 0 14(_ent (_in))))
				(_port(_int r1_out 1 0 15(_ent (_out))))
				(_port(_int r2_out 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 13(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 25(_arch(_uni))))
		(_sig(_int r2_out 3 0 26(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 361 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 68 (hal2_tb))
	(_version ve8)
	(_time 1618939019253 2021.04.20 10:16:59)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code fefefbaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
