{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678096380520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678096380520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 17:53:00 2023 " "Processing started: Mon Mar 06 17:53:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678096380520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1678096380520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ultrasonic_sensor3_1 -c ultrasonic_sensor3_1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ultrasonic_sensor3_1 -c ultrasonic_sensor3_1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1678096380520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1678096380833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1678096380833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonic_sensor3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ultrasonic_sensor3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ultrasonic_sensor3_1 " "Found entity 1: ultrasonic_sensor3_1" {  } { { "ultrasonic_sensor3_1.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/ultrasonic_sensor3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678096392128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678096392128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678096392130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678096392130 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "spi?бщ.v " "Can't analyze file -- file spi?бщ.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1678096392135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_generation " "Found entity 1: pulse_generation" {  } { { "pulse_generation.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/pulse_generation.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678096392137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678096392137 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "detected.v " "Can't analyze file -- file detected.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1678096392140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detection.v 1 1 " "Found 1 design units, including 1 entities, in source file detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 detection " "Found entity 1: detection" {  } { { "detection.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678096392141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678096392141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "burst_en ultrasonic_sensor3_1.v(20) " "Verilog HDL Implicit Net warning at ultrasonic_sensor3_1.v(20): created implicit net for \"burst_en\"" {  } { { "ultrasonic_sensor3_1.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/ultrasonic_sensor3_1.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1678096392141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "burst_rstn ultrasonic_sensor3_1.v(21) " "Verilog HDL Implicit Net warning at ultrasonic_sensor3_1.v(21): created implicit net for \"burst_rstn\"" {  } { { "ultrasonic_sensor3_1.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/ultrasonic_sensor3_1.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1678096392141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "burst_finish ultrasonic_sensor3_1.v(22) " "Verilog HDL Implicit Net warning at ultrasonic_sensor3_1.v(22): created implicit net for \"burst_finish\"" {  } { { "ultrasonic_sensor3_1.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/ultrasonic_sensor3_1.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1678096392141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tuss_ready ultrasonic_sensor3_1.v(23) " "Verilog HDL Implicit Net warning at ultrasonic_sensor3_1.v(23): created implicit net for \"tuss_ready\"" {  } { { "ultrasonic_sensor3_1.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/ultrasonic_sensor3_1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1678096392141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oout_4 ultrasonic_sensor3_1.v(25) " "Verilog HDL Implicit Net warning at ultrasonic_sensor3_1.v(25): created implicit net for \"oout_4\"" {  } { { "ultrasonic_sensor3_1.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/ultrasonic_sensor3_1.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1678096392141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ultrasonic_sensor3_1 " "Elaborating entity \"ultrasonic_sensor3_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1678096392162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:m1 " "Elaborating entity \"main\" for hierarchy \"main:m1\"" {  } { { "ultrasonic_sensor3_1.v" "m1" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/ultrasonic_sensor3_1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678096392163 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "detect_en main.v(38) " "Verilog HDL warning at main.v(38): initial value for variable detect_en should be constant" {  } { { "main.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/main.v" 38 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1678096392168 "|ultrasonic_sensor3_1|main:m1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "burst_en main.v(38) " "Verilog HDL warning at main.v(38): initial value for variable burst_en should be constant" {  } { { "main.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/main.v" 38 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1678096392168 "|ultrasonic_sensor3_1|main:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(82) " "Verilog HDL assignment warning at main.v(82): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/main.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392169 "|ultrasonic_sensor3_1|main:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(105) " "Verilog HDL assignment warning at main.v(105): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/main.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392169 "|ultrasonic_sensor3_1|main:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "detect_en 0 main.v(33) " "Net \"detect_en\" at main.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/main.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1678096392170 "|ultrasonic_sensor3_1|main:m1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.v(37) " "Verilog HDL information at spi.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1678096392207 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi.v(193) " "Verilog HDL warning at spi.v(193): extended using \"x\" or \"z\"" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1678096392208 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi.v(202) " "Verilog HDL warning at spi.v(202): extended using \"x\" or \"z\"" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1678096392208 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi.v(207) " "Verilog HDL warning at spi.v(207): extended using \"x\" or \"z\"" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 207 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1678096392208 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi.v(211) " "Verilog HDL warning at spi.v(211): extended using \"x\" or \"z\"" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 211 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1678096392208 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi.v 1 1 " "Using design file spi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678096392208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1678096392208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:m2 " "Elaborating entity \"spi\" for hierarchy \"spi:m2\"" {  } { { "ultrasonic_sensor3_1.v" "m2" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/ultrasonic_sensor3_1.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678096392210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.v(110) " "Verilog HDL assignment warning at spi.v(110): truncated value with size 32 to match size of target (5)" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392212 "|ultrasonic_sensor3_1|spi:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 spi.v(142) " "Verilog HDL assignment warning at spi.v(142): truncated value with size 32 to match size of target (6)" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392212 "|ultrasonic_sensor3_1|spi:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.v(167) " "Verilog HDL assignment warning at spi.v(167): truncated value with size 32 to match size of target (5)" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392212 "|ultrasonic_sensor3_1|spi:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi.v(193) " "Verilog HDL assignment warning at spi.v(193): truncated value with size 32 to match size of target (1)" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392212 "|ultrasonic_sensor3_1|spi:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi.v(202) " "Verilog HDL assignment warning at spi.v(202): truncated value with size 32 to match size of target (1)" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392212 "|ultrasonic_sensor3_1|spi:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi.v(207) " "Verilog HDL assignment warning at spi.v(207): truncated value with size 32 to match size of target (1)" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392212 "|ultrasonic_sensor3_1|spi:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi.v(211) " "Verilog HDL assignment warning at spi.v(211): truncated value with size 32 to match size of target (1)" {  } { { "spi.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/spi.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392212 "|ultrasonic_sensor3_1|spi:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generation pulse_generation:m3 " "Elaborating entity \"pulse_generation\" for hierarchy \"pulse_generation:m3\"" {  } { { "ultrasonic_sensor3_1.v" "m3" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/ultrasonic_sensor3_1.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678096392213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pulse_generation.v(45) " "Verilog HDL assignment warning at pulse_generation.v(45): truncated value with size 32 to match size of target (6)" {  } { { "pulse_generation.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/pulse_generation.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392215 "|ultrasonic_sensor3_1|pulse_generation:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pulse_generation.v(68) " "Verilog HDL assignment warning at pulse_generation.v(68): truncated value with size 32 to match size of target (5)" {  } { { "pulse_generation.v" "" { Text "D:/intelFPGA/Project/ultrasonic_sensor3_1/pulse_generation.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678096392216 "|ultrasonic_sensor3_1|pulse_generation:m3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1678096392273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Project/ultrasonic_sensor3_1/output_files/ultrasonic_sensor3_1.map.smsg " "Generated suppressed messages file D:/intelFPGA/Project/ultrasonic_sensor3_1/output_files/ultrasonic_sensor3_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1678096392303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678096392314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 17:53:12 2023 " "Processing ended: Mon Mar 06 17:53:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678096392314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678096392314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678096392314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678096392314 ""}
