	component arm is
		port (
			buff_export               : out   std_logic_vector(7 downto 0);                     -- export
			card_select_export        : out   std_logic_vector(7 downto 0);                     -- export
			clk_clk                   : in    std_logic                     := 'X';             -- clk
			ending_info_export        : out   std_logic_vector(7 downto 0);                     -- export
			enemy_card_used_export    : out   std_logic_vector(7 downto 0);                     -- export
			enemy_card_visible_export : out   std_logic_vector(7 downto 0);                     -- export
			enemy_hp_export           : out   std_logic_vector(7 downto 0);                     -- export
			enemy_shield_export       : out   std_logic_vector(7 downto 0);                     -- export
			initial_screen_export     : out   std_logic_vector(7 downto 0);                     -- export
			keycode_export            : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			keycode_reset_export      : out   std_logic_vector(31 downto 0);                    -- export
			memory_mem_a              : out   std_logic_vector(14 downto 0);                    -- mem_a
			memory_mem_ba             : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck             : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n           : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke            : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n           : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n          : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n          : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n           : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n        : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq             : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs            : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n          : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt            : out   std_logic;                                        -- mem_odt
			memory_mem_dm             : out   std_logic_vector(3 downto 0);                     -- mem_dm
			memory_oct_rzqin          : in    std_logic                     := 'X';             -- oct_rzqin
			my_card_1_export          : out   std_logic_vector(7 downto 0);                     -- export
			my_card_2_export          : out   std_logic_vector(7 downto 0);                     -- export
			my_card_3_export          : out   std_logic_vector(7 downto 0);                     -- export
			my_card_used_export       : out   std_logic_vector(7 downto 0);                     -- export
			my_hp_export              : out   std_logic_vector(7 downto 0);                     -- export
			my_shield_export          : out   std_logic_vector(7 downto 0);                     -- export
			reset_reset_n             : in    std_logic                     := 'X';             -- reset_n
			round_export              : out   std_logic_vector(7 downto 0);                     -- export
			show_instr_export         : out   std_logic_vector(7 downto 0);                     -- export
			time_export               : out   std_logic_vector(7 downto 0);                     -- export
			ult_info_export           : out   std_logic_vector(7 downto 0)                      -- export
		);
	end component arm;

