xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.xst" -ofn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.xst" -ofn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.xst" -ofn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.xst" -ofn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.xst" -ofn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.xst" -ofn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.xst" -ofn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.xst" -ofn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.xst" -ofn "E:/FPGA/my.verilog.learn/counter/prj/counter/counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-2 counter.ngc counter.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o counter_map.ncd counter.ngd counter.pcf 
par -w -intstyle ise -ol high -mt off counter_map.ncd counter.ncd counter.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf 
