# compile vhdl design source files
vhdl xil_defaultlib  "design_tb_func_synth.vhd"
vhdl xil_defaultlib  "../../../../axiCrossBar.srcs/sim_1/new/design_tb.vhd"

# Do not sort compile order
nosort
