#ifndef SYSTICK_REGISTERS_H
#define SYSTICK_REGISTERS_H
/**
 * @copyright
 * @file systick.h
 * @author Andrea Gianarda
 * @date 29th of April 2021
 * @brief System timer (SysTick) registers
*/

#include <stdint.h>

/**
 *  @defgroup RegisterGroup Register global macros, structure and functions
 *  @brief Registers global macros, structure and functions
 *  @{
 */

/**
 *  @ingroup RegisterGroup
 *  @defgroup SysTick System timer (SysTick) register
 *  @brief System timer (SysTick) macros and structures
 *  @{
 */

typedef struct {
	RW uint32_t CSR;             /*!< Control and status register  (Offset 0x0)          */
	RW uint32_t RVR;             /*!< Reload value register        (Offset 0x4)          */
	RW uint32_t CVR;             /*!< Current value register       (Offset 0x8)          */
	RO uint32_t CALIB;           /*!< Calibration value register   (Offset 0xC)          */
	   uint32_t reserved1[56U];  /*!< Reserved                     (Offset 0x10 to 0xEC) */
} systick_regs;

/*!< System timer (SysTick) registers */
/*!< Control and status register */
#define SYSTICK_CSR_COUNTFLAG_OFFSET  (16U)
#define SYSTICK_CSR_COUNTFLAG_MASK    (0x1UL << REGISTER_FIELD_OFFSET(SYSTICK, CSR, COUNTFLAG))  /*!< Mask  0x00010000 */

#define SYSTICK_CSR_CLKSOURCE_OFFSET  (2U)
#define SYSTICK_CSR_CLKSOURCE_MASK    (0x1UL << REGISTER_FIELD_OFFSET(SYSTICK, CSR, CLKSOURCE))  /*!< Mask  0x00000004 */

#define SYSTICK_CSR_TICKINT_OFFSET    (1U)
#define SYSTICK_CSR_TICKINT_MASK      (0x1UL << REGISTER_FIELD_OFFSET(SYSTICK, CSR, TICKINT))    /*!< Mask  0x00000002 */

#define SYSTICK_CSR_ENABLE_OFFSET     (0U)
#define SYSTICK_CSR_ENABLE_MASK       (0x1UL << REGISTER_FIELD_OFFSET(SYSTICK, CSR, ENABLE))     /*!< Mask  0x00000001 */

// Value of the register storing whether the counter counted to 0 since the last read to CSR.COUNTFLAG register
#define SYSTICK_COUNTER_0NOTREACHED  (0x0UL)  /*!< Value 0x00000000 */
#define SYSTICK_COUNTER_0REACHED     (0x1UL)  /*!< Value 0x00000001 */

// Value of the system timer (SysTick) clock source select bit
#define SYSTICK_CLKSOURCE_EXTERNAL   (0x0UL)  /*!< Value 0x00000000 */
#define SYSTICK_CLKSOURCE_PROCESSOR  (0x1UL)  /*!< Value 0x00000001 */

// Value of the register controlling the system timer (SysTick) interrupt status when counter reaches 0
#define SYSTICK_INTSTATUSON0_NOCHANGE  (0x0UL)  /*!< Value 0x00000000 */
#define SYSTICK_INTSTATUSON0_PENDING   (0x1UL)  /*!< Value 0x00000001 */

// Value of the counter enable bit
#define SYSTICK_COUNTER_DISABLE  (0x0UL)  /*!< Value 0x00000000 */
#define SYSTICK_COUNTER_ENABLE   (0x1UL)  /*!< Value 0x00000001 */

/*!< Reload value register */
#define SYSTICK_RVR_RELOAD_OFFSET  (0U)
#define SYSTICK_RVR_RELOAD_MASK    (0xFFFFFFUL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Mask  0x00FFFFFF */
#define SYSTICK_RVR_RELOAD_0       (0x000001UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000001 */
#define SYSTICK_RVR_RELOAD_1       (0x000002UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000002 */
#define SYSTICK_RVR_RELOAD_2       (0x000004UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000004 */
#define SYSTICK_RVR_RELOAD_3       (0x000008UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000008 */
#define SYSTICK_RVR_RELOAD_4       (0x000010UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000010 */
#define SYSTICK_RVR_RELOAD_5       (0x000020UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000020 */
#define SYSTICK_RVR_RELOAD_6       (0x000040UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000040 */
#define SYSTICK_RVR_RELOAD_7       (0x000080UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000080 */
#define SYSTICK_RVR_RELOAD_8       (0x000100UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000100 */
#define SYSTICK_RVR_RELOAD_9       (0x000200UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000200 */
#define SYSTICK_RVR_RELOAD_10      (0x000400UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000400 */
#define SYSTICK_RVR_RELOAD_11      (0x000800UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00000800 */
#define SYSTICK_RVR_RELOAD_12      (0x001000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00001000 */
#define SYSTICK_RVR_RELOAD_13      (0x002000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00002000 */
#define SYSTICK_RVR_RELOAD_14      (0x004000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00004000 */
#define SYSTICK_RVR_RELOAD_15      (0x008000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00008000 */
#define SYSTICK_RVR_RELOAD_16      (0x010000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00010000 */
#define SYSTICK_RVR_RELOAD_17      (0x020000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00020000 */
#define SYSTICK_RVR_RELOAD_18      (0x040000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00040000 */
#define SYSTICK_RVR_RELOAD_19      (0x080000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00080000 */
#define SYSTICK_RVR_RELOAD_20      (0x100000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00100000 */
#define SYSTICK_RVR_RELOAD_21      (0x200000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00200000 */
#define SYSTICK_RVR_RELOAD_22      (0x400000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00400000 */
#define SYSTICK_RVR_RELOAD_23      (0x800000UL << REGISTER_FIELD_OFFSET(SYSTICK, RVR, RELOAD))  /*!< Value 0x00800000 */

/*!< Current value register */
#define SYSTICK_CVR_CURRENT_OFFSET  (0U)
#define SYSTICK_CVR_CURRENT_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Mask  0xFFFFFFFF */
#define SYSTICK_CVR_CURRENT_0       (0x00000001UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000001 */
#define SYSTICK_CVR_CURRENT_1       (0x00000002UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000002 */
#define SYSTICK_CVR_CURRENT_2       (0x00000004UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000004 */
#define SYSTICK_CVR_CURRENT_3       (0x00000008UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000008 */
#define SYSTICK_CVR_CURRENT_4       (0x00000010UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000010 */
#define SYSTICK_CVR_CURRENT_5       (0x00000020UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000020 */
#define SYSTICK_CVR_CURRENT_6       (0x00000040UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000040 */
#define SYSTICK_CVR_CURRENT_7       (0x00000080UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000080 */
#define SYSTICK_CVR_CURRENT_8       (0x00000100UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000100 */
#define SYSTICK_CVR_CURRENT_9       (0x00000200UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000200 */
#define SYSTICK_CVR_CURRENT_10      (0x00000400UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000400 */
#define SYSTICK_CVR_CURRENT_11      (0x00000800UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00000800 */
#define SYSTICK_CVR_CURRENT_12      (0x00001000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00001000 */
#define SYSTICK_CVR_CURRENT_13      (0x00002000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00002000 */
#define SYSTICK_CVR_CURRENT_14      (0x00004000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00004000 */
#define SYSTICK_CVR_CURRENT_15      (0x00008000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00008000 */
#define SYSTICK_CVR_CURRENT_16      (0x00010000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00010000 */
#define SYSTICK_CVR_CURRENT_17      (0x00020000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00020000 */
#define SYSTICK_CVR_CURRENT_18      (0x00040000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00040000 */
#define SYSTICK_CVR_CURRENT_19      (0x00080000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00080000 */
#define SYSTICK_CVR_CURRENT_20      (0x00100000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00100000 */
#define SYSTICK_CVR_CURRENT_21      (0x00200000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00200000 */
#define SYSTICK_CVR_CURRENT_22      (0x00400000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00400000 */
#define SYSTICK_CVR_CURRENT_23      (0x00800000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x00800000 */
#define SYSTICK_CVR_CURRENT_24      (0x01000000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x01000000 */
#define SYSTICK_CVR_CURRENT_25      (0x02000000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x02000000 */
#define SYSTICK_CVR_CURRENT_26      (0x04000000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x04000000 */
#define SYSTICK_CVR_CURRENT_27      (0x08000000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x08000000 */
#define SYSTICK_CVR_CURRENT_28      (0x10000000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x10000000 */
#define SYSTICK_CVR_CURRENT_29      (0x20000000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x20000000 */
#define SYSTICK_CVR_CURRENT_30      (0x40000000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x40000000 */
#define SYSTICK_CVR_CURRENT_31      (0x80000000UL << REGISTER_FIELD_OFFSET(SYSTICK, CVR, CURRENT))  /*!< Value 0x80000000 */

/*!< Calibration value register */
#define SYSTICK_CALIB_NOREF_OFFSE   (31U)
#define SYSTICK_CALIB_NOREF_MASK    (0x1UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, NOREF))       /*!< Mask  0x80000000 */

#define SYSTICK_CALIB_SKEW_OFFSET   (30U)
#define SYSTICK_CALIB_SKEW_MASK     (0x1UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, SKEW))        /*!< Mask  0x40000000 */

#define SYSTICK_CALIB_TENMS_OFFSET  (0U)
#define SYSTICK_CALIB_TENMS_MASK    (0xFFFFFFUL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Mask  0x00FFFFFF */
#define SYSTICK_CALIB_TENMS_0       (0x000001UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000001 */
#define SYSTICK_CALIB_TENMS_1       (0x000002UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000002 */
#define SYSTICK_CALIB_TENMS_2       (0x000004UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000004 */
#define SYSTICK_CALIB_TENMS_3       (0x000008UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000008 */
#define SYSTICK_CALIB_TENMS_4       (0x000010UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000010 */
#define SYSTICK_CALIB_TENMS_5       (0x000020UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000020 */
#define SYSTICK_CALIB_TENMS_6       (0x000040UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000040 */
#define SYSTICK_CALIB_TENMS_7       (0x000080UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000080 */
#define SYSTICK_CALIB_TENMS_8       (0x000100UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000100 */
#define SYSTICK_CALIB_TENMS_9       (0x000200UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000200 */
#define SYSTICK_CALIB_TENMS_10      (0x000400UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000400 */
#define SYSTICK_CALIB_TENMS_11      (0x000800UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00000800 */
#define SYSTICK_CALIB_TENMS_12      (0x001000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00001000 */
#define SYSTICK_CALIB_TENMS_13      (0x002000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00002000 */
#define SYSTICK_CALIB_TENMS_14      (0x004000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00004000 */
#define SYSTICK_CALIB_TENMS_15      (0x008000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00008000 */
#define SYSTICK_CALIB_TENMS_16      (0x010000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00010000 */
#define SYSTICK_CALIB_TENMS_17      (0x020000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00020000 */
#define SYSTICK_CALIB_TENMS_18      (0x040000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00040000 */
#define SYSTICK_CALIB_TENMS_19      (0x080000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00080000 */
#define SYSTICK_CALIB_TENMS_20      (0x100000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00100000 */
#define SYSTICK_CALIB_TENMS_21      (0x200000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00200000 */
#define SYSTICK_CALIB_TENMS_22      (0x400000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00400000 */
#define SYSTICK_CALIB_TENMS_23      (0x800000UL << REGISTER_FIELD_OFFSET(SYSTICK, CALIB, TENMS))  /*!< Value 0x00800000 */

// Value of the reference clock support bit
#define SYSTICK_REFCLK_IMPLEMENTED     (0x0UL)  /*!< Value 0x00000000 */
#define SYSTICK_REFCLK_NOTIMPLEMENTED  (0x1UL)  /*!< Value 0x00000001 */

// Value of the 10ms calibration value correctness bit
#define SYSTICK_10MSCALIBVALUE_EXACT    (0x0UL)  /*!< Value 0x00000000 */
#define SYSTICK_10MSCALIBVALUE_INEXACT  (0x1UL)  /*!< Value 0x00000001 */

#define SYSTICK_OFFSET 0x10UL
#define SYSTICK_BASE OFFSET_ADDRESS(SCS_BASE, SYSTICK_OFFSET)
#define SYSTICK REGISTER_PTR(systick_regs, SYSTICK_BASE)

/** @} */ // End of SysTick group

/** @} */ // End of RegisterGroup group

#endif // SYSTICK_REGISTERS_H
