// Seed: 3947990087
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output wor id_4,
    output tri1 id_5
);
  timeprecision 1ps;
  assign module_1._id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd53,
    parameter id_8 = 32'd12
) (
    output tri1 id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  wand id_3,
    input  wand id_4,
    output tri0 _id_5,
    output wand id_6
);
  parameter id_8 = 1;
  not primCall (id_6, id_9);
  wire [1 : id_8] id_9;
  assign id_6 = id_4;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_6,
      id_1,
      id_0,
      id_6
  );
  logic [id_5 : 1] id_10 = id_3;
endmodule
