# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/new/packages.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Processor.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/generate_A.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/generate_B.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/generate_UV.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/generate_e.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/generate_s.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/random_generator.vhd" \
"../../../../project_1.srcs/sim_1/imports/new/Processor_TB.vhd" \

# Do not sort compile order
nosort
