Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug 27 19:28:49 2020
| Host         : Mateusz-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file design_ocr_wrapper_methodology_drc_routed.rpt -pb design_ocr_wrapper_methodology_drc_routed.pb -rpx design_ocr_wrapper_methodology_drc_routed.rpx
| Design       : design_ocr_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 13         |
| TIMING-20 | Warning  | Non-clocked latch             | 20         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on leds_8bits_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on leds_8bits_tri_io[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on leds_8bits_tri_io[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on leds_8bits_tri_io[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on leds_8bits_tri_io[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on leds_8bits_tri_io[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on leds_8bits_tri_io[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on leds_8bits_tri_io[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[0] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[10] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[11] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[12] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[13] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[14] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[15] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[1] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[2] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[3] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[4] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[5] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[6] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[7] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[8] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[9] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/x1_prev_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/z_prev_reg[0] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/z_prev_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/z_prev_reg[1] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/z_prev_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/z_prev_reg[2] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/z_prev_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/z_prev_reg[3] cannot be properly analyzed as its control pin design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/z_prev_reg[3]/G is not reached by a timing clock
Related violations: <none>


