# fullAdder-gateLvl
An 8-bit signed full adder with overflow detector using gete level design in Verilog.
