Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov  9 02:01:07 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 uart/urx/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uart/brx/addr_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.064ns (22.415%)  route 3.683ns (77.585%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.570     5.078    uart/urx/clk_100mhz_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  uart/urx/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  uart/urx/data_o_reg[2]/Q
                         net (fo=18, routed)          1.543     7.077    uart/urx/Q[2]
    SLICE_X14Y52         LUT5 (Prop_lut5_I4_O)        0.153     7.230 r  uart/urx/valid_o_i_3/O
                         net (fo=1, routed)           0.671     7.901    uart/urx/valid_o_i_3_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.331     8.232 f  uart/urx/valid_o_i_1/O
                         net (fo=5, routed)           0.733     8.964    uart/brx/valid_o_reg_8
    SLICE_X15Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  uart/brx/addr_o[3]_i_1/O
                         net (fo=4, routed)           0.737     9.825    uart/brx/addr_o[3]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  uart/brx/addr_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.440    14.769    uart/brx/clk_100mhz_IBUF_BUFG
    SLICE_X15Y55         FDRE                                         r  uart/brx/addr_o_reg[0]/C
                         clock pessimism              0.179    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X15Y55         FDRE (Setup_fdre_C_R)       -0.429    14.483    uart/brx/addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  4.658    




