Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 28 12:21:27 2023
| Host         : PC-462 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.609        0.000                      0                   76        0.226        0.000                      0                   76        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.609        0.000                      0                   76        0.226        0.000                      0                   76        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.828ns (21.196%)  route 3.078ns (78.804%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.736     9.078    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.879    tlc/clk_en0/CLK
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[0]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.687    tlc/clk_en0/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.828ns (21.196%)  route 3.078ns (78.804%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.736     9.078    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.879    tlc/clk_en0/CLK
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[1]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.687    tlc/clk_en0/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.828ns (21.196%)  route 3.078ns (78.804%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.736     9.078    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.879    tlc/clk_en0/CLK
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[2]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.687    tlc/clk_en0/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.828ns (21.196%)  route 3.078ns (78.804%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.736     9.078    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.879    tlc/clk_en0/CLK
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[3]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.687    tlc/clk_en0/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.315%)  route 3.057ns (78.685%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.714     9.056    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.510    14.882    tlc/clk_en0/CLK
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[20]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    14.676    tlc/clk_en0/sig_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.315%)  route 3.057ns (78.685%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.714     9.056    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.510    14.882    tlc/clk_en0/CLK
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[21]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    14.676    tlc/clk_en0/sig_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.315%)  route 3.057ns (78.685%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.714     9.056    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.510    14.882    tlc/clk_en0/CLK
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[22]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    14.676    tlc/clk_en0/sig_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.315%)  route 3.057ns (78.685%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.714     9.056    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.510    14.882    tlc/clk_en0/CLK
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[23]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    14.676    tlc/clk_en0/sig_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.828ns (21.227%)  route 3.073ns (78.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.730     9.073    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.505    14.877    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[4]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429    14.707    tlc/clk_en0/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 tlc/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.828ns (21.227%)  route 3.073ns (78.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.172    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tlc/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     6.503    tlc/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.627 r  tlc/clk_en0/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.819     7.446    tlc/clk_en0/sig_cnt[0]_i_7_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  tlc/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=2, routed)           0.649     8.219    tlc/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  tlc/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.730     9.073    tlc/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.505    14.877    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[5]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429    14.707    tlc/clk_en0/sig_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tlc/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/sig_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.503    tlc/CLK
    SLICE_X3Y31          FDRE                                         r  tlc/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  tlc/sig_cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     1.777    tlc/sig_cnt[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  tlc/sig_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    tlc/sig_cnt_0[4]
    SLICE_X3Y31          FDRE                                         r  tlc/sig_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     2.017    tlc/CLK
    SLICE_X3Y31          FDRE                                         r  tlc/sig_cnt_reg[4]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.595    tlc/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tlc/clk_en0/sig_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/ce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.940%)  route 0.172ns (48.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.501    tlc/clk_en0/CLK
    SLICE_X1Y29          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tlc/clk_en0/sig_cnt_reg[24]/Q
                         net (fo=3, routed)           0.172     1.814    tlc/clk_en0/sig_cnt_reg[24]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.859 r  tlc/clk_en0/ce_i_1/O
                         net (fo=1, routed)           0.000     1.859    tlc/clk_en0/ce_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  tlc/clk_en0/ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     2.014    tlc/clk_en0/CLK
    SLICE_X0Y28          FDRE                                         r  tlc/clk_en0/ce_reg/C
                         clock pessimism             -0.500     1.514    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.091     1.605    tlc/clk_en0/ce_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_sig_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_sig_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.956%)  route 0.171ns (45.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.503    tlc/CLK
    SLICE_X2Y31          FDRE                                         r  tlc/FSM_sequential_sig_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  tlc/FSM_sequential_sig_state_reg[0]/Q
                         net (fo=8, routed)           0.171     1.839    tlc/clk_en0/sig_state__0[0]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  tlc/clk_en0/FSM_sequential_sig_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    tlc/clk_en0_n_3
    SLICE_X2Y31          FDRE                                         r  tlc/FSM_sequential_sig_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     2.017    tlc/CLK
    SLICE_X2Y31          FDRE                                         r  tlc/FSM_sequential_sig_state_reg[2]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121     1.624    tlc/FSM_sequential_sig_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tlc/clk_en0/sig_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.501    tlc/clk_en0/CLK
    SLICE_X1Y29          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tlc/clk_en0/sig_cnt_reg[27]/Q
                         net (fo=2, routed)           0.117     1.760    tlc/clk_en0/sig_cnt_reg[27]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  tlc/clk_en0/sig_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    tlc/clk_en0/sig_cnt_reg[24]_i_1_n_4
    SLICE_X1Y29          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.857     2.015    tlc/clk_en0/CLK
    SLICE_X1Y29          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[27]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105     1.606    tlc/clk_en0/sig_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tlc/clk_en0/sig_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.498    tlc/clk_en0/CLK
    SLICE_X1Y26          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tlc/clk_en0/sig_cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.757    tlc/clk_en0/sig_cnt_reg[15]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  tlc/clk_en0/sig_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    tlc/clk_en0/sig_cnt_reg[12]_i_1_n_4
    SLICE_X1Y26          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     2.011    tlc/clk_en0/CLK
    SLICE_X1Y26          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[15]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.603    tlc/clk_en0/sig_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tlc/clk_en0/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.498    tlc/clk_en0/CLK
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tlc/clk_en0/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.117     1.757    tlc/clk_en0/sig_cnt_reg[3]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  tlc/clk_en0/sig_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.865    tlc/clk_en0/sig_cnt_reg[0]_i_2_n_4
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     2.011    tlc/clk_en0/CLK
    SLICE_X1Y23          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[3]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.603    tlc/clk_en0/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tlc/clk_en0/sig_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.497    tlc/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  tlc/clk_en0/sig_cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     1.759    tlc/clk_en0/sig_cnt_reg[11]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  tlc/clk_en0/sig_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    tlc/clk_en0/sig_cnt_reg[8]_i_1_n_4
    SLICE_X1Y25          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.852     2.010    tlc/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[11]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    tlc/clk_en0/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tlc/clk_en0/sig_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.497    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  tlc/clk_en0/sig_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.759    tlc/clk_en0/sig_cnt_reg[7]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  tlc/clk_en0/sig_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    tlc/clk_en0/sig_cnt_reg[4]_i_1_n_4
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.852     2.010    tlc/clk_en0/CLK
    SLICE_X1Y24          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[7]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.602    tlc/clk_en0/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tlc/clk_en0/sig_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.500    tlc/clk_en0/CLK
    SLICE_X1Y27          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  tlc/clk_en0/sig_cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     1.762    tlc/clk_en0/sig_cnt_reg[19]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  tlc/clk_en0/sig_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    tlc/clk_en0/sig_cnt_reg[16]_i_1_n_4
    SLICE_X1Y27          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     2.013    tlc/clk_en0/CLK
    SLICE_X1Y27          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[19]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105     1.605    tlc/clk_en0/sig_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tlc/clk_en0/sig_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/sig_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.500    tlc/clk_en0/CLK
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  tlc/clk_en0/sig_cnt_reg[20]/Q
                         net (fo=2, routed)           0.114     1.756    tlc/clk_en0/sig_cnt_reg[20]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.871 r  tlc/clk_en0/sig_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.871    tlc/clk_en0/sig_cnt_reg[20]_i_1_n_7
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     2.014    tlc/clk_en0/CLK
    SLICE_X1Y28          FDRE                                         r  tlc/clk_en0/sig_cnt_reg[20]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.105     1.605    tlc/clk_en0/sig_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31     tlc/FSM_sequential_sig_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31     tlc/FSM_sequential_sig_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31     tlc/FSM_sequential_sig_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     tlc/clk_en0/ce_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23     tlc/clk_en0/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     tlc/clk_en0/sig_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     tlc/clk_en0/sig_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     tlc/clk_en0/sig_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     tlc/clk_en0/sig_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     tlc/FSM_sequential_sig_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     tlc/FSM_sequential_sig_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     tlc/FSM_sequential_sig_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     tlc/clk_en0/sig_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     tlc/clk_en0/sig_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     tlc/clk_en0/sig_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     tlc/clk_en0/sig_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     tlc/clk_en0/sig_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     tlc/clk_en0/sig_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     tlc/clk_en0/sig_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     tlc/FSM_sequential_sig_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     tlc/FSM_sequential_sig_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     tlc/FSM_sequential_sig_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     tlc/clk_en0/sig_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     tlc/clk_en0/sig_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     tlc/clk_en0/sig_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     tlc/clk_en0/sig_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     tlc/clk_en0/sig_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     tlc/clk_en0/sig_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     tlc/clk_en0/sig_cnt_reg[8]/C



