Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Jul  5 14:36:12 2022
| Host         : turing running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (460)
5. checking no_input_delay (12)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (239)
--------------------------
 There are 239 register/latch pins with no clock driven by root clock pin: system_i/SPGD_SYS/inst/FSM_0/int_RNG_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (460)
--------------------------------------------------
 There are 460 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.263    -1891.175                    297                 3780        0.077        0.000                      0                 3780        1.500        0.000                       0                  1784  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk           -11.263    -1891.175                    297                 1709        0.077        0.000                      0                 1709        1.500        0.000                       0                   616  
clk_fpga_0         14.923        0.000                      0                 2057        0.107        0.000                      0                 2057        9.230        0.000                       0                  1168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.043       -0.043                      1                   38        0.283        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          297  Failing Endpoints,  Worst Slack      -11.263ns,  Total Violation    -1891.175ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.263ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.248ns  (logic 10.592ns (69.464%)  route 4.656ns (30.536%))
  Logic Levels:           26  (CARRY4=18 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.703 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.703    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.792 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.792    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    19.026 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.026    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[63]_2[3]
    SLICE_X39Y94         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y94         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[63]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -19.026    
  -------------------------------------------------------------------
                         slack                                -11.263    

Slack (VIOLATED) :        -11.259ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.244ns  (logic 10.588ns (69.456%)  route 4.656ns (30.544%))
  Logic Levels:           26  (CARRY4=18 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.703 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.703    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.792 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.792    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    19.022 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.022    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[63]_2[1]
    SLICE_X39Y94         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y94         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[61]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -19.022    
  -------------------------------------------------------------------
                         slack                                -11.259    

Slack (VIOLATED) :        -11.210ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.195ns  (logic 10.539ns (69.358%)  route 4.656ns (30.642%))
  Logic Levels:           26  (CARRY4=18 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.703 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.703    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.792 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.792    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.973 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.973    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[63]_2[2]
    SLICE_X39Y94         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y94         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[62]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -18.973    
  -------------------------------------------------------------------
                         slack                                -11.210    

Slack (VIOLATED) :        -11.188ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 10.517ns (69.313%)  route 4.656ns (30.687%))
  Logic Levels:           26  (CARRY4=18 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.703 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.703    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.792 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.792    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    18.951 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.951    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[63]_2[0]
    SLICE_X39Y94         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y94         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[60]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[60]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -18.951    
  -------------------------------------------------------------------
                         slack                                -11.188    

Slack (VIOLATED) :        -11.174ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.159ns  (logic 10.503ns (69.285%)  route 4.656ns (30.715%))
  Logic Levels:           25  (CARRY4=17 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.703 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.703    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    18.937 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.937    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[59]_1[3]
    SLICE_X39Y93         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y93         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[59]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[59]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                -11.174    

Slack (VIOLATED) :        -11.170ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.155ns  (logic 10.499ns (69.277%)  route 4.656ns (30.723%))
  Logic Levels:           25  (CARRY4=17 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.703 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.703    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    18.933 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.933    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[59]_1[1]
    SLICE_X39Y93         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y93         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[57]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[57]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -18.933    
  -------------------------------------------------------------------
                         slack                                -11.170    

Slack (VIOLATED) :        -11.121ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.106ns  (logic 10.450ns (69.177%)  route 4.656ns (30.823%))
  Logic Levels:           25  (CARRY4=17 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.703 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.703    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.884 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.884    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[59]_1[2]
    SLICE_X39Y93         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y93         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[58]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[58]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -18.884    
  -------------------------------------------------------------------
                         slack                                -11.121    

Slack (VIOLATED) :        -11.099ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.084ns  (logic 10.428ns (69.132%)  route 4.656ns (30.868%))
  Logic Levels:           25  (CARRY4=17 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.703 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.703    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    18.862 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.862    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[59]_1[0]
    SLICE_X39Y93         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y93         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[56]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[56]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -18.862    
  -------------------------------------------------------------------
                         slack                                -11.099    

Slack (VIOLATED) :        -11.085ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.070ns  (logic 10.414ns (69.104%)  route 4.656ns (30.896%))
  Logic Levels:           24  (CARRY4=16 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    18.848 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.848    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[55]_1[3]
    SLICE_X39Y92         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y92         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[55]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[55]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -18.848    
  -------------------------------------------------------------------
                         slack                                -11.085    

Slack (VIOLATED) :        -11.081ns  (required time - arrival time)
  Source:                 system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.066ns  (logic 10.410ns (69.095%)  route 4.656ns (30.905%))
  Logic Levels:           24  (CARRY4=16 DSP48E1=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 7.455 - 4.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.234     3.777    system_i/SPGD_SYS/inst/J_M_REG/ADC_CLK
    SLICE_X41Y74         FDRE                                         r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.341     4.118 r  system_i/SPGD_SYS/inst/J_M_REG/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.316     4.434    system_i/SPGD_SYS/inst/J_P_REG/p0__0[1]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.097     4.531 r  system_i/SPGD_SYS/inst/J_P_REG/s0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.531    system_i/SPGD_SYS/inst/J_SUB/S[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.943 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    system_i/SPGD_SYS/inst/J_SUB/s0_carry_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.032 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    system_i/SPGD_SYS/inst/J_SUB/s0_carry__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.121 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.121    system_i/SPGD_SYS/inst/J_SUB/s0_carry__1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.302 r  system_i/SPGD_SYS/inst/J_SUB/s0_carry__2/O[2]
                         net (fo=8, routed)           1.496     6.798    system_i/SPGD_SYS/inst/U_0_MULT/p0[14]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.103     9.901 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.903    system_i/SPGD_SYS/inst/U_0_MULT/p0__11_n_106
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.158 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__12/PCOUT[47]
                         net (fo=1, routed)           0.056    11.214    system_i/SPGD_SYS/inst/U_0_MULT/p0__12_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.469 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    12.471    system_i/SPGD_SYS/inst/U_0_MULT/p0__13_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.107    13.578 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__14/P[27]
                         net (fo=2, routed)           1.737    15.315    system_i/SPGD_SYS/inst/U_0_MULT/p0__14_n_78
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.113    15.428 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3/O
                         net (fo=2, routed)           0.616    16.044    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_3_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.234    16.278 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.278    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    16.680 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.680    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__6_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.772 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.772    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.864 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.864    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__8_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.956 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.956    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__9_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.048 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.048    system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.205 r  system_i/SPGD_SYS/inst/U_0_MULT/p0__4_carry__11/O[0]
                         net (fo=2, routed)           0.432    17.637    system_i/SPGD_SYS/inst/U_0_MULT/b[33]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.209    17.846 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4/O
                         net (fo=1, routed)           0.000    17.846    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg[32]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.258 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.258    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[32]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.347 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.347    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[36]_i_1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.436 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.436    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[40]_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.525 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.525    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[44]_i_1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.614 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[48]_i_1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    18.844 r  system_i/SPGD_SYS/inst/U_0_MULT/int_data_reg_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.844    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[55]_1[1]
    SLICE_X39Y92         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.113     7.455    system_i/SPGD_SYS/inst/U_0_REG/ADC_CLK
    SLICE_X39Y92         FDRE                                         r  system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[53]/C
                         clock pessimism              0.286     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.056     7.762    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[53]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -18.844    
  -------------------------------------------------------------------
                         slack                                -11.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.359%)  route 0.149ns (26.641%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.557     1.628    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y98         FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/Q
                         net (fo=6, routed)           0.149     1.940    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[47]
    SLICE_X36Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.000     1.985    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.094 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.134 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.188 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.188    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[55]_1[0]
    SLICE_X36Y100        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.911     2.073    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y100        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[52]/C
                         clock pessimism             -0.096     1.977    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     2.111    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (73.963%)  route 0.149ns (26.037%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.557     1.628    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y98         FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/Q
                         net (fo=6, routed)           0.149     1.940    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[47]
    SLICE_X36Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.000     1.985    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.094 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.134 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.201 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.201    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[55]_1[2]
    SLICE_X36Y100        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.911     2.073    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y100        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[54]/C
                         clock pessimism             -0.096     1.977    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     2.111    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (74.967%)  route 0.149ns (25.033%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.557     1.628    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y98         FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/Q
                         net (fo=6, routed)           0.149     1.940    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[47]
    SLICE_X36Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.000     1.985    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.094 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.134 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.224 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.224    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[55]_1[1]
    SLICE_X36Y100        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.911     2.073    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y100        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[53]/C
                         clock pessimism             -0.096     1.977    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     2.111    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.449ns (75.051%)  route 0.149ns (24.949%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.557     1.628    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y98         FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/Q
                         net (fo=6, routed)           0.149     1.940    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[47]
    SLICE_X36Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.000     1.985    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.094 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.134 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.226 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.226    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[55]_1[3]
    SLICE_X36Y100        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.911     2.073    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y100        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[55]/C
                         clock pessimism             -0.096     1.977    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     2.111    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.451ns (75.134%)  route 0.149ns (24.866%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.557     1.628    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y98         FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/Q
                         net (fo=6, routed)           0.149     1.940    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[47]
    SLICE_X36Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.000     1.985    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.094 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.134 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.175 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.175    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.228 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[56]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.228    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[59]_1[0]
    SLICE_X36Y101        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.911     2.073    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y101        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[56]/C
                         clock pessimism             -0.096     1.977    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.134     2.111    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.464ns (75.661%)  route 0.149ns (24.339%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.557     1.628    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y98         FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/Q
                         net (fo=6, routed)           0.149     1.940    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[47]
    SLICE_X36Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.000     1.985    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.094 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.134 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.175 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.175    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.241 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[56]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.241    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[59]_1[2]
    SLICE_X36Y101        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.911     2.073    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y101        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[58]/C
                         clock pessimism             -0.096     1.977    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.134     2.111    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/FSM_0/MATH_c_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/FSM_0/MATH_c/F_O_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.189ns (65.395%)  route 0.100ns (34.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.568     1.639    system_i/SPGD_SYS/inst/FSM_0/ADC_CLK
    SLICE_X59Y79         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/MATH_c_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  system_i/SPGD_SYS/inst/FSM_0/MATH_c_en_reg/Q
                         net (fo=2, routed)           0.100     1.880    system_i/SPGD_SYS/inst/FSM_0/MATH_c/MATH_c_en
    SLICE_X58Y79         LUT3 (Prop_lut3_I2_O)        0.048     1.928 r  system_i/SPGD_SYS/inst/FSM_0/MATH_c/F_O_i_1__2/O
                         net (fo=1, routed)           0.000     1.928    system_i/SPGD_SYS/inst/FSM_0/MATH_c/F_O_i_1__2_n_0
    SLICE_X58Y79         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/MATH_c/F_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.836     1.998    system_i/SPGD_SYS/inst/FSM_0/MATH_c/ADC_CLK
    SLICE_X58Y79         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/MATH_c/F_O_reg/C
                         clock pessimism             -0.346     1.652    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.131     1.783    system_i/SPGD_SYS/inst/FSM_0/MATH_c/F_O_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.487ns (76.541%)  route 0.149ns (23.459%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.557     1.628    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y98         FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/Q
                         net (fo=6, routed)           0.149     1.940    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[47]
    SLICE_X36Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.000     1.985    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.094 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.134 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.175 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.175    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.264 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[56]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.264    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[59]_1[1]
    SLICE_X36Y101        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.911     2.073    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y101        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[57]/C
                         clock pessimism             -0.096     1.977    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.134     2.111    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.489ns (76.614%)  route 0.149ns (23.386%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.557     1.628    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y98         FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/Q
                         net (fo=6, routed)           0.149     1.940    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[47]
    SLICE_X36Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.000     1.985    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.094 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.134 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.175 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.175    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.266 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[56]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.266    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[59]_1[3]
    SLICE_X36Y101        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.911     2.073    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y101        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[59]/C
                         clock pessimism             -0.096     1.977    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.134     2.111    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.491ns (76.688%)  route 0.149ns (23.312%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.557     1.628    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y98         FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[47]/Q
                         net (fo=6, routed)           0.149     1.940    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[47]
    SLICE_X36Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.000     1.985    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg[44]_i_2__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.094 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[44]_i_1__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.134 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[48]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.175 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.175    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[52]_i_1__0_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.215 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.215    system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[56]_i_1__0_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.268 r  system_i/SPGD_SYS/inst/U_1_MULT/int_data_reg_reg[60]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.268    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[63]_3[0]
    SLICE_X36Y102        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.911     2.073    system_i/SPGD_SYS/inst/U_1_REG/ADC_CLK
    SLICE_X36Y102        FDRE                                         r  system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[60]/C
                         clock pessimism             -0.096     1.977    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.134     2.111    system_i/SPGD_SYS/inst/U_1_REG/int_data_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         4.000       2.408      BUFGCTRL_X0Y17  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/I
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y60    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[0]int_a_data_reg_reg[1]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y80    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[10]int_a_data_reg_reg[11]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y82    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[2]int_a_data_reg_reg[3]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y68    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[4]int_a_data_reg_reg[5]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y66    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[6]int_a_data_reg_reg[7]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y90    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[8]int_a_data_reg_reg[9]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y86    system_i/ADC_BLOCK/ADC_REG/inst/int_b_data_reg_reg[0]int_b_data_reg_reg[1]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y70    system_i/ADC_BLOCK/ADC_REG/inst/int_b_data_reg_reg[10]int_b_data_reg_reg[11]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y92    system_i/ADC_BLOCK/ADC_REG/inst/int_b_data_reg_reg[2]int_b_data_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y77   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y77   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y77   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y77   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y88    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[36]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y88    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[37]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y88    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[38]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y88    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[39]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y89    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[40]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y89    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[41]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y85    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y85    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y85    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y85    system_i/SPGD_SYS/inst/U_0_REG/int_data_reg_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y80   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y80   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y80   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y80   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y81   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X106Y81   system_i/ADC_fp/inst/ADC_AVERAGE0/COUNT1/count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.125ns (24.324%)  route 3.500ns (75.676%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.290     2.232    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDSE (Prop_fdse_C_Q)         0.313     2.545 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          1.436     3.981    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.219     4.200 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.304     4.504    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_reg
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.239     4.743 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=5, routed)           0.579     5.322    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg_2
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.114     5.436 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0/O
                         net (fo=8, routed)           0.596     6.032    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_0
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.240     6.272 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1/O
                         net (fo=5, routed)           0.585     6.857    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.149    22.008    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.224    22.232    
                         clock uncertainty           -0.302    21.930    
    SLICE_X31Y93         FDSE (Setup_fdse_C_CE)      -0.150    21.780    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         21.780    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.125ns (24.324%)  route 3.500ns (75.676%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.290     2.232    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDSE (Prop_fdse_C_Q)         0.313     2.545 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          1.436     3.981    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.219     4.200 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.304     4.504    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_reg
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.239     4.743 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=5, routed)           0.579     5.322    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg_2
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.114     5.436 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0/O
                         net (fo=8, routed)           0.596     6.032    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_0
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.240     6.272 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1/O
                         net (fo=5, routed)           0.585     6.857    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.149    22.008    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.224    22.232    
                         clock uncertainty           -0.302    21.930    
    SLICE_X31Y93         FDSE (Setup_fdse_C_CE)      -0.150    21.780    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         21.780    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.125ns (24.324%)  route 3.500ns (75.676%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.290     2.232    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDSE (Prop_fdse_C_Q)         0.313     2.545 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          1.436     3.981    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.219     4.200 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.304     4.504    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_reg
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.239     4.743 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=5, routed)           0.579     5.322    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg_2
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.114     5.436 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0/O
                         net (fo=8, routed)           0.596     6.032    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_0
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.240     6.272 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1/O
                         net (fo=5, routed)           0.585     6.857    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.149    22.008    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.224    22.232    
                         clock uncertainty           -0.302    21.930    
    SLICE_X31Y93         FDSE (Setup_fdse_C_CE)      -0.150    21.780    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         21.780    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.125ns (24.324%)  route 3.500ns (75.676%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.290     2.232    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDSE (Prop_fdse_C_Q)         0.313     2.545 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          1.436     3.981    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.219     4.200 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.304     4.504    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_reg
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.239     4.743 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=5, routed)           0.579     5.322    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg_2
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.114     5.436 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0/O
                         net (fo=8, routed)           0.596     6.032    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_0
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.240     6.272 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1/O
                         net (fo=5, routed)           0.585     6.857    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.149    22.008    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                         clock pessimism              0.224    22.232    
                         clock uncertainty           -0.302    21.930    
    SLICE_X31Y93         FDSE (Setup_fdse_C_CE)      -0.150    21.780    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                         21.780    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.125ns (24.324%)  route 3.500ns (75.676%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.290     2.232    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDSE (Prop_fdse_C_Q)         0.313     2.545 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          1.436     3.981    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.219     4.200 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.304     4.504    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_reg
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.239     4.743 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=5, routed)           0.579     5.322    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg_2
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.114     5.436 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0/O
                         net (fo=8, routed)           0.596     6.032    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_0
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.240     6.272 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1/O
                         net (fo=5, routed)           0.585     6.857    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.149    22.008    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.224    22.232    
                         clock uncertainty           -0.302    21.930    
    SLICE_X31Y93         FDSE (Setup_fdse_C_CE)      -0.150    21.780    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         21.780    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.475ns (31.037%)  route 3.277ns (68.963%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 22.004 - 20.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y98         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.393     2.588 f  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=6, routed)           0.636     3.224    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[0]
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.321 r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=21, routed)          1.940     5.261    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X27Y87         LUT6 (Prop_lut6_I3_O)        0.097     5.358 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.358    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.770 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.770    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.859 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.018 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[0]
                         net (fo=1, routed)           0.701     6.719    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0[0]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.228     6.947 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.947    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
    SLICE_X27Y90         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.145    22.004    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.168    22.172    
                         clock uncertainty           -0.302    21.870    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.064    21.934    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         21.934    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                 14.987    

Slack (MET) :             15.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.543ns (32.803%)  route 3.161ns (67.197%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 22.004 - 20.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y98         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.393     2.588 f  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=6, routed)           0.636     3.224    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[0]
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.321 r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=21, routed)          1.940     5.261    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X27Y87         LUT6 (Prop_lut6_I3_O)        0.097     5.358 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.358    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.770 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.770    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.859 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.089 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[1]
                         net (fo=1, routed)           0.585     6.674    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0[1]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.225     6.899 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     6.899    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0_n_0
    SLICE_X27Y90         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.145    22.004    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.168    22.172    
                         clock uncertainty           -0.302    21.870    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.064    21.934    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         21.934    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 15.035    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.691ns (38.445%)  route 2.708ns (61.555%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.449     2.391    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X28Y103        FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.313     2.704 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=2, routed)           0.709     3.413    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/s_axburst_eq1
    SLICE_X28Y102        LUT5 (Prop_lut5_I4_O)        0.215     3.628 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.605     4.232    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.329 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.901     5.230    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X29Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.327 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.327    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.739 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.739    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.828 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.828    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.062 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.493     6.556    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.234     6.790 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     6.790    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X28Y98         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.149    22.008    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y98         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.094    22.101    
                         clock uncertainty           -0.302    21.799    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.032    21.831    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         21.831    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.060ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.382ns (29.740%)  route 3.265ns (70.260%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 22.004 - 20.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y98         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.393     2.588 f  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=6, routed)           0.636     3.224    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[0]
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.321 r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=21, routed)          1.940     5.261    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X27Y87         LUT6 (Prop_lut6_I3_O)        0.097     5.358 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.358    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.770 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.770    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.929 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[0]
                         net (fo=1, routed)           0.689     6.618    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[0]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.224     6.842 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.842    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1__0_n_0
    SLICE_X27Y90         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.145    22.004    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.168    22.172    
                         clock uncertainty           -0.302    21.870    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.032    21.902    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                 15.060    

Slack (MET) :             15.061ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.607ns (36.429%)  route 2.804ns (63.571%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.449     2.391    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X28Y103        FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.313     2.704 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=2, routed)           0.709     3.413    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/s_axburst_eq1
    SLICE_X28Y102        LUT5 (Prop_lut5_I4_O)        0.215     3.628 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.605     4.232    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.329 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.901     5.230    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X29Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.327 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.327    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.739 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.739    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.973 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.590     6.563    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.239     6.802 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     6.802    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y98         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.149    22.008    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y98         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.094    22.101    
                         clock uncertainty           -0.302    21.799    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.064    21.863    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         21.863    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 15.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.153%)  route 0.339ns (61.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.557     0.893    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.339     1.395    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[13]
    SLICE_X43Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.440 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.440    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1_n_0
    SLICE_X43Y100        FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.911     1.277    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.091     1.333    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.176%)  route 0.055ns (22.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.556     0.892    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y93         FDSE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDSE (Prop_fdse_C_Q)         0.141     1.033 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[21]/Q
                         net (fo=1, routed)           0.055     1.088    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/gpio2_io_t[10]
    SLICE_X42Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.133 r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3[21]_i_1/O
                         net (fo=1, routed)           0.000     1.133    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[21]
    SLICE_X42Y93         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.824     1.190    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.120     1.025    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.792%)  route 0.364ns (66.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.557     0.893    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y99         FDSE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=2, routed)           0.364     1.398    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_t[27]
    SLICE_X43Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.443 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].reg2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.443    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].reg2[4]_i_1_n_0
    SLICE_X43Y100        FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.911     1.277    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].reg2_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.151%)  route 0.111ns (42.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.557     0.893    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y91         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=1, routed)           0.111     1.152    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.824     1.190    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.039    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.639     0.975    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/Q
                         net (fo=1, routed)           0.200     1.316    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.361 r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.361    system_i/PS7/axi_gpio_0/U0/GPIO_DBus[18]
    SLICE_X40Y99         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.825     1.191    system_i/PS7/axi_gpio_0/U0/s_axi_aclk
    SLICE_X40Y99         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    system_i/PS7/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.047%)  route 0.201ns (51.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.639     0.975    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/Q
                         net (fo=2, routed)           0.201     1.317    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.362 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg2[10]_i_1/O
                         net (fo=1, routed)           0.000     1.362    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg2[10]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.825     1.191    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg2_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.923%)  route 0.202ns (52.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.639     0.975    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/Q
                         net (fo=2, routed)           0.202     1.318    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.363 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.363    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg1[10]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.825     1.191    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg1_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.567     0.903    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y82         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.107     1.151    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y81         SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.834     1.200    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y81         SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X26Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.033    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.553     0.889    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y87         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     1.084    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_20
    SLICE_X43Y87         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.820     1.186    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y87         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.889    
    SLICE_X43Y87         FDRE (Hold_fdre_C_D)         0.076     0.965    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.551     0.887    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y83         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     1.082    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_28
    SLICE_X43Y83         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.817     1.183    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y83         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.296     0.887    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.076     0.963    system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X31Y95    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y94    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y95    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y95    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y98    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y98    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y98    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y98    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y95    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y97    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y97    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y97    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y97    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X30Y98    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X30Y98    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X30Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X30Y92    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.043ns,  Total Violation       -0.043ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.311ns (25.167%)  route 3.898ns (74.833%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns = ( 7.607 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.341     2.536 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.273     3.809    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.113     3.922 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=9, routed)           2.625     6.547    system_i/ADC_fp/inst/ADC_AVERAGE0/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X111Y79        LUT4 (Prop_lut4_I1_O)        0.239     6.786 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6/O
                         net (fo=1, routed)           0.000     6.786    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.085 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.404 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.404    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[20]_i_1_n_6
    SLICE_X111Y81        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.265     7.607    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y81        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[21]/C
                         clock pessimism              0.000     7.607    
                         clock uncertainty           -0.302     7.305    
    SLICE_X111Y81        FDRE (Setup_fdre_C_D)        0.056     7.361    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[21]
  -------------------------------------------------------------------
                         required time                          7.361    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 1.240ns (24.133%)  route 3.898ns (75.867%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns = ( 7.607 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.341     2.536 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.273     3.809    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.113     3.922 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=9, routed)           2.625     6.547    system_i/ADC_fp/inst/ADC_AVERAGE0/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X111Y79        LUT4 (Prop_lut4_I1_O)        0.239     6.786 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6/O
                         net (fo=1, routed)           0.000     6.786    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.085 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.333 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.333    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[20]_i_1_n_7
    SLICE_X111Y81        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.265     7.607    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y81        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[20]/C
                         clock pessimism              0.000     7.607    
                         clock uncertainty           -0.302     7.305    
    SLICE_X111Y81        FDRE (Setup_fdre_C_D)        0.056     7.361    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[20]
  -------------------------------------------------------------------
                         required time                          7.361    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.226ns (23.926%)  route 3.898ns (76.074%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 7.606 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.341     2.536 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.273     3.809    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.113     3.922 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=9, routed)           2.625     6.547    system_i/ADC_fp/inst/ADC_AVERAGE0/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X111Y79        LUT4 (Prop_lut4_I1_O)        0.239     6.786 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6/O
                         net (fo=1, routed)           0.000     6.786    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.085 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.319 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.319    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1_n_4
    SLICE_X111Y80        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.264     7.606    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y80        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[19]/C
                         clock pessimism              0.000     7.606    
                         clock uncertainty           -0.302     7.304    
    SLICE_X111Y80        FDRE (Setup_fdre_C_D)        0.056     7.360    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[19]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.222ns (23.866%)  route 3.898ns (76.134%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 7.606 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.341     2.536 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.273     3.809    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.113     3.922 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=9, routed)           2.625     6.547    system_i/ADC_fp/inst/ADC_AVERAGE0/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X111Y79        LUT4 (Prop_lut4_I1_O)        0.239     6.786 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6/O
                         net (fo=1, routed)           0.000     6.786    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.085 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.315 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.315    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1_n_6
    SLICE_X111Y80        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.264     7.606    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y80        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[17]/C
                         clock pessimism              0.000     7.606    
                         clock uncertainty           -0.302     7.304    
    SLICE_X111Y80        FDRE (Setup_fdre_C_D)        0.056     7.360    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[17]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.173ns (23.131%)  route 3.898ns (76.869%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 7.606 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.341     2.536 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.273     3.809    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.113     3.922 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=9, routed)           2.625     6.547    system_i/ADC_fp/inst/ADC_AVERAGE0/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X111Y79        LUT4 (Prop_lut4_I1_O)        0.239     6.786 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6/O
                         net (fo=1, routed)           0.000     6.786    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.085 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.266 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.266    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1_n_5
    SLICE_X111Y80        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.264     7.606    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y80        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[18]/C
                         clock pessimism              0.000     7.606    
                         clock uncertainty           -0.302     7.304    
    SLICE_X111Y80        FDRE (Setup_fdre_C_D)        0.056     7.360    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[18]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.151ns (22.796%)  route 3.898ns (77.204%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 7.606 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.341     2.536 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.273     3.809    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.113     3.922 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=9, routed)           2.625     6.547    system_i/ADC_fp/inst/ADC_AVERAGE0/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X111Y79        LUT4 (Prop_lut4_I1_O)        0.239     6.786 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6/O
                         net (fo=1, routed)           0.000     6.786    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[12]_i_6_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.085 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.244 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.244    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]_i_1_n_7
    SLICE_X111Y80        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.264     7.606    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y80        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]/C
                         clock pessimism              0.000     7.606    
                         clock uncertainty           -0.302     7.304    
    SLICE_X111Y80        FDRE (Setup_fdre_C_D)        0.056     7.360    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[16]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.228ns (24.513%)  route 3.782ns (75.487%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 7.605 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.341     2.536 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.273     3.809    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.113     3.922 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=9, routed)           2.508     6.431    system_i/ADC_fp/inst/ADC_AVERAGE0/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X111Y78        LUT4 (Prop_lut4_I1_O)        0.239     6.670 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[8]_i_4/O
                         net (fo=1, routed)           0.000     6.670    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[8]_i_4_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.971 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[8]_i_1_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.205 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.205    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1_n_4
    SLICE_X111Y79        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.263     7.605    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y79        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[15]/C
                         clock pessimism              0.000     7.605    
                         clock uncertainty           -0.302     7.303    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.056     7.359    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[15]
  -------------------------------------------------------------------
                         required time                          7.359    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.224ns (24.453%)  route 3.782ns (75.547%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 7.605 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.341     2.536 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.273     3.809    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.113     3.922 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=9, routed)           2.508     6.431    system_i/ADC_fp/inst/ADC_AVERAGE0/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X111Y78        LUT4 (Prop_lut4_I1_O)        0.239     6.670 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[8]_i_4/O
                         net (fo=1, routed)           0.000     6.670    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[8]_i_4_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.971 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[8]_i_1_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.201 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.201    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1_n_6
    SLICE_X111Y79        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.263     7.605    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y79        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[13]/C
                         clock pessimism              0.000     7.605    
                         clock uncertainty           -0.302     7.303    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.056     7.359    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[13]
  -------------------------------------------------------------------
                         required time                          7.359    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.175ns (23.706%)  route 3.782ns (76.294%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 7.605 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.253     2.195    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.341     2.536 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.273     3.809    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.113     3.922 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=9, routed)           2.508     6.431    system_i/ADC_fp/inst/ADC_AVERAGE0/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X111Y78        LUT4 (Prop_lut4_I1_O)        0.239     6.670 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[8]_i_4/O
                         net (fo=1, routed)           0.000     6.670    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[8]_i_4_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.971 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[8]_i_1_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.152 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.152    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[12]_i_1_n_5
    SLICE_X111Y79        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.263     7.605    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y79        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[14]/C
                         clock pessimism              0.000     7.605    
                         clock uncertainty           -0.302     7.303    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.056     7.359    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[14]
  -------------------------------------------------------------------
                         required time                          7.359    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.685ns (15.600%)  route 3.706ns (84.400%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 7.485 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.251     2.193    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.341     2.534 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.388     3.922    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X41Y119        LUT1 (Prop_lut1_I0_O)        0.105     4.027 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]_hold_fix/O
                         net (fo=3, routed)           1.161     5.189    system_i/SPGD_SYS/inst/FSM_0/gpio_io_o[31]_hold_fix_1_alias
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.239     5.428 r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          1.156     6.584    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1_n_0
    SLICE_X54Y78         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     4.760 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     6.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     6.342 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         1.143     7.485    system_i/SPGD_SYS/inst/FSM_0/ADC_CLK
    SLICE_X54Y78         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.000     7.485    
                         clock uncertainty           -0.302     7.183    
    SLICE_X54Y78         FDRE (Setup_fdre_C_R)       -0.373     6.810    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.296ns (16.836%)  route 1.462ns (83.164%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.555     0.891    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.715     1.747    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X41Y119        LUT1 (Prop_lut1_I0_O)        0.048     1.795 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]_hold_fix/O
                         net (fo=3, routed)           0.747     2.542    system_i/SPGD_SYS/inst/FSM_0/timer_a/gpio_io_o[31]_hold_fix_1_alias
    SLICE_X53Y81         LUT6 (Prop_lut6_I1_O)        0.107     2.649 r  system_i/SPGD_SYS/inst/FSM_0/timer_a/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.649    system_i/SPGD_SYS/inst/FSM_0/timer_a_n_1
    SLICE_X53Y81         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.811     1.973    system_i/SPGD_SYS/inst/FSM_0/ADC_CLK
    SLICE_X53Y81         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state_reg[1]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.302     2.275    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.091     2.366    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.296ns (16.788%)  route 1.467ns (83.212%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.555     0.891    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.715     1.747    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X41Y119        LUT1 (Prop_lut1_I0_O)        0.048     1.795 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]_hold_fix/O
                         net (fo=3, routed)           0.752     2.547    system_i/SPGD_SYS/inst/FSM_0/gpio_io_o[31]_hold_fix_1_alias
    SLICE_X52Y81         LUT2 (Prop_lut2_I1_O)        0.107     2.654 r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.654    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.811     1.973    system_i/SPGD_SYS/inst/FSM_0/ADC_CLK
    SLICE_X52Y81         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state_reg[0]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.302     2.275    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.091     2.366    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.296ns (16.045%)  route 1.549ns (83.955%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.555     0.891    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.715     1.747    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X41Y119        LUT1 (Prop_lut1_I0_O)        0.048     1.795 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]_hold_fix/O
                         net (fo=3, routed)           0.588     2.383    system_i/SPGD_SYS/inst/FSM_0/gpio_io_o[31]_hold_fix_1_alias
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.107     2.490 r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.245     2.735    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1_n_0
    SLICE_X51Y78         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.808     1.970    system_i/SPGD_SYS/inst/FSM_0/ADC_CLK
    SLICE_X51Y78         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.302     2.272    
    SLICE_X51Y78         FDRE (Hold_fdre_C_R)        -0.018     2.254    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.296ns (15.382%)  route 1.628ns (84.618%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.555     0.891    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.715     1.747    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X41Y119        LUT1 (Prop_lut1_I0_O)        0.048     1.795 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]_hold_fix/O
                         net (fo=3, routed)           0.588     2.383    system_i/SPGD_SYS/inst/FSM_0/gpio_io_o[31]_hold_fix_1_alias
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.107     2.490 r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.325     2.815    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1_n_0
    SLICE_X52Y82         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.812     1.974    system_i/SPGD_SYS/inst/FSM_0/ADC_CLK
    SLICE_X52Y82         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.302     2.276    
    SLICE_X52Y82         FDRE (Hold_fdre_C_R)        -0.018     2.258    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.296ns (15.330%)  route 1.635ns (84.670%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.555     0.891    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.715     1.747    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X41Y119        LUT1 (Prop_lut1_I0_O)        0.048     1.795 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]_hold_fix/O
                         net (fo=3, routed)           0.588     2.383    system_i/SPGD_SYS/inst/FSM_0/gpio_io_o[31]_hold_fix_1_alias
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.107     2.490 r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.331     2.821    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1_n_0
    SLICE_X51Y81         FDSE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.811     1.973    system_i/SPGD_SYS/inst/FSM_0/ADC_CLK
    SLICE_X51Y81         FDSE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.302     2.275    
    SLICE_X51Y81         FDSE (Hold_fdse_C_S)        -0.018     2.257    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.296ns (14.776%)  route 1.707ns (85.224%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.555     0.891    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.715     1.747    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X41Y119        LUT1 (Prop_lut1_I0_O)        0.048     1.795 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]_hold_fix/O
                         net (fo=3, routed)           0.588     2.383    system_i/SPGD_SYS/inst/FSM_0/gpio_io_o[31]_hold_fix_1_alias
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.107     2.490 r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.404     2.894    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1_n_0
    SLICE_X57Y81         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.838     2.000    system_i/SPGD_SYS/inst/FSM_0/ADC_CLK
    SLICE_X57Y81         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    SLICE_X57Y81         FDRE (Hold_fdre_C_R)        -0.018     2.284    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.296ns (14.776%)  route 1.707ns (85.224%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.555     0.891    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.715     1.747    system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X41Y119        LUT1 (Prop_lut1_I0_O)        0.048     1.795 f  system_i/PS7/axi_gpio_0/U0/gpio_core_1/gpio_io_o[31]_hold_fix/O
                         net (fo=3, routed)           0.588     2.383    system_i/SPGD_SYS/inst/FSM_0/gpio_io_o[31]_hold_fix_1_alias
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.107     2.490 r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.404     2.894    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state[13]_i_1_n_0
    SLICE_X57Y81         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.838     2.000    system_i/SPGD_SYS/inst/FSM_0/ADC_CLK
    SLICE_X57Y81         FDRE                                         r  system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    SLICE_X57Y81         FDRE (Hold_fdre_C_R)        -0.018     2.284    system_i/SPGD_SYS/inst/FSM_0/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.252ns (11.255%)  route 1.987ns (88.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.556     0.892    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.987     3.020    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_SEL
    SLICE_X111Y77        LUT4 (Prop_lut4_I1_O)        0.045     3.065 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[4]_i_3/O
                         net (fo=1, routed)           0.000     3.065    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[4]_i_3_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.131 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.131    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[4]_i_1_n_5
    SLICE_X111Y77        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.895     2.057    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y77        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[6]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.302     2.359    
    SLICE_X111Y77        FDRE (Hold_fdre_C_D)         0.105     2.464    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.249ns (11.121%)  route 1.990ns (88.879%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.556     0.892    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.990     3.023    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_SEL
    SLICE_X111Y77        LUT4 (Prop_lut4_I1_O)        0.045     3.068 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[4]_i_2/O
                         net (fo=1, routed)           0.000     3.068    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[4]_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.131 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.131    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[4]_i_1_n_4
    SLICE_X111Y77        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.895     2.057    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y77        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[7]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.302     2.359    
    SLICE_X111Y77        FDRE (Hold_fdre_C_D)         0.105     2.464    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.251ns (11.165%)  route 1.997ns (88.835%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.556     0.892    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=26, routed)          1.997     3.030    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_SEL
    SLICE_X111Y76        LUT4 (Prop_lut4_I1_O)        0.045     3.075 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[0]_i_4/O
                         net (fo=1, routed)           0.000     3.075    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM[0]_i_4_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.140 r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.140    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[0]_i_1_n_6
    SLICE_X111Y76        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=651, routed)         0.893     2.055    system_i/ADC_fp/inst/ADC_AVERAGE0/ADC_CLK
    SLICE_X111Y76        FDRE                                         r  system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[1]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.302     2.357    
    SLICE_X111Y76        FDRE (Hold_fdre_C_D)         0.105     2.462    system_i/ADC_fp/inst/ADC_AVERAGE0/SUM_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.678    





