[2021-09-09 10:03:05,715]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-09 10:03:05,716]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:05,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; ".

Peak memory: 14647296 bytes

[2021-09-09 10:03:05,966]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:06,088]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34648064 bytes

[2021-09-09 10:03:06,089]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 10:03:06,089]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:06,123]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :48
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6778880 bytes

[2021-09-09 10:03:06,123]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 12:02:37,243]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-09 12:02:37,243]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:37,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; ".

Peak memory: 14004224 bytes

[2021-09-09 12:02:37,504]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:37,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34676736 bytes

[2021-09-09 12:02:37,644]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 12:02:37,645]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:39,493]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :35
score:100
	Report mapping result:
		klut_size()     :48
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 13914112 bytes

[2021-09-09 12:02:39,493]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 13:32:39,495]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-09 13:32:39,495]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:39,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; ".

Peak memory: 14102528 bytes

[2021-09-09 13:32:39,744]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:39,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34643968 bytes

[2021-09-09 13:32:39,869]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 13:32:39,869]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:41,669]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :35
score:100
	Report mapping result:
		klut_size()     :48
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 13750272 bytes

[2021-09-09 13:32:41,669]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 15:07:35,055]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-09 15:07:35,056]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:35,056]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:35,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34582528 bytes

[2021-09-09 15:07:35,190]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 15:07:35,190]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:37,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 13885440 bytes

[2021-09-09 15:07:37,137]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-09 15:36:38,975]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-09 15:36:38,975]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:38,975]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:39,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34930688 bytes

[2021-09-09 15:36:39,107]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 15:36:39,108]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:41,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 13639680 bytes

[2021-09-09 15:36:41,056]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-09 16:14:42,857]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-09 16:14:42,857]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:42,857]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:42,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34721792 bytes

[2021-09-09 16:14:42,996]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 16:14:42,996]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:44,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 13819904 bytes

[2021-09-09 16:14:44,988]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-09 16:49:25,778]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-09 16:49:25,779]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:25,779]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:25,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34492416 bytes

[2021-09-09 16:49:25,914]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 16:49:25,914]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:27,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 13881344 bytes

[2021-09-09 16:49:27,810]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-09 17:25:47,192]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-09 17:25:47,192]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:47,193]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:47,328]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34652160 bytes

[2021-09-09 17:25:47,329]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 17:25:47,329]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:49,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 13762560 bytes

[2021-09-09 17:25:49,332]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-13 23:30:42,008]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-13 23:30:42,008]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:42,009]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:42,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34234368 bytes

[2021-09-13 23:30:42,132]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-13 23:30:42,133]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:43,829]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 12476416 bytes

[2021-09-13 23:30:43,829]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-13 23:42:30,004]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-13 23:42:30,004]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:30,004]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:30,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34164736 bytes

[2021-09-13 23:42:30,143]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-13 23:42:30,143]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:30,172]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6516736 bytes

[2021-09-13 23:42:30,173]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-14 09:00:32,447]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-14 09:00:32,448]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:32,448]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:32,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34373632 bytes

[2021-09-14 09:00:32,607]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-14 09:00:32,607]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:34,341]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 13914112 bytes

[2021-09-14 09:00:34,341]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-14 09:21:28,666]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-14 09:21:28,666]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:28,667]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:28,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34357248 bytes

[2021-09-14 09:21:28,808]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-14 09:21:28,809]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:28,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6787072 bytes

[2021-09-14 09:21:28,842]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-15 15:33:55,447]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-15 15:33:55,447]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:55,448]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:55,557]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34062336 bytes

[2021-09-15 15:33:55,558]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-15 15:33:55,559]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:57,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :34
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 13889536 bytes

[2021-09-15 15:33:57,109]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-15 15:54:49,774]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-15 15:54:49,774]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:49,775]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:49,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34033664 bytes

[2021-09-15 15:54:49,884]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-15 15:54:49,884]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:49,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6422528 bytes

[2021-09-15 15:54:49,904]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-18 14:04:24,461]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-18 14:04:24,462]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:24,462]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:24,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34123776 bytes

[2021-09-18 14:04:24,622]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-18 14:04:24,622]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:26,202]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11591680 bytes

[2021-09-18 14:04:26,202]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-18 16:28:59,097]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-18 16:28:59,098]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:59,098]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:59,209]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 33988608 bytes

[2021-09-18 16:28:59,210]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-18 16:28:59,210]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:00,802]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11608064 bytes

[2021-09-18 16:29:00,802]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-22 08:59:13,069]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-22 08:59:13,070]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:13,070]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:13,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34144256 bytes

[2021-09-22 08:59:13,235]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-22 08:59:13,235]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:14,035]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	Report mapping result:
		klut_size()     :57
		klut.num_gates():36
		max delay       :3
		max area        :36
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11390976 bytes

[2021-09-22 08:59:14,036]mapper_test.py:220:[INFO]: area: 36 level: 3
[2021-09-22 11:27:38,209]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-22 11:27:38,210]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:38,210]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:38,362]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34349056 bytes

[2021-09-22 11:27:38,363]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-22 11:27:38,363]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:39,948]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 12070912 bytes

[2021-09-22 11:27:39,949]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-23 16:46:42,914]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-23 16:46:42,914]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:42,915]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:43,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34230272 bytes

[2021-09-23 16:46:43,080]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-23 16:46:43,081]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:44,723]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-09-23 16:46:44,723]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-23 17:09:41,244]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-23 17:09:41,244]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:41,244]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:41,413]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34074624 bytes

[2021-09-23 17:09:41,414]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-23 17:09:41,415]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:43,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 12025856 bytes

[2021-09-23 17:09:43,039]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-23 18:11:17,426]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-23 18:11:17,426]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:17,427]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:17,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34238464 bytes

[2021-09-23 18:11:17,538]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-23 18:11:17,538]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:19,095]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11522048 bytes

[2021-09-23 18:11:19,096]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-27 16:38:25,121]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-27 16:38:25,122]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:25,122]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:25,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34238464 bytes

[2021-09-27 16:38:25,241]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-27 16:38:25,241]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:26,824]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 12107776 bytes

[2021-09-27 16:38:26,825]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-27 17:45:09,193]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-27 17:45:09,193]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:09,193]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:09,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34324480 bytes

[2021-09-27 17:45:09,306]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-27 17:45:09,306]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:10,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
balancing!
	current map manager:
		current min nodes:71
		current min depth:6
rewriting!
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 12087296 bytes

[2021-09-27 17:45:10,908]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-28 02:11:22,927]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-28 02:11:22,927]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:22,927]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:23,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34070528 bytes

[2021-09-28 02:11:23,041]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-28 02:11:23,041]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:24,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 12165120 bytes

[2021-09-28 02:11:24,677]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-28 16:50:47,349]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-28 16:50:47,349]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:47,349]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:47,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34385920 bytes

[2021-09-28 16:50:47,462]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-28 16:50:47,462]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:49,080]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11956224 bytes

[2021-09-28 16:50:49,081]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-09-28 17:29:50,131]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-09-28 17:29:50,131]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:50,132]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:50,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34492416 bytes

[2021-09-28 17:29:50,245]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-28 17:29:50,245]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:51,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 12599296 bytes

[2021-09-28 17:29:51,892]mapper_test.py:220:[INFO]: area: 30 level: 3
[2021-10-09 10:42:44,252]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-09 10:42:44,253]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:44,253]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:44,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34185216 bytes

[2021-10-09 10:42:44,365]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 10:42:44,365]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:44,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6656000 bytes

[2021-10-09 10:42:44,404]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-09 11:25:16,876]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-09 11:25:16,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:16,876]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:16,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34463744 bytes

[2021-10-09 11:25:16,986]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 11:25:16,986]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:17,016]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6774784 bytes

[2021-10-09 11:25:17,016]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-09 16:33:09,241]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-09 16:33:09,241]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:09,242]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:09,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34295808 bytes

[2021-10-09 16:33:09,499]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 16:33:09,500]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:10,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-09 16:33:10,548]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-09 16:50:15,876]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-09 16:50:15,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:15,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:15,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34140160 bytes

[2021-10-09 16:50:15,988]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 16:50:15,988]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:16,805]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11124736 bytes

[2021-10-09 16:50:16,806]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-12 11:01:09,157]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-12 11:01:09,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:09,157]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:09,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34512896 bytes

[2021-10-12 11:01:09,275]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 11:01:09,275]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:10,973]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11329536 bytes

[2021-10-12 11:01:10,973]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-12 11:19:33,079]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-12 11:19:33,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:33,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:33,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34299904 bytes

[2021-10-12 11:19:33,197]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 11:19:33,198]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:33,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6430720 bytes

[2021-10-12 11:19:33,232]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-12 13:36:37,620]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-12 13:36:37,620]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:37,620]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:37,735]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34172928 bytes

[2021-10-12 13:36:37,736]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 13:36:37,737]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:39,470]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-12 13:36:39,471]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-12 15:07:17,365]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-12 15:07:17,365]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:17,365]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:17,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34332672 bytes

[2021-10-12 15:07:17,481]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 15:07:17,482]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:19,129]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11132928 bytes

[2021-10-12 15:07:19,129]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-12 18:52:14,817]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-12 18:52:14,817]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:14,817]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:14,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34336768 bytes

[2021-10-12 18:52:14,935]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 18:52:14,935]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:16,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-10-12 18:52:16,589]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-18 11:45:46,855]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-18 11:45:46,856]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:46,856]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:47,015]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34299904 bytes

[2021-10-18 11:45:47,016]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-18 11:45:47,017]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:48,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11546624 bytes

[2021-10-18 11:45:48,662]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-18 12:04:21,603]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-18 12:04:21,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:21,603]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:21,726]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34091008 bytes

[2021-10-18 12:04:21,727]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-18 12:04:21,727]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:21,754]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6045696 bytes

[2021-10-18 12:04:21,754]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-19 14:12:18,300]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-19 14:12:18,301]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:18,301]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:18,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34291712 bytes

[2021-10-19 14:12:18,416]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-19 14:12:18,417]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:18,434]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6074368 bytes

[2021-10-19 14:12:18,435]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-22 13:34:37,584]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-22 13:34:37,585]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:37,585]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:37,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34107392 bytes

[2021-10-22 13:34:37,700]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 13:34:37,701]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:37,751]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 8867840 bytes

[2021-10-22 13:34:37,751]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-22 13:55:30,257]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-22 13:55:30,257]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:30,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:30,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34222080 bytes

[2021-10-22 13:55:30,374]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 13:55:30,374]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:30,451]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 8888320 bytes

[2021-10-22 13:55:30,451]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-22 14:02:39,178]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-22 14:02:39,179]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:39,179]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:39,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34426880 bytes

[2021-10-22 14:02:39,298]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 14:02:39,298]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:39,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 5844992 bytes

[2021-10-22 14:02:39,326]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-22 14:05:59,926]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-22 14:05:59,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:59,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:00,043]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34398208 bytes

[2021-10-22 14:06:00,044]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 14:06:00,044]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:00,074]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 5992448 bytes

[2021-10-22 14:06:00,075]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-23 13:35:13,655]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-23 13:35:13,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:13,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:13,771]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34390016 bytes

[2021-10-23 13:35:13,772]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-23 13:35:13,772]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:15,421]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :57
		klut.num_gates():36
		max delay       :3
		max area        :36
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-10-23 13:35:15,421]mapper_test.py:224:[INFO]: area: 36 level: 3
[2021-10-24 17:46:53,647]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-24 17:46:53,647]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:53,647]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:53,810]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34144256 bytes

[2021-10-24 17:46:53,811]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-24 17:46:53,811]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:55,473]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11390976 bytes

[2021-10-24 17:46:55,474]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-24 18:07:19,219]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-24 18:07:19,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:19,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:19,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34177024 bytes

[2021-10-24 18:07:19,336]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-24 18:07:19,336]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:20,959]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
	current map manager:
		current min nodes:71
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :30
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :36
score:100
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11497472 bytes

[2021-10-24 18:07:20,960]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-26 10:25:52,867]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-26 10:25:52,867]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:52,867]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:52,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34439168 bytes

[2021-10-26 10:25:52,990]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 10:25:52,990]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:53,010]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	current map manager:
		current min nodes:71
		current min depth:8
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-10-26 10:25:53,010]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-26 11:05:12,981]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-26 11:05:12,981]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:12,981]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:13,097]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34168832 bytes

[2021-10-26 11:05:13,098]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 11:05:13,098]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:14,747]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11194368 bytes

[2021-10-26 11:05:14,748]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-26 11:25:52,945]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-26 11:25:52,945]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:52,945]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:53,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34230272 bytes

[2021-10-26 11:25:53,060]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 11:25:53,060]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:54,689]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :52
		klut.num_gates():31
		max delay       :3
		max area        :36
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11218944 bytes

[2021-10-26 11:25:54,689]mapper_test.py:224:[INFO]: area: 31 level: 3
[2021-10-26 12:23:58,633]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-26 12:23:58,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:58,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:58,749]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34185216 bytes

[2021-10-26 12:23:58,750]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 12:23:58,751]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:00,425]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 11288576 bytes

[2021-10-26 12:24:00,426]mapper_test.py:224:[INFO]: area: 30 level: 3
[2021-10-26 14:13:21,139]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-26 14:13:21,140]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:21,140]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:21,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34242560 bytes

[2021-10-26 14:13:21,255]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 14:13:21,256]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:21,282]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 5910528 bytes

[2021-10-26 14:13:21,282]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-29 16:10:26,393]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-10-29 16:10:26,394]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:26,394]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:26,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34291712 bytes

[2021-10-29 16:10:26,509]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-29 16:10:26,509]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:26,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :58
		klut.num_gates():37
		max delay       :4
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
Peak memory: 5898240 bytes

[2021-10-29 16:10:26,529]mapper_test.py:224:[INFO]: area: 37 level: 4
[2021-11-03 09:52:19,489]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-03 09:52:19,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:19,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:19,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34082816 bytes

[2021-11-03 09:52:19,606]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 09:52:19,606]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:19,628]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :58
		klut.num_gates():37
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :18
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig_output.v
	Peak memory: 5992448 bytes

[2021-11-03 09:52:19,629]mapper_test.py:226:[INFO]: area: 37 level: 3
[2021-11-03 10:04:30,354]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-03 10:04:30,355]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:30,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:30,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34410496 bytes

[2021-11-03 10:04:30,468]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 10:04:30,469]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:30,488]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :57
		klut.num_gates():36
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :18
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig_output.v
	Peak memory: 5754880 bytes

[2021-11-03 10:04:30,489]mapper_test.py:226:[INFO]: area: 36 level: 3
[2021-11-03 13:44:30,139]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-03 13:44:30,140]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:30,140]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:30,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34566144 bytes

[2021-11-03 13:44:30,306]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 13:44:30,306]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:30,341]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :57
		klut.num_gates():36
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :18
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig_output.v
	Peak memory: 5853184 bytes

[2021-11-03 13:44:30,341]mapper_test.py:226:[INFO]: area: 36 level: 3
[2021-11-03 13:50:45,437]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-03 13:50:45,437]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:45,437]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:45,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34066432 bytes

[2021-11-03 13:50:45,553]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 13:50:45,553]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:45,573]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :57
		klut.num_gates():36
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :18
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig_output.v
	Peak memory: 5836800 bytes

[2021-11-03 13:50:45,574]mapper_test.py:226:[INFO]: area: 36 level: 3
[2021-11-04 15:57:42,756]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-04 15:57:42,756]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:42,756]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:42,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34455552 bytes

[2021-11-04 15:57:42,878]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-04 15:57:42,879]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:42,908]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig_output.v
	Peak memory: 5849088 bytes

[2021-11-04 15:57:42,909]mapper_test.py:226:[INFO]: area: 23 level: 3
[2021-11-16 12:28:31,700]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-16 12:28:31,703]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:31,703]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:31,820]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34488320 bytes

[2021-11-16 12:28:31,821]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-16 12:28:31,821]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:31,839]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.001064 secs
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5914624 bytes

[2021-11-16 12:28:31,840]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-16 14:17:29,247]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-16 14:17:29,247]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:29,248]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:29,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34148352 bytes

[2021-11-16 14:17:29,372]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-16 14:17:29,372]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:29,401]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.00138 secs
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5771264 bytes

[2021-11-16 14:17:29,402]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-16 14:23:50,302]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-16 14:23:50,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:50,303]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:50,420]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34295808 bytes

[2021-11-16 14:23:50,421]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-16 14:23:50,421]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:50,445]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.001054 secs
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5754880 bytes

[2021-11-16 14:23:50,446]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-17 16:36:28,552]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-17 16:36:28,552]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:28,553]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:28,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34394112 bytes

[2021-11-17 16:36:28,670]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-17 16:36:28,670]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:28,701]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.001455 secs
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5984256 bytes

[2021-11-17 16:36:28,701]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-18 10:19:05,322]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-18 10:19:05,322]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:05,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:05,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 33988608 bytes

[2021-11-18 10:19:05,439]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-18 10:19:05,440]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:05,471]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.003549 secs
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 6008832 bytes

[2021-11-18 10:19:05,472]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-23 16:11:55,981]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-23 16:11:55,982]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:55,982]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:56,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34197504 bytes

[2021-11-23 16:11:56,103]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-23 16:11:56,103]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:56,131]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.002449 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():24
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5996544 bytes

[2021-11-23 16:11:56,132]mapper_test.py:228:[INFO]: area: 24 level: 3
[2021-11-23 16:42:54,689]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-23 16:42:54,689]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:54,689]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:54,812]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34508800 bytes

[2021-11-23 16:42:54,813]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-23 16:42:54,813]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:54,841]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.002567 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():24
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5820416 bytes

[2021-11-23 16:42:54,842]mapper_test.py:228:[INFO]: area: 24 level: 3
[2021-11-24 11:39:07,663]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-24 11:39:07,663]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:07,664]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:07,785]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34484224 bytes

[2021-11-24 11:39:07,786]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 11:39:07,786]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:07,802]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 7.6e-05 secs
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-24 11:39:07,803]mapper_test.py:228:[INFO]: area: 30 level: 3
[2021-11-24 12:02:21,762]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-24 12:02:21,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:21,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:21,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34193408 bytes

[2021-11-24 12:02:21,885]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:02:21,886]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:21,910]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.000102 secs
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5988352 bytes

[2021-11-24 12:02:21,911]mapper_test.py:228:[INFO]: area: 30 level: 3
[2021-11-24 12:06:07,957]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-24 12:06:07,958]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:07,958]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:08,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34144256 bytes

[2021-11-24 12:06:08,072]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:06:08,073]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:08,092]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.000939 secs
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5935104 bytes

[2021-11-24 12:06:08,092]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-24 12:11:44,135]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-24 12:11:44,135]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:44,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:44,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34222080 bytes

[2021-11-24 12:11:44,253]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:11:44,253]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:44,268]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00031 secs
	Report mapping result:
		klut_size()     :42
		klut.num_gates():21
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 5480448 bytes

[2021-11-24 12:11:44,268]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-24 12:58:06,871]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-24 12:58:06,871]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:06,871]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:07,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34136064 bytes

[2021-11-24 12:58:07,038]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:58:07,038]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:07,060]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.000919 secs
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-24 12:58:07,061]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-24 13:12:14,772]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-24 13:12:14,773]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:14,773]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:14,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34246656 bytes

[2021-11-24 13:12:14,894]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 13:12:14,894]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:16,593]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 0.000907 secs
Mapping time: 0.001114 secs
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 11038720 bytes

[2021-11-24 13:12:16,593]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-24 13:35:07,426]mapper_test.py:79:[INFO]: run case "pcle_cl_comb"
[2021-11-24 13:35:07,427]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:07,427]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:07,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      51.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      30.0.  Edge =       85.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       69.  Cut =      232.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      232.  T =     0.00 sec
F:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      146.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       68.  Cut =      145.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %
Peak memory: 34164736 bytes

[2021-11-24 13:35:07,592]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 13:35:07,593]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:09,232]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
Mapping time: 6.4e-05 secs
Mapping time: 7.4e-05 secs
	Report mapping result:
		klut_size()     :51
		klut.num_gates():30
		max delay       :3
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v
	Peak memory: 11599872 bytes

[2021-11-24 13:35:09,233]mapper_test.py:228:[INFO]: area: 30 level: 3
