Timing Violation Report Min Delay Analysis

SmartTime Version v11.5 SP2
Microsemi Corporation - Microsemi Libero Software Release v11.5 SP2 (Version 11.5.2.6)
Date: Wed Oct 28 14:42:47 2015


Design: TOP_COMET
Family: ProASIC3E
Die: A3PE1500
Package: 208 PQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Condition: BEST
Max Operating Condition: WORST
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


Path 1
  From:                        U13A_ADJ_160M/SHIFT_SM[5]:CLK
  To:                          U13A_ADJ_160M/LAST_PHA_ADJ_L[4]:D
  Delay (ns):                  0.638
  Slack (ns):                  -0.203
  Arrival (ns):                2.324
  Required (ns):               2.527

Path 2
  From:                        U13A_ADJ_160M/SHIFT_SM[5]:CLK
  To:                          U13A_ADJ_160M/SHIFT_SM[4]:D
  Delay (ns):                  0.737
  Slack (ns):                  -0.106
  Arrival (ns):                2.423
  Required (ns):               2.529

Path 3
  From:                        U13A_ADJ_160M/SHIFT_SM[0]:CLK
  To:                          U13A_ADJ_160M/SHIFT_SM[0]:D
  Delay (ns):                  0.417
  Slack (ns):                  -0.096
  Arrival (ns):                2.431
  Required (ns):               2.527

Path 4
  From:                        U1_EXEC_MASTER/MPOR_B_5:CLK
  To:                          U13A_ADJ_160M/LAST_PHA_ADJ_L[4]:PRE
  Delay (ns):                  1.042
  Slack (ns):                  -0.089
  Arrival (ns):                2.438
  Required (ns):               2.527

Path 5
  From:                        U13A_ADJ_160M/SHIFT_SM[5]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[47]/U1:D
  Delay (ns):                  0.810
  Slack (ns):                  -0.087
  Arrival (ns):                2.496
  Required (ns):               2.583

Path 6
  From:                        U2_MAIN_S_CFG/SHIFT_SM[5]:CLK
  To:                          U2_MAIN_S_CFG/ALL81BITS[56]:D
  Delay (ns):                  0.600
  Slack (ns):                  -0.083
  Arrival (ns):                1.296
  Required (ns):               1.379

Path 7
  From:                        U1_EXEC_MASTER/MPOR_B:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[9]:CLR
  Delay (ns):                  1.232
  Slack (ns):                  -0.059
  Arrival (ns):                2.357
  Required (ns):               2.416

Path 8
  From:                        U1_EXEC_MASTER/MPOR_B_2:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[49]/U1:CLR
  Delay (ns):                  0.934
  Slack (ns):                  -0.035
  Arrival (ns):                2.445
  Required (ns):               2.480

Path 9
  From:                        U13A_ADJ_160M/SHIFT_SM[4]:CLK
  To:                          U13A_ADJ_160M/SHIFT_SM[3]:D
  Delay (ns):                  0.646
  Slack (ns):                  -0.001
  Arrival (ns):                2.661
  Required (ns):               2.662

Path 10
  From:                        U13A_ADJ_160M/ALL81BITS[7]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[7]:D
  Delay (ns):                  0.586
  Slack (ns):                  0.061
  Arrival (ns):                2.644
  Required (ns):               2.583

Path 11
  From:                        U13A_ADJ_160M/ALL81BITS[10]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[10]:D
  Delay (ns):                  0.587
  Slack (ns):                  0.062
  Arrival (ns):                2.645
  Required (ns):               2.583

Path 12
  From:                        U13A_ADJ_160M/ALL81BITS[2]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[2]:D
  Delay (ns):                  0.587
  Slack (ns):                  0.062
  Arrival (ns):                2.645
  Required (ns):               2.583

Path 13
  From:                        U1_EXEC_MASTER/MPOR_B_3:CLK
  To:                          U13A_ADJ_160M/BITCNT[6]/U1:CLR
  Delay (ns):                  1.351
  Slack (ns):                  0.063
  Arrival (ns):                2.646
  Required (ns):               2.583

Path 14
  From:                        U1_EXEC_MASTER/MPOR_B_3:CLK
  To:                          U13A_ADJ_160M/BITCNT[4]/U1:CLR
  Delay (ns):                  1.352
  Slack (ns):                  0.064
  Arrival (ns):                2.647
  Required (ns):               2.583

Path 15
  From:                        U13A_ADJ_160M/ALL81BITS[20]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[20]:D
  Delay (ns):                  0.586
  Slack (ns):                  0.083
  Arrival (ns):                2.562
  Required (ns):               2.479

Path 16
  From:                        U13A_ADJ_160M/ALL81BITS[28]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[28]:D
  Delay (ns):                  0.586
  Slack (ns):                  0.083
  Arrival (ns):                2.562
  Required (ns):               2.479

Path 17
  From:                        U13A_ADJ_160M/SHIFT_SM[5]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[20]:D
  Delay (ns):                  0.878
  Slack (ns):                  0.085
  Arrival (ns):                2.564
  Required (ns):               2.479

Path 18
  From:                        U13A_ADJ_160M/SHIFT_SM[5]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[28]:D
  Delay (ns):                  0.878
  Slack (ns):                  0.085
  Arrival (ns):                2.564
  Required (ns):               2.479

Path 19
  From:                        U13A_ADJ_160M/ALL81BITS[38]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[38]:D
  Delay (ns):                  0.586
  Slack (ns):                  0.090
  Arrival (ns):                2.529
  Required (ns):               2.439

Path 20
  From:                        U13A_ADJ_160M/ALL81BITS[11]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[11]:D
  Delay (ns):                  0.586
  Slack (ns):                  0.095
  Arrival (ns):                2.511
  Required (ns):               2.416

Path 21
  From:                        U13A_ADJ_160M/ALL81BITS[33]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[33]:D
  Delay (ns):                  0.586
  Slack (ns):                  0.095
  Arrival (ns):                2.511
  Required (ns):               2.416

Path 22
  From:                        U13A_ADJ_160M/ALL81BITS[9]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[9]:D
  Delay (ns):                  0.587
  Slack (ns):                  0.096
  Arrival (ns):                2.512
  Required (ns):               2.416

Path 23
  From:                        U13A_ADJ_160M/ALL81BITS[80]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[80]:D
  Delay (ns):                  0.561
  Slack (ns):                  0.109
  Arrival (ns):                2.332
  Required (ns):               2.223

Path 24
  From:                        U13A_ADJ_160M/ALL81BITS[47]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[47]/U1:D
  Delay (ns):                  0.644
  Slack (ns):                  0.119
  Arrival (ns):                2.702
  Required (ns):               2.583

Path 25
  From:                        U13A_ADJ_160M/ALL81BITS[8]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[8]:D
  Delay (ns):                  0.562
  Slack (ns):                  0.122
  Arrival (ns):                2.291
  Required (ns):               2.169

Path 26
  From:                        U13A_ADJ_160M/ALL81BITS[27]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[27]:D
  Delay (ns):                  0.587
  Slack (ns):                  0.147
  Arrival (ns):                2.316
  Required (ns):               2.169

Path 27
  From:                        U13A_ADJ_160M/ALL81BITS[34]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[34]:D
  Delay (ns):                  0.587
  Slack (ns):                  0.147
  Arrival (ns):                2.316
  Required (ns):               2.169

Path 28
  From:                        U13A_ADJ_160M/ALL81BITS[76]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[76]:D
  Delay (ns):                  0.587
  Slack (ns):                  0.147
  Arrival (ns):                2.316
  Required (ns):               2.169

Path 29
  From:                        U13A_ADJ_160M/ALL81BITS[31]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[31]:D
  Delay (ns):                  0.586
  Slack (ns):                  0.149
  Arrival (ns):                2.299
  Required (ns):               2.150

Path 30
  From:                        U13A_ADJ_160M/SHIFT_SM[1]:CLK
  To:                          U13A_ADJ_160M/SHIFT_SM[7]:D
  Delay (ns):                  0.942
  Slack (ns):                  0.149
  Arrival (ns):                2.676
  Required (ns):               2.527

Path 31
  From:                        U13A_ADJ_160M/ALL81BITS[25]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[25]:D
  Delay (ns):                  0.592
  Slack (ns):                  0.154
  Arrival (ns):                2.309
  Required (ns):               2.155

Path 32
  From:                        U2_MAIN_S_CFG/SHIFT_SM[6]:CLK
  To:                          U2_MAIN_S_CFG/SHIFT_SM[5]:D
  Delay (ns):                  0.841
  Slack (ns):                  0.156
  Arrival (ns):                1.029
  Required (ns):               0.873

Path 33
  From:                        U13A_ADJ_160M/ALL81BITS[19]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[19]:D
  Delay (ns):                  0.597
  Slack (ns):                  0.157
  Arrival (ns):                2.326
  Required (ns):               2.169

Path 34
  From:                        U13A_ADJ_160M/ALL81BITS[0]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[0]:D
  Delay (ns):                  0.587
  Slack (ns):                  0.161
  Arrival (ns):                2.259
  Required (ns):               2.098

Path 35
  From:                        U13A_ADJ_160M/ALL81BITS[49]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[49]/U1:D
  Delay (ns):                  0.669
  Slack (ns):                  0.165
  Arrival (ns):                2.645
  Required (ns):               2.480

Path 36
  From:                        U13A_ADJ_160M/ALL81BITS[1]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[1]:D
  Delay (ns):                  0.587
  Slack (ns):                  0.165
  Arrival (ns):                2.242
  Required (ns):               2.077

Path 37
  From:                        U13A_ADJ_160M/BITCNT[4]/U1:CLK
  To:                          U13A_ADJ_160M/BITCNT[4]/U1:D
  Delay (ns):                  0.693
  Slack (ns):                  0.168
  Arrival (ns):                2.751
  Required (ns):               2.583

Path 38
  From:                        U13A_ADJ_160M/LAST_PHA_ADJ_L[4]:CLK
  To:                          U13A_ADJ_160M/LAST_PHA_ADJ_L[4]:D
  Delay (ns):                  0.695
  Slack (ns):                  0.182
  Arrival (ns):                2.709
  Required (ns):               2.527

Path 39
  From:                        U13A_ADJ_160M/SDIN/U1:CLK
  To:                          U13A_ADJ_160M/SDIN/U1:D
  Delay (ns):                  0.644
  Slack (ns):                  0.188
  Arrival (ns):                2.429
  Required (ns):               2.241

Path 40
  From:                        U1_EXEC_MASTER/MPOR_B_6:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[20]:CLR
  Delay (ns):                  1.012
  Slack (ns):                  0.191
  Arrival (ns):                2.670
  Required (ns):               2.479

Path 41
  From:                        U13A_ADJ_160M/ALL81BITS[55]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[55]/U1:D
  Delay (ns):                  0.651
  Slack (ns):                  0.198
  Arrival (ns):                2.424
  Required (ns):               2.226

Path 42
  From:                        U13A_ADJ_160M/BITCNT[6]/U1:CLK
  To:                          U13A_ADJ_160M/BITCNT[6]/U1:D
  Delay (ns):                  0.723
  Slack (ns):                  0.198
  Arrival (ns):                2.781
  Required (ns):               2.583

Path 43
  From:                        U13A_ADJ_160M/SSHIFT/U1:CLK
  To:                          U13A_ADJ_160M/SSHIFT/U1:D
  Delay (ns):                  0.644
  Slack (ns):                  0.204
  Arrival (ns):                2.373
  Required (ns):               2.169

Path 44
  From:                        U13A_ADJ_160M/ALL81BITS[46]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[46]/U1:D
  Delay (ns):                  0.669
  Slack (ns):                  0.205
  Arrival (ns):                2.488
  Required (ns):               2.283

Path 45
  From:                        U1_EXEC_MASTER/MPOR_B_6:CLK
  To:                          U13A_ADJ_160M/SHIFT_SM[3]:CLR
  Delay (ns):                  1.216
  Slack (ns):                  0.212
  Arrival (ns):                2.874
  Required (ns):               2.662

Path 46
  From:                        U13A_ADJ_160M/BITCNT[2]/U1:CLK
  To:                          U13A_ADJ_160M/BITCNT[2]/U1:D
  Delay (ns):                  0.706
  Slack (ns):                  0.213
  Arrival (ns):                2.641
  Required (ns):               2.428

Path 47
  From:                        U1_EXEC_MASTER/MPOR_B_6:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[28]:CLR
  Delay (ns):                  1.035
  Slack (ns):                  0.214
  Arrival (ns):                2.693
  Required (ns):               2.479

Path 48
  From:                        U13A_ADJ_160M/SHIFT_SM[3]:CLK
  To:                          U13A_ADJ_160M/SHIFT_SM[2]:D
  Delay (ns):                  0.622
  Slack (ns):                  0.216
  Arrival (ns):                2.743
  Required (ns):               2.527

Path 49
  From:                        U2_MAIN_S_CFG/SHIFT_SM[5]:CLK
  To:                          U2_MAIN_S_CFG/ALL81BITS[59]:D
  Delay (ns):                  0.919
  Slack (ns):                  0.218
  Arrival (ns):                1.615
  Required (ns):               1.397

Path 50
  From:                        U1_EXEC_MASTER/MPOR_B_6:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[80]:CLR
  Delay (ns):                  0.784
  Slack (ns):                  0.219
  Arrival (ns):                2.442
  Required (ns):               2.223

Path 51
  From:                        U13A_ADJ_160M/ALL81BITS[54]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[54]/U1:D
  Delay (ns):                  0.644
  Slack (ns):                  0.221
  Arrival (ns):                2.302
  Required (ns):               2.081

Path 52
  From:                        U13A_ADJ_160M/ALL81BITS[51]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[51]/U1:D
  Delay (ns):                  0.678
  Slack (ns):                  0.229
  Arrival (ns):                2.437
  Required (ns):               2.208

Path 53
  From:                        U22A_TFC_CMD_TX/SER_OUT_FI:CLK
  To:                          U22A_TFC_CMD_TX/SER_OUT_FDEL:D
  Delay (ns):                  0.304
  Slack (ns):                  0.243
  Arrival (ns):                0.737
  Required (ns):               0.494

Path 54
  From:                        U13A_ADJ_160M/LAST_PHA_ADJ_L[1]:CLK
  To:                          U13A_ADJ_160M/LAST_PHA_ADJ_L[1]:D
  Delay (ns):                  0.695
  Slack (ns):                  0.244
  Arrival (ns):                2.464
  Required (ns):               2.220

Path 55
  From:                        U20A_TFC_CMD_TX/SER_OUT_FI:CLK
  To:                          U20A_TFC_CMD_TX/SER_OUT_FDEL:D
  Delay (ns):                  0.304
  Slack (ns):                  0.247
  Arrival (ns):                0.737
  Required (ns):               0.490

Path 56
  From:                        U13A_ADJ_160M/ALL81BITS[50]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[50]/U1:D
  Delay (ns):                  0.674
  Slack (ns):                  0.248
  Arrival (ns):                2.344
  Required (ns):               2.096

Path 57
  From:                        U13A_ADJ_160M/SHIFT_SM[5]:CLK
  To:                          U13A_ADJ_160M/LAST_PHA_ADJ_L[2]:D
  Delay (ns):                  0.636
  Slack (ns):                  0.249
  Arrival (ns):                2.322
  Required (ns):               2.073

Path 58
  From:                        U21A_TFC_CMD_TX/SER_OUT_FI:CLK
  To:                          U21A_TFC_CMD_TX/SER_OUT_FDEL:D
  Delay (ns):                  0.304
  Slack (ns):                  0.249
  Arrival (ns):                0.739
  Required (ns):               0.490

Path 59
  From:                        U13A_ADJ_160M/ALL81BITS[53]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[53]/U1:D
  Delay (ns):                  0.657
  Slack (ns):                  0.251
  Arrival (ns):                2.249
  Required (ns):               1.998

Path 60
  From:                        U1_EXEC_MASTER/DEL_CNT[10]/U1:CLK
  To:                          U1_EXEC_MASTER/DEL_CNT_ret_1:D
  Delay (ns):                  0.958
  Slack (ns):                  0.252
  Arrival (ns):                2.185
  Required (ns):               1.933

Path 61
  From:                        U13A_ADJ_160M/ALL81BITS[48]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[48]/U1:D
  Delay (ns):                  0.670
  Slack (ns):                  0.252
  Arrival (ns):                2.309
  Required (ns):               2.057

Path 62
  From:                        U13A_ADJ_160M/BITCNT[0]/U1:CLK
  To:                          U13A_ADJ_160M/BITCNT[0]/U1:D
  Delay (ns):                  0.693
  Slack (ns):                  0.255
  Arrival (ns):                2.410
  Required (ns):               2.155

Path 63
  From:                        U1_EXEC_MASTER/MPOR_B_3:CLK
  To:                          U13A_ADJ_160M/BITCNT[5]/U1:CLR
  Delay (ns):                  1.137
  Slack (ns):                  0.256
  Arrival (ns):                2.432
  Required (ns):               2.176

Path 64
  From:                        U1_EXEC_MASTER/MPOR_B_6:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[10]:CLR
  Delay (ns):                  1.189
  Slack (ns):                  0.264
  Arrival (ns):                2.847
  Required (ns):               2.583

Path 65
  From:                        U13A_ADJ_160M/SHIFT_SM[1]:CLK
  To:                          U13A_ADJ_160M/SHIFT_SM[1]:D
  Delay (ns):                  0.707
  Slack (ns):                  0.265
  Arrival (ns):                2.441
  Required (ns):               2.176

Path 66
  From:                        U13A_ADJ_160M/SUPDATE/U1:CLK
  To:                          U13A_ADJ_160M/SUPDATE/U1:D
  Delay (ns):                  0.664
  Slack (ns):                  0.267
  Arrival (ns):                2.219
  Required (ns):               1.952

Path 67
  From:                        U13A_ADJ_160M/SHIFT_SM[5]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[48]/U1:D
  Delay (ns):                  0.638
  Slack (ns):                  0.267
  Arrival (ns):                2.324
  Required (ns):               2.057

Path 68
  From:                        U13A_ADJ_160M/SHIFT_SM[5]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[52]/U1:D
  Delay (ns):                  0.640
  Slack (ns):                  0.271
  Arrival (ns):                2.326
  Required (ns):               2.055

Path 69
  From:                        U13A_ADJ_160M/LAST_PHA_ADJ_L[2]:CLK
  To:                          U13A_ADJ_160M/LAST_PHA_ADJ_L[2]:D
  Delay (ns):                  0.695
  Slack (ns):                  0.274
  Arrival (ns):                2.347
  Required (ns):               2.073

Path 70
  From:                        U1_EXEC_MASTER/MPOR_B_3:CLK
  To:                          U13A_ADJ_160M/BITCNT[0]/U1:CLR
  Delay (ns):                  1.137
  Slack (ns):                  0.277
  Arrival (ns):                2.432
  Required (ns):               2.155

Path 71
  From:                        U13A_ADJ_160M/LAST_PHA_ADJ_L[0]:CLK
  To:                          U13A_ADJ_160M/LAST_PHA_ADJ_L[0]:D
  Delay (ns):                  0.695
  Slack (ns):                  0.281
  Arrival (ns):                2.321
  Required (ns):               2.040

Path 72
  From:                        U13A_ADJ_160M/LAST_PHA_ADJ_L[3]:CLK
  To:                          U13A_ADJ_160M/LAST_PHA_ADJ_L[3]:D
  Delay (ns):                  0.696
  Slack (ns):                  0.282
  Arrival (ns):                2.322
  Required (ns):               2.040

Path 73
  From:                        U30A_TFC_CMD_TX/SER_OUT_FI:CLK
  To:                          U30A_TFC_CMD_TX/SER_OUT_FDEL:D
  Delay (ns):                  0.308
  Slack (ns):                  0.282
  Arrival (ns):                0.760
  Required (ns):               0.478

Path 74
  From:                        U13A_ADJ_160M/SHIFT_SM[5]:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[11]:D
  Delay (ns):                  1.012
  Slack (ns):                  0.282
  Arrival (ns):                2.698
  Required (ns):               2.416

Path 75
  From:                        U28A_TFC_CMD_TX/SER_CMD_WORD_F[3]:CLK
  To:                          U28A_TFC_CMD_TX/SER_OUT_FI:D
  Delay (ns):                  0.305
  Slack (ns):                  0.286
  Arrival (ns):                0.751
  Required (ns):               0.465

Path 76
  From:                        U33A_TFC_CMD_TX/SER_OUT_FI:CLK
  To:                          U33A_TFC_CMD_TX/SER_OUT_FDEL:D
  Delay (ns):                  0.305
  Slack (ns):                  0.286
  Arrival (ns):                0.754
  Required (ns):               0.468

Path 77
  From:                        U13A_ADJ_160M/ALL81BITS[52]/U1:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[52]/U1:D
  Delay (ns):                  0.703
  Slack (ns):                  0.286
  Arrival (ns):                2.341
  Required (ns):               2.055

Path 78
  From:                        U27A_TFC_CMD_TX/SER_OUT_FI:CLK
  To:                          U27A_TFC_CMD_TX/SER_OUT_FDEL:D
  Delay (ns):                  0.308
  Slack (ns):                  0.289
  Arrival (ns):                0.767
  Required (ns):               0.478

Path 79
  From:                        U32A_TFC_CMD_TX/SER_CMD_WORD_F[3]:CLK
  To:                          U32A_TFC_CMD_TX/SER_OUT_FI:D
  Delay (ns):                  0.305
  Slack (ns):                  0.289
  Arrival (ns):                0.739
  Required (ns):               0.450

Path 80
  From:                        U13C_M_TFC_RX/Q_F[2]:CLK
  To:                          U13C_M_TFC_RX/Q_F[3]:D
  Delay (ns):                  0.305
  Slack (ns):                  0.289
  Arrival (ns):                0.739
  Required (ns):               0.450

Path 81
  From:                        U13A_ADJ_160M/BITCNT[5]/U1:CLK
  To:                          U13A_ADJ_160M/BITCNT[5]/U1:D
  Delay (ns):                  0.732
  Slack (ns):                  0.290
  Arrival (ns):                2.466
  Required (ns):               2.176

Path 82
  From:                        U23A_TFC_CMD_TX/SER_CMD_WORD_F[3]:CLK
  To:                          U23A_TFC_CMD_TX/SER_OUT_FI:D
  Delay (ns):                  0.305
  Slack (ns):                  0.298
  Arrival (ns):                0.746
  Required (ns):               0.448

Path 83
  From:                        U24A_TFC_CMD_TX/SER_CMD_WORD_F[3]:CLK
  To:                          U24A_TFC_CMD_TX/SER_OUT_FI:D
  Delay (ns):                  0.305
  Slack (ns):                  0.300
  Arrival (ns):                0.748
  Required (ns):               0.448

Path 84
  From:                        U33A_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U33A_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  0.324
  Slack (ns):                  0.304
  Arrival (ns):                0.769
  Required (ns):               0.465

Path 85
  From:                        U23A_TFC_CMD_TX/SER_CMD_WORD_R[3]:CLK
  To:                          U23A_TFC_CMD_TX/SER_OUT_RI:D
  Delay (ns):                  0.324
  Slack (ns):                  0.304
  Arrival (ns):                0.765
  Required (ns):               0.461

Path 86
  From:                        U28A_TFC_CMD_TX/SER_CMD_WORD_R[3]:CLK
  To:                          U28A_TFC_CMD_TX/SER_OUT_RI:D
  Delay (ns):                  0.324
  Slack (ns):                  0.304
  Arrival (ns):                0.765
  Required (ns):               0.461

Path 87
  From:                        U40_USBMASTER_EN/TERMCNT_FG40M0S:CLK
  To:                          U40_USBMASTER_EN/TERMCNT_FG40M1S:D
  Delay (ns):                  0.329
  Slack (ns):                  0.306
  Arrival (ns):                0.754
  Required (ns):               0.448

Path 88
  From:                        U40_USBMASTER_EN/CNT_EN_60M1S:CLK
  To:                          U40_USBMASTER_EN/CNT_EN_60M2S:D
  Delay (ns):                  0.334
  Slack (ns):                  0.306
  Arrival (ns):                0.760
  Required (ns):               0.454

Path 89
  From:                        U25A_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U25A_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  0.324
  Slack (ns):                  0.307
  Arrival (ns):                0.756
  Required (ns):               0.449

Path 90
  From:                        U21A_TFC_CMD_TX/SER_CMD_WORD_R[3]:CLK
  To:                          U21A_TFC_CMD_TX/SER_OUT_RI:D
  Delay (ns):                  0.324
  Slack (ns):                  0.307
  Arrival (ns):                0.758
  Required (ns):               0.451

Path 91
  From:                        U2_MAIN_S_CFG/SHIFT_SM[5]:CLK
  To:                          U2_MAIN_S_CFG/SHIFT_SM[4]:D
  Delay (ns):                  0.362
  Slack (ns):                  0.307
  Arrival (ns):                1.058
  Required (ns):               0.751

Path 92
  From:                        U24A_TFC_CMD_TX/SER_CMD_WORD_R[3]:CLK
  To:                          U24A_TFC_CMD_TX/SER_OUT_RI:D
  Delay (ns):                  0.324
  Slack (ns):                  0.307
  Arrival (ns):                0.756
  Required (ns):               0.449

Path 93
  From:                        U40_USBMASTER_EN/CNT_EN_60M0S:CLK
  To:                          U40_USBMASTER_EN/CNT_EN_60M1S:D
  Delay (ns):                  0.324
  Slack (ns):                  0.307
  Arrival (ns):                0.750
  Required (ns):               0.443

Path 94
  From:                        U24A_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U24A_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  0.324
  Slack (ns):                  0.307
  Arrival (ns):                0.756
  Required (ns):               0.449

Path 95
  From:                        U32A_TFC_CMD_TX/SER_CMD_WORD_R[3]:CLK
  To:                          U32A_TFC_CMD_TX/SER_OUT_RI:D
  Delay (ns):                  0.324
  Slack (ns):                  0.307
  Arrival (ns):                0.754
  Required (ns):               0.447

Path 96
  From:                        U27A_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U27A_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  0.324
  Slack (ns):                  0.308
  Arrival (ns):                0.750
  Required (ns):               0.442

Path 97
  From:                        U2_MAIN_S_CFG/ALL81BITS[58]:CLK
  To:                          U2_MAIN_S_CFG/ALL81BITS[58]:D
  Delay (ns):                  0.621
  Slack (ns):                  0.308
  Arrival (ns):                1.850
  Required (ns):               1.542

Path 98
  From:                        U20A_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U20A_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  0.324
  Slack (ns):                  0.308
  Arrival (ns):                0.753
  Required (ns):               0.445

Path 99
  From:                        U40_USBMASTER_EN/USB_EN_60M_S:CLK
  To:                          U40_USBMASTER_EN/USB_EN_60M_1S:D
  Delay (ns):                  0.324
  Slack (ns):                  0.308
  Arrival (ns):                0.748
  Required (ns):               0.440

Path 100
  From:                        U26A_TFC_CMD_TX/SER_CMD_WORD_R[3]:CLK
  To:                          U26A_TFC_CMD_TX/SER_OUT_RI:D
  Delay (ns):                  0.324
  Slack (ns):                  0.308
  Arrival (ns):                0.753
  Required (ns):               0.445

