{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port sys_clk_n -pg 1 -y 2210 -defaultsOSRD
preplace port DDR -pg 1 -y 890 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 1130 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 1050 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 2190 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 1150 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 1030 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 1070 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 1010 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 1090 -defaultsOSRD
preplace port key1 -pg 1 -y 1970 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 1610 -defaultsOSRD
preplace port key2 -pg 1 -y 2090 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 910 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1610 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 1110 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1630 -defaultsOSRD
preplace portBus power_1v8_ctrl -pg 1 -y 1410 -defaultsOSRD
preplace portBus LEDs -pg 1 -y 1540 -defaultsOSRD
preplace portBus power_3v3_ctrl -pg 1 -y 1430 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 1640 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1590 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 6 -y 2210 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 1590 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 8 -y 1480 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 1540 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 1040 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -y 1140 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 910 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 9 -y 1540 -defaultsOSRD
preplace inst EVABMOFStreamWithCon_0 -pg 1 -lvl 5 -y 410 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 1010 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -y 1960 -defaultsOSRD
preplace inst FallEdgeCounter_0 -pg 1 -lvl 6 -y 1960 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 1350 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1730 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 1390 -defaultsOSRD
preplace inst FallEdgeCounter_1 -pg 1 -lvl 6 -y 2080 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -y 1430 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 7 -y 1340 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1740 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 7 -y 300 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -y 1370 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 9 -y 1140 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 8 -y 1260 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -y 650 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 1320 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 1690 -defaultsOSRD
preplace inst SFAST_process_data_0 -pg 1 -lvl 4 -y 420 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 3 -y 510 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 3 -y 130 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1810 -defaultsOSRD
preplace inst XYTSStreamToRawStream_0 -pg 1 -lvl 6 -y 400 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 1000 -defaultsOSRD
preplace inst TxBufferBusy -pg 1 -lvl 8 -y 410 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 1040 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 380 -defaultsOSRD
preplace netloc xlslice_2_Dout 1 9 1 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 3 1 1380
preplace netloc EVABMOFStreamWithCon_0_yStreamOut_V_V 1 5 1 2520
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 4 3250J 980 NJ 980 3940J 920 4450
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 9 1 NJ
preplace netloc util_vector_logic_0_Res 1 6 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 4 NJ 910 NJ 910 NJ 910 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 N
preplace netloc axi_smc_M00_AXI 1 5 1 N
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 800
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 6 4 3310 1040 NJ 1040 3950J 930 4460
preplace netloc XYTSStreamToRawStream_0_streamOut_V_V 1 6 1 3280
preplace netloc SFAST_process_data_0_yStreamOut_V_V 1 4 1 N
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1970 1450 2530J
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 6 410 1640 NJ 1640 1410J 1630 NJ 1630 2560J 1430 3180
preplace netloc SFAST_process_data_0_polStreamOut_V_V 1 4 1 N
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 2 790 720 1380J
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 9 1 NJ
preplace netloc EVABMOFStreamWithCon_0_controlStreamIn_V_V_TREADY 1 4 4 1980 710 NJ 710 3290 410 NJ
preplace netloc xlconcat_0_dout 1 3 5 1430 1640 1970J 1890 NJ 1890 NJ 1890 3640
preplace netloc v_tc_0_vtiming_out 1 5 1 N
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 740
preplace netloc EVABMOFStreamWithCon_0_polStreamOut_V_V 1 5 1 2550
preplace netloc tsReg_V_ap_vld 1 6 1 3200
preplace netloc axis_dwidth_converter_0_m_axis_tvalid 1 2 6 880 270 NJ 270 1970J 210 2580J 660 3260 210 3640
preplace netloc EVABMOFStreamWithCon_0_xStreamOut_V_V 1 5 1 2520
preplace netloc processing_system7_0_DDR 1 6 4 NJ 890 NJ 890 NJ 890 NJ
preplace netloc FallEdgeCounter_0_buttonEdgeNum 1 6 1 3260
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 9 1 NJ
preplace netloc axi_fifo_mm_s_0_interrupt 1 3 3 1450J 590 NJ 590 2540
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 770
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 2 8 870 730 NJ 730 NJ 730 NJ 730 3280 1200 NJ 1200 3940J 1360 4450
preplace netloc button_1_1 1 0 6 NJ 2090 NJ 2090 NJ 2090 NJ 2090 NJ 2090 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 50 1830 420J 1630 820J 1620 1440 1270 NJ 1270 NJ 1270 3130
preplace netloc SFAST_process_data_0_xStreamOut_V_V 1 4 1 N
preplace netloc c_counter_binary_0_THRESH0 1 5 3 2610 1410 NJ 1410 3620
preplace netloc xlslice_1_Dout 1 5 1 2530J
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V 1 3 1 1420
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 400 1000 850 1300 1400 770 2000 750 2550 720 3170J
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 NJ 1270 1420
preplace netloc xlslice_0_Dout 1 8 1 3970J
preplace netloc ps7_0_axi_periph_M07_AXI 1 2 5 760 300 1410J 690 NJ 690 NJ 690 3170J
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 9 1 NJ
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V 1 3 1 N
preplace netloc sys_clk_p_0_1 1 0 6 NJ 2190 NJ 2190 NJ 2190 NJ 2190 NJ 2190 NJ
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 3 NJ 970 NJ 970 3970
preplace netloc Net1 1 5 1 2630
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 50 1630 390 1030 830 1630 1390 760 2010 770 2590 700 3160 1030 NJ 1030 3960
preplace netloc tsReg_V 1 6 1 3190
preplace netloc processing_system7_0_FCLK_CLK1 1 3 4 1450 1620 2000 1870 2620 1450 3160
preplace netloc Net2 1 5 3 2610 1440 NJ 1440 3630
preplace netloc button_0_1 1 0 6 NJ 1970 NJ 1970 NJ 1970 NJ 1970 NJ 1970 NJ
preplace netloc processing_system7_0_FCLK_CLK2 1 6 1 3170
preplace netloc axi_fifo_mm_s_0_axi_str_rxd_tready 1 2 6 870 260 NJ 260 1990J 220 2570J 670 3210 390 3640
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 2 8 880 740 NJ 740 NJ 740 NJ 740 3270 1190 NJ 1190 3950J 1350 4460
preplace netloc ps7_0_axi_periph_M06_AXI 1 2 3 750 750 NJ 750 1970J
preplace netloc util_vector_logic_1_Res 1 9 1 4460
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 3 NJ 950 NJ 950 4000
preplace netloc TxBufferBusy_Res 1 8 1 3990
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 4 NJ 1530 3630J 1550 3990J 1600 4450J
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 9 1 NJ
preplace netloc util_vector_logic_3_Res 1 8 1 3960
preplace netloc sys_clk_n_0_1 1 0 6 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ
preplace netloc nonMonTSDiffFlgReg_V_ap_vld 1 6 1 3250
preplace netloc EVABMOFStreamWithCon_0_pixelDataStream_V_V 1 5 1 2550
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 1980 1750 2600J
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 780
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 3 3140J 1020 NJ 1020 3980
preplace netloc nonMonTSDiffFlgReg_V 1 6 1 3220
preplace netloc EVABMOFStreamWithCon_0_tsStreamOut_V_V 1 5 1 2520
preplace netloc DVSAERData_AI_0_1 1 0 9 40J 1620 NJ 1620 810J 1290 NJ 1290 NJ 1290 NJ 1290 3230 1130 NJ 1130 NJ
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 9 1 NJ
preplace netloc axis_dwidth_converter_0_m_axis_tdata 1 2 6 860 280 NJ 280 2010J 230 2560J 680 3300 400 3630
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 2010 1880 NJ 1880 3130
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 4 NJ 1550 3620J 1560 3970J 1610 NJ
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V 1 3 1 1390
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 4 NJ 1570 NJ 1570 3950J 1620 4460J
preplace netloc util_vector_logic_2_Res 1 8 1 3970
preplace netloc SFAST_process_data_0_isFinalCornerStream_V_V_TDATA 1 4 1 N
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 410 1010 820J 1250 NJ 1250 NJ 1250 NJ 1250 3150
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 9 1 NJ
preplace netloc const_VCC_dout 1 2 5 860 290 1440 560 1990 1200 2570J 830 3140
preplace netloc SFAST_process_data_0_tsStreamOut_V_V 1 4 1 N
preplace netloc processing_system7_0_M_AXI_GP1 1 1 6 420 1020 810J 1260 NJ 1260 NJ 1260 NJ 1260 3140
preplace netloc DVSAERReq_ABI_0_1 1 0 9 NJ 1610 NJ 1610 880J 1280 NJ 1280 NJ 1280 NJ 1280 3240 1150 NJ 1150 NJ
preplace netloc xlconstant_0_dout 1 2 1 840
preplace netloc SFAST_process_data_0_isFinalCornerStream_V_V_TVALID 1 4 1 N
preplace netloc axi_gpio_0_gpio_io_o 1 3 6 NJ 1380 2010 1420 NJ 1420 NJ 1420 3640 1540 NJ
preplace netloc FallEdgeCounter_1_buttonEdgeNum 1 6 1 3300
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V 1 3 1 1430
levelinfo -pg 1 0 220 570 1130 1710 2270 2870 3470 3790 4220 4480 -top 0 -bot 2290
",
}
{
   da_axi4_cnt: "41",
   da_bram_cntlr_cnt: "3",
   da_clkrst_cnt: "13",
}
