

================================================================
== Vitis HLS Report for 'conv2_Pipeline_3'
================================================================
* Date:           Sat Nov  4 17:40:48 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    111|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      71|    248|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mux_15_4_32_1_1_U250  |mux_15_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_488_fu_386_p2        |         +|   0|  0|  15|           8|           8|
    |empty_fu_357_p2            |         +|   0|  0|  15|           8|           1|
    |next_mul4767_fu_429_p2     |         +|   0|  0|  24|          17|           9|
    |next_urem4769_fu_366_p2    |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |empty_487_fu_372_p2        |      icmp|   0|  0|  15|           8|           5|
    |exitcond4813_fu_351_p2     |      icmp|   0|  0|  15|           8|           2|
    |idx_urem4770_fu_378_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 111|          60|          37|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_0_i_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem4768_load    |   9|          2|    8|         16|
    |i3_blk_n_W                            |   9|          2|    1|          2|
    |loop_index_0_i_fu_110                 |   9|          2|    8|         16|
    |phi_mul4766_fu_106                    |   9|          2|   17|         34|
    |phi_urem4768_fu_102                   |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   52|        104|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond4813_reg_516              |   1|   0|    1|          0|
    |loop_index_0_i_fu_110             |   8|   0|    8|          0|
    |phi_mul4766_fu_106                |  17|   0|   17|          0|
    |phi_urem4768_fu_102               |   8|   0|    8|          0|
    |tmp_s_reg_600                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  71|   0|   71|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|                                               conv2_Pipeline_3|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|                                               conv2_Pipeline_3|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|                                               conv2_Pipeline_3|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|                                               conv2_Pipeline_3|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|                                               conv2_Pipeline_3|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|                                               conv2_Pipeline_3|  return value|
|m_axi_i3_AWVALID                                                        |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWREADY                                                        |   in|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWADDR                                                         |  out|   64|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWID                                                           |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWLEN                                                          |  out|   32|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWSIZE                                                         |  out|    3|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWBURST                                                        |  out|    2|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWLOCK                                                         |  out|    2|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWCACHE                                                        |  out|    4|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWPROT                                                         |  out|    3|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWQOS                                                          |  out|    4|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWREGION                                                       |  out|    4|       m_axi|                                                             i3|       pointer|
|m_axi_i3_AWUSER                                                         |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_WVALID                                                         |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_WREADY                                                         |   in|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_WDATA                                                          |  out|   32|       m_axi|                                                             i3|       pointer|
|m_axi_i3_WSTRB                                                          |  out|    4|       m_axi|                                                             i3|       pointer|
|m_axi_i3_WLAST                                                          |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_WID                                                            |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_WUSER                                                          |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARVALID                                                        |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARREADY                                                        |   in|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARADDR                                                         |  out|   64|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARID                                                           |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARLEN                                                          |  out|   32|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARSIZE                                                         |  out|    3|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARBURST                                                        |  out|    2|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARLOCK                                                         |  out|    2|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARCACHE                                                        |  out|    4|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARPROT                                                         |  out|    3|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARQOS                                                          |  out|    4|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARREGION                                                       |  out|    4|       m_axi|                                                             i3|       pointer|
|m_axi_i3_ARUSER                                                         |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_RVALID                                                         |   in|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_RREADY                                                         |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_RDATA                                                          |   in|   32|       m_axi|                                                             i3|       pointer|
|m_axi_i3_RLAST                                                          |   in|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_RID                                                            |   in|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_RFIFONUM                                                       |   in|   13|       m_axi|                                                             i3|       pointer|
|m_axi_i3_RUSER                                                          |   in|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_RRESP                                                          |   in|    2|       m_axi|                                                             i3|       pointer|
|m_axi_i3_BVALID                                                         |   in|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_BREADY                                                         |  out|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_BRESP                                                          |   in|    2|       m_axi|                                                             i3|       pointer|
|m_axi_i3_BID                                                            |   in|    1|       m_axi|                                                             i3|       pointer|
|m_axi_i3_BUSER                                                          |   in|    1|       m_axi|                                                             i3|       pointer|
|sext_ln119                                                              |   in|   62|     ap_none|                                                     sext_ln119|        scalar|
|add_ln112_1                                                             |   in|    8|     ap_none|                                                    add_ln112_1|        scalar|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_q0             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_q0             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_q0             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_q0             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0         |  out|    8|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0              |  out|    1|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0               |   in|   32|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_q0             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_q0             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_q0             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_q0        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_q0        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_q0        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_q0        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_q0        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

