{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "LED[0]",
					"strict" : false
				},
				{
					"name" : "LED[1]",
					"strict" : false
				},
				{
					"name" : "LED[2]",
					"strict" : false
				},
				{
					"name" : "LED[3]",
					"strict" : false
				},
				{
					"name" : "LED[4]",
					"strict" : false
				},
				{
					"name" : "LED[5]",
					"strict" : false
				},
				{
					"name" : "LED[6]",
					"strict" : false
				},
				{
					"name" : "LED[7]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[33]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[34]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[35]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[0]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[1]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[2]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[25]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[25]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[24]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[24]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[0]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[1]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[2]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[3]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[4]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[5]",
					"strict" : false
				},
				{
					"name" : "GPIO_0[6]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[29]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[30]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[31]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[32]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[33]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[34]",
					"strict" : false
				},
				{
					"name" : "GPIO_1[35]",
					"strict" : false
				},
				{
					"name" : "FPGA_CLK1_50",
					"strict" : false
				}
			]
		}
	]
}