Fitter report for cam_proj
Tue Nov 12 14:38:10 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |cam_proj_top|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ALTSYNCRAM
 30. |cam_proj_top|TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ALTSYNCRAM
 31. Fitter DSP Block Usage Summary
 32. DSP Block Details
 33. Routing Usage Summary
 34. LAB Logic Elements
 35. LAB-wide Signals
 36. LAB Signals Sourced
 37. LAB Signals Sourced Out
 38. LAB Distinct Inputs
 39. I/O Rules Summary
 40. I/O Rules Details
 41. I/O Rules Matrix
 42. Fitter Device Options
 43. Operating Settings and Conditions
 44. Estimated Delay Added for Hold Timing Summary
 45. Estimated Delay Added for Hold Timing Details
 46. Fitter Messages
 47. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Nov 12 14:38:10 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; cam_proj                                    ;
; Top-level Entity Name              ; cam_proj_top                                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 6,062 / 22,320 ( 27 % )                     ;
;     Total combinational functions  ; 5,586 / 22,320 ( 25 % )                     ;
;     Dedicated logic registers      ; 2,427 / 22,320 ( 11 % )                     ;
; Total registers                    ; 2427                                        ;
; Total pins                         ; 87 / 154 ( 56 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 367,279 / 608,256 ( 60 % )                  ;
; Embedded Multiplier 9-bit elements ; 25 / 132 ( 19 % )                           ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; XCLK_cam    ; Missing drive strength and slew rate ;
; res_cam     ; Missing drive strength and slew rate ;
; on_off_cam  ; Missing drive strength and slew rate ;
; sioc        ; Missing drive strength               ;
; siod        ; Missing drive strength               ;
; r[0]        ; Missing drive strength               ;
; r[1]        ; Missing drive strength               ;
; r[2]        ; Missing drive strength               ;
; r[3]        ; Missing drive strength               ;
; r[4]        ; Missing drive strength               ;
; g[0]        ; Missing drive strength               ;
; g[1]        ; Missing drive strength               ;
; g[2]        ; Missing drive strength               ;
; g[3]        ; Missing drive strength               ;
; g[4]        ; Missing drive strength               ;
; g[5]        ; Missing drive strength               ;
; b[0]        ; Missing drive strength               ;
; b[1]        ; Missing drive strength               ;
; b[2]        ; Missing drive strength               ;
; b[3]        ; Missing drive strength               ;
; b[4]        ; Missing drive strength               ;
; cs_n        ; Missing drive strength               ;
; ras_n       ; Missing drive strength               ;
; cas_n       ; Missing drive strength               ;
; we_n        ; Missing drive strength               ;
; dqm[0]      ; Missing drive strength               ;
; dqm[1]      ; Missing drive strength               ;
; sd_addr[0]  ; Missing drive strength               ;
; sd_addr[1]  ; Missing drive strength               ;
; sd_addr[2]  ; Missing drive strength               ;
; sd_addr[3]  ; Missing drive strength               ;
; sd_addr[4]  ; Missing drive strength               ;
; sd_addr[5]  ; Missing drive strength               ;
; sd_addr[6]  ; Missing drive strength               ;
; sd_addr[7]  ; Missing drive strength               ;
; sd_addr[8]  ; Missing drive strength               ;
; sd_addr[9]  ; Missing drive strength               ;
; sd_addr[10] ; Missing drive strength               ;
; sd_addr[11] ; Missing drive strength               ;
; ba[0]       ; Missing drive strength               ;
; ba[1]       ; Missing drive strength               ;
; Cke         ; Missing drive strength               ;
; sdram_clk   ; Missing drive strength               ;
; tft_sck     ; Missing drive strength               ;
; tft_sdi     ; Missing drive strength               ;
; tft_dc      ; Missing drive strength               ;
; tft_reset   ; Missing drive strength               ;
; tft_cs      ; Missing drive strength               ;
; LED[0]      ; Missing drive strength               ;
; LED[1]      ; Missing drive strength               ;
; LED[2]      ; Missing drive strength               ;
; LED[3]      ; Missing drive strength               ;
; LED[4]      ; Missing drive strength               ;
; LED[5]      ; Missing drive strength               ;
; LED[6]      ; Missing drive strength               ;
; LED[7]      ; Missing drive strength               ;
; sd_data[0]  ; Missing drive strength               ;
; sd_data[1]  ; Missing drive strength               ;
; sd_data[2]  ; Missing drive strength               ;
; sd_data[3]  ; Missing drive strength               ;
; sd_data[4]  ; Missing drive strength               ;
; sd_data[5]  ; Missing drive strength               ;
; sd_data[6]  ; Missing drive strength               ;
; sd_data[7]  ; Missing drive strength               ;
; sd_data[8]  ; Missing drive strength               ;
; sd_data[9]  ; Missing drive strength               ;
; sd_data[10] ; Missing drive strength               ;
; sd_data[11] ; Missing drive strength               ;
; sd_data[12] ; Missing drive strength               ;
; sd_data[13] ; Missing drive strength               ;
; sd_data[14] ; Missing drive strength               ;
; sd_data[15] ; Missing drive strength               ;
; r[0]        ; Missing location assignment          ;
; r[1]        ; Missing location assignment          ;
; r[2]        ; Missing location assignment          ;
; r[3]        ; Missing location assignment          ;
; g[0]        ; Missing location assignment          ;
; g[1]        ; Missing location assignment          ;
; g[2]        ; Missing location assignment          ;
; g[3]        ; Missing location assignment          ;
; g[4]        ; Missing location assignment          ;
; b[0]        ; Missing location assignment          ;
; b[1]        ; Missing location assignment          ;
; b[2]        ; Missing location assignment          ;
; b[3]        ; Missing location assignment          ;
+-------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                  ;
+--------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                       ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                              ; Destination Port ; Destination Port Name ;
+--------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------+------------------+-----------------------+
; TOP:neiroset|lvl[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lpm_mult:Mult5|mult_gbt:auto_generated|mac_mult1                 ; DATAA            ;                       ;
; TOP:neiroset|lvl[0]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lvl[0]~_Duplicate_1                                              ; Q                ;                       ;
; TOP:neiroset|lvl[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lpm_mult:Mult5|mult_gbt:auto_generated|mac_mult1                 ; DATAA            ;                       ;
; TOP:neiroset|lvl[1]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lvl[1]~_Duplicate_1                                              ; Q                ;                       ;
; TOP:neiroset|lvl[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lpm_mult:Mult5|mult_gbt:auto_generated|mac_mult1                 ; DATAA            ;                       ;
; TOP:neiroset|lvl[2]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lvl[2]~_Duplicate_1                                              ; Q                ;                       ;
; TOP:neiroset|lvl[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lpm_mult:Mult5|mult_gbt:auto_generated|mac_mult1                 ; DATAA            ;                       ;
; TOP:neiroset|lvl[3]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lvl[3]~_Duplicate_1                                              ; Q                ;                       ;
; TOP:neiroset|lvl[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lpm_mult:Mult5|mult_gbt:auto_generated|mac_mult1                 ; DATAA            ;                       ;
; TOP:neiroset|lvl[4]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|lvl[4]~_Duplicate_1                                              ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[0]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
; TOP:neiroset|maxp:maxpooling|j[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[1]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
; TOP:neiroset|maxp:maxpooling|j[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[2]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
; TOP:neiroset|maxp:maxpooling|j[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[3]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
; TOP:neiroset|maxp:maxpooling|j[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[4]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
; TOP:neiroset|maxp:maxpooling|j[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[5]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
; TOP:neiroset|maxp:maxpooling|j[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[6]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
; TOP:neiroset|maxp:maxpooling|j[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[7]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
; TOP:neiroset|maxp:maxpooling|j[8]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[8]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[8]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[8]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
; TOP:neiroset|maxp:maxpooling|j[9]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; TOP:neiroset|maxp:maxpooling|j[9]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; TOP:neiroset|maxp:maxpooling|j[9]~_Duplicate_1                                ; Q                ;                       ;
; TOP:neiroset|maxp:maxpooling|j[9]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                               ;                  ;                       ;
+--------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Location     ;                ;              ; RxD        ; PIN_K15       ; QSF Assignment ;
; Location     ;                ;              ; TxD        ; PIN_J14       ; QSF Assignment ;
; Location     ;                ;              ; hsync      ; PIN_D11       ; QSF Assignment ;
; Location     ;                ;              ; vsync      ; PIN_B12       ; QSF Assignment ;
; I/O Standard ; cam_proj_top   ;              ; data_cam   ; 2.5 V         ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8431 ) ; 0.00 % ( 0 / 8431 )        ; 0.00 % ( 0 / 8431 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8431 ) ; 0.00 % ( 0 / 8431 )        ; 0.00 % ( 0 / 8431 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8414 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 17 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,062 / 22,320 ( 27 % )    ;
;     -- Combinational with no register       ; 3635                       ;
;     -- Register only                        ; 476                        ;
;     -- Combinational with a register        ; 1951                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2240                       ;
;     -- 3 input functions                    ; 1731                       ;
;     -- <=2 input functions                  ; 1615                       ;
;     -- Register only                        ; 476                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3617                       ;
;     -- arithmetic mode                      ; 1969                       ;
;                                             ;                            ;
; Total registers*                            ; 2,427 / 23,018 ( 11 % )    ;
;     -- Dedicated logic registers            ; 2,427 / 22,320 ( 11 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 464 / 1,395 ( 33 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 87 / 154 ( 56 % )          ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 56 / 66 ( 85 % )           ;
; Total block memory bits                     ; 367,279 / 608,256 ( 60 % ) ;
; Total block memory implementation bits      ; 516,096 / 608,256 ( 85 % ) ;
; Embedded Multiplier 9-bit elements          ; 25 / 132 ( 19 % )          ;
; PLLs                                        ; 2 / 4 ( 50 % )             ;
; Global clocks                               ; 10 / 20 ( 50 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 10.8% / 10.8% / 10.8%      ;
; Peak interconnect usage (total/H/V)         ; 25.0% / 24.4% / 26.0%      ;
; Maximum fan-out                             ; 1323                       ;
; Highest non-global fan-out                  ; 911                        ;
; Total fan-out                               ; 28014                      ;
; Average fan-out                             ; 3.25                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 6062 / 22320 ( 27 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 3635                  ; 0                              ;
;     -- Register only                        ; 476                   ; 0                              ;
;     -- Combinational with a register        ; 1951                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2240                  ; 0                              ;
;     -- 3 input functions                    ; 1731                  ; 0                              ;
;     -- <=2 input functions                  ; 1615                  ; 0                              ;
;     -- Register only                        ; 476                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3617                  ; 0                              ;
;     -- arithmetic mode                      ; 1969                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 2427                  ; 0                              ;
;     -- Dedicated logic registers            ; 2427 / 22320 ( 11 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 464 / 1395 ( 33 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 87                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 25 / 132 ( 19 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 367279                ; 0                              ;
; Total RAM block bits                        ; 516096                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 56 / 66 ( 84 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 6 / 24 ( 25 % )       ; 5 / 24 ( 20 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 317                   ; 4                              ;
;     -- Registered Input Connections         ; 297                   ; 0                              ;
;     -- Output Connections                   ; 20                    ; 301                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 28567                 ; 317                            ;
;     -- Registered Connections               ; 8680                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 32                    ; 305                            ;
;     -- hard_block:auto_generated_inst       ; 305                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 15                    ; 4                              ;
;     -- Output Ports                         ; 56                    ; 5                              ;
;     -- Bidir Ports                          ; 16                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; HREF_cam      ; R10   ; 4        ; 34           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PCLK_cam      ; N9    ; 4        ; 29           ; 0            ; 0            ; 72                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; VSYNC_cam     ; P11   ; 4        ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; clk50         ; R8    ; 3        ; 27           ; 0            ; 21           ; 1329                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; data_cam[0]   ; R9    ; 4        ; 27           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; data_cam[1]   ; T13   ; 4        ; 40           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; data_cam[2]   ; T14   ; 4        ; 45           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; data_cam[3]   ; T15   ; 4        ; 45           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; data_cam[4]   ; R13   ; 4        ; 40           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; data_cam[5]   ; T12   ; 4        ; 36           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; data_cam[6]   ; R12   ; 4        ; 36           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; data_cam[7]   ; T11   ; 4        ; 36           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst           ; J15   ; 5        ; 53           ; 14           ; 0            ; 911                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; start_gray_kn ; E1    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; tft_sdo       ; B4    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Cke         ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]      ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]      ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]      ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]      ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]      ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]      ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]      ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]      ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; XCLK_cam    ; N11   ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; b[0]        ; K16   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[1]        ; N16   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[2]        ; L15   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[3]        ; L13   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[4]        ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ba[0]       ; M7    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ba[1]       ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cas_n       ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cs_n        ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dqm[0]      ; R6    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dqm[1]      ; T5    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g[0]        ; N15   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; g[1]        ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; g[2]        ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; g[3]        ; L4    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; g[4]        ; L16   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; g[5]        ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; on_off_cam  ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r[0]        ; N14   ; 5        ; 53           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; r[1]        ; P16   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; r[2]        ; P15   ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; r[3]        ; R16   ; 5        ; 53           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; r[4]        ; E10   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ras_n       ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; res_cam     ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_addr[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk   ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sioc        ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; siod        ; D3    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_cs      ; A6    ; 8        ; 16           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_dc      ; D5    ; 8        ; 5            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_reset   ; B6    ; 8        ; 16           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_sck     ; B5    ; 8        ; 11           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_sdi     ; A5    ; 8        ; 14           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; we_n        ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------+
; sd_data[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
; sd_data[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:SDRAM|Equal1~1 (inverted) ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                     ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO             ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                    ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                   ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn                    ; Use as regular IO        ; rst                     ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                               ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                      ; Use as regular IO        ; b[4]                    ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                      ; Use as regular IO        ; LED[0]                  ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                      ; Use as regular IO        ; g[1]                    ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                      ; Use as regular IO        ; g[5]                    ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; tft_cs                  ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                      ; Use as regular IO        ; tft_reset               ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                       ; Use as regular IO        ; tft_sdi                 ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                       ; Use as regular IO        ; tft_sck                 ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                      ; Use as regular IO        ; tft_sdo                 ; Dual Purpose Pin          ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 14 ( 79 % ) ; 3.3V          ; --           ;
; 2        ; 14 / 16 ( 88 % ) ; 3.3V          ; --           ;
; 3        ; 24 / 25 ( 96 % ) ; 3.3V          ; --           ;
; 4        ; 14 / 20 ( 70 % ) ; 2.5V          ; --           ;
; 5        ; 12 / 18 ( 67 % ) ; 3.3V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 3.3V          ; --           ;
; 7        ; 8 / 24 ( 33 % )  ; 3.3V          ; --           ;
; 8        ; 8 / 24 ( 33 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; tft_sdi                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; tft_cs                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; LED[3]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; LED[1]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; LED[0]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; tft_sdo                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; tft_sck                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; tft_reset                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; g[1]                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; b[4]                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; LED[2]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; we_n                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; sioc                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; LED[4]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; siod                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; tft_dc                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; g[5]                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; start_gray_kn                                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; r[4]                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; LED[5]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; sd_data[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; sd_data[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; sd_data[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; sd_data[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; rst                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; sd_data[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; sd_data[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; sd_data[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; b[0]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 39         ; 2        ; cas_n                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; ras_n                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LED[7]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; g[3]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; Cke                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; sd_data[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; b[3]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 134        ; 5        ; g[2]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 138        ; 5        ; b[2]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 137        ; 5        ; g[4]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; ba[1]                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; ba[0]                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; sd_addr[3]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; sd_addr[11]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; sd_addr[10]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; sd_data[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; sd_addr[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; sd_addr[2]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; sd_addr[6]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; PCLK_cam                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; XCLK_cam                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; r[0]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 133        ; 5        ; g[0]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 132        ; 5        ; b[1]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 51         ; 2        ; sd_addr[9]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; sd_addr[0]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; sd_data[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; cs_n                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; sd_addr[4]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; VSYNC_cam                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; r[2]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 128        ; 5        ; r[1]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 49         ; 2        ; sd_addr[8]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; sd_data[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; sdram_clk                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; sd_data[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; dqm[0]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; sd_data[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; clk50                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; data_cam[0]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 96         ; 4        ; HREF_cam                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; res_cam                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; data_cam[6]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; data_cam[4]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; r[3]                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; sd_data[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; sd_data[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; sd_data[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; dqm[1]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; sd_addr[7]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; sd_addr[5]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; on_off_cam                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; data_cam[7]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; data_cam[5]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; data_cam[1]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; data_cam[2]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; data_cam[3]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                    ;
+-------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 ; pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; SDC pin name                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1                       ; pll2|altpll_component|auto_generated|pll1                                         ;
; PLL mode                      ; Normal                                                                     ; Normal                                                                            ;
; Compensate clock              ; clock0                                                                     ; clock0                                                                            ;
; Compensated input/output pins ; --                                                                         ; --                                                                                ;
; Switchover type               ; --                                                                         ; --                                                                                ;
; Input frequency 0             ; 50.0 MHz                                                                   ; 50.0 MHz                                                                          ;
; Input frequency 1             ; --                                                                         ; --                                                                                ;
; Nominal PFD frequency         ; 50.0 MHz                                                                   ; 5.6 MHz                                                                           ;
; Nominal VCO frequency         ; 600.0 MHz                                                                  ; 572.2 MHz                                                                         ;
; VCO post scale K counter      ; 2                                                                          ; 2                                                                                 ;
; VCO frequency control         ; Auto                                                                       ; Auto                                                                              ;
; VCO phase shift step          ; 208 ps                                                                     ; 218 ps                                                                            ;
; VCO multiply                  ; --                                                                         ; --                                                                                ;
; VCO divide                    ; --                                                                         ; --                                                                                ;
; Freq min lock                 ; 25.0 MHz                                                                   ; 45.0 MHz                                                                          ;
; Freq max lock                 ; 54.18 MHz                                                                  ; 56.81 MHz                                                                         ;
; M VCO Tap                     ; 0                                                                          ; 0                                                                                 ;
; M Initial                     ; 1                                                                          ; 1                                                                                 ;
; M value                       ; 12                                                                         ; 103                                                                               ;
; N value                       ; 1                                                                          ; 9                                                                                 ;
; Charge pump current           ; setting 1                                                                  ; setting 1                                                                         ;
; Loop filter resistance        ; setting 27                                                                 ; setting 8                                                                         ;
; Loop filter capacitance       ; setting 0                                                                  ; setting 0                                                                         ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                         ; 300 kHz to 390 kHz                                                                ;
; Bandwidth type                ; Medium                                                                     ; Low                                                                               ;
; Real time reconfigurable      ; Off                                                                        ; Off                                                                               ;
; Scan chain MIF file           ; --                                                                         ; --                                                                                ;
; Preserve PLL counter order    ; Off                                                                        ; Off                                                                               ;
; PLL location                  ; PLL_4                                                                      ; PLL_1                                                                             ;
; Inclk0 signal                 ; clk50                                                                      ; clk50                                                                             ;
; Inclk1 signal                 ; --                                                                         ; --                                                                                ;
; Inclk0 signal type            ; Dedicated Pin                                                              ; Dedicated Pin                                                                     ;
; Inclk1 signal type            ; --                                                                         ; --                                                                                ;
+-------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+
; Name                                                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+
; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]        ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]        ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;
; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]        ; clock3       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)    ; 1.80 (208 ps)    ; 50/50      ; C2      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ;
; pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 103  ; 36  ; 143.06 MHz       ; 0 (0 ps)    ; 11.25 (218 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                         ; Entity Name         ; Library Name ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |cam_proj_top                                     ; 6062 (140)  ; 2427 (64)                 ; 0 (0)         ; 367279      ; 56   ; 25           ; 1       ; 12        ; 87   ; 0            ; 3635 (76)    ; 476 (1)           ; 1951 (63)        ; |cam_proj_top                                                                                                                                               ; cam_proj_top        ; work         ;
;    |TOP:neiroset|                                 ; 3771 (273)  ; 1271 (53)                 ; 0 (0)         ; 232111      ; 39   ; 25           ; 1       ; 12        ; 0    ; 0            ; 2500 (220)   ; 338 (10)          ; 933 (273)        ; |cam_proj_top|TOP:neiroset                                                                                                                                  ; TOP                 ; work         ;
;       |RAM:memory|                                ; 70 (70)     ; 69 (69)                   ; 0 (0)         ; 172051      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 29 (29)           ; 40 (40)          ; |cam_proj_top|TOP:neiroset|RAM:memory                                                                                                                       ; RAM                 ; work         ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 77616       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0                                                                                                  ; altsyncram          ; work         ;
;             |altsyncram_m2e1:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 77616       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated                                                                   ; altsyncram_m2e1     ; work         ;
;          |altsyncram:mem_t_rtl_0|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 68992       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0                                                                                                ; altsyncram          ; work         ;
;             |altsyncram_vki1:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 68992       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated                                                                 ; altsyncram_vki1     ; work         ;
;          |altsyncram:weight_rtl_0|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 25443       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0                                                                                               ; altsyncram          ; work         ;
;             |altsyncram_otd1:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 25443       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated                                                                ; altsyncram_otd1     ; work         ;
;       |border:border|                             ; 787 (699)   ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 785 (697)    ; 0 (0)             ; 2 (2)            ; |cam_proj_top|TOP:neiroset|border:border                                                                                                                    ; border              ; work         ;
;          |lpm_mult:Mult0|                         ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 16 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (11)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_afh:auto_generated| ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated                  ; add_sub_afh         ; work         ;
;          |lpm_mult:Mult1|                         ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 7 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (2)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_afh:auto_generated| ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated                  ; add_sub_afh         ; work         ;
;          |lpm_mult:Mult2|                         ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 11 (5)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (5)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                  ; add_sub_bfh         ; work         ;
;          |lpm_mult:Mult3|                         ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 9 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (3)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                  ; add_sub_bfh         ; work         ;
;          |lpm_mult:Mult4|                         ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_bfh:auto_generated| ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                  ; add_sub_bfh         ; work         ;
;          |lpm_mult:Mult5|                         ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 9 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (3)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                  ; add_sub_bfh         ; work         ;
;          |lpm_mult:Mult6|                         ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 10 (4)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (4)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                  ; add_sub_bfh         ; work         ;
;          |lpm_mult:Mult7|                         ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_bfh:auto_generated| ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                  ; add_sub_bfh         ; work         ;
;          |lpm_mult:Mult8|                         ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 8 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (2)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                  ; add_sub_bfh         ; work         ;
;          |lpm_mult:Mult9|                         ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 8 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (2)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                  ; add_sub_bfh         ; work         ;
;       |conv:conv1|                                ; 345 (345)   ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 18           ; 0       ; 9         ; 0    ; 0            ; 317 (317)    ; 0 (0)             ; 28 (28)          ; |cam_proj_top|TOP:neiroset|conv:conv1                                                                                                                       ; conv                ; work         ;
;          |lpm_mult:Mult0|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult0|mult_p5t:auto_generated                                                                                ; mult_p5t            ; work         ;
;          |lpm_mult:Mult1|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult1                                                                                                        ; lpm_mult            ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                ; mult_p5t            ; work         ;
;          |lpm_mult:Mult2|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult2                                                                                                        ; lpm_mult            ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult2|mult_p5t:auto_generated                                                                                ; mult_p5t            ; work         ;
;          |lpm_mult:Mult3|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult3                                                                                                        ; lpm_mult            ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult3|mult_p5t:auto_generated                                                                                ; mult_p5t            ; work         ;
;          |lpm_mult:Mult4|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult4                                                                                                        ; lpm_mult            ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult4|mult_p5t:auto_generated                                                                                ; mult_p5t            ; work         ;
;          |lpm_mult:Mult5|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult5                                                                                                        ; lpm_mult            ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult5|mult_p5t:auto_generated                                                                                ; mult_p5t            ; work         ;
;          |lpm_mult:Mult6|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult6                                                                                                        ; lpm_mult            ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult6|mult_p5t:auto_generated                                                                                ; mult_p5t            ; work         ;
;          |lpm_mult:Mult7|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult7                                                                                                        ; lpm_mult            ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult7|mult_p5t:auto_generated                                                                                ; mult_p5t            ; work         ;
;          |lpm_mult:Mult8|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult8                                                                                                        ; lpm_mult            ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult8|mult_p5t:auto_generated                                                                                ; mult_p5t            ; work         ;
;       |conv_TOP:conv|                             ; 731 (668)   ; 419 (419)                 ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 300 (237)    ; 274 (274)         ; 157 (157)        ; |cam_proj_top|TOP:neiroset|conv_TOP:conv                                                                                                                    ; conv_TOP            ; work         ;
;          |lpm_mult:Mult0|                         ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 29 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (18)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_0dh:auto_generated| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                  ; add_sub_0dh         ; work         ;
;          |lpm_mult:Mult1|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1                                                                                                     ; lpm_mult            ; work         ;
;             |mult_gbt:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1|mult_gbt:auto_generated                                                                             ; mult_gbt            ; work         ;
;          |lpm_mult:Mult2|                         ; 34 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 34 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (23)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_2dh:auto_generated| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2dh:auto_generated                  ; add_sub_2dh         ; work         ;
;       |database:database|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 60060       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|database:database                                                                                                                ; database            ; work         ;
;          |altsyncram:storage_rtl_0|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 60060       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|database:database|altsyncram:storage_rtl_0                                                                                       ; altsyncram          ; work         ;
;             |altsyncram_70j1:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 60060       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated                                                        ; altsyncram_70j1     ; work         ;
;       |dense:dense|                               ; 392 (392)   ; 300 (300)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 3 (3)             ; 298 (298)        ; |cam_proj_top|TOP:neiroset|dense:dense                                                                                                                      ; dense               ; work         ;
;       |lpm_mult:Mult0|                            ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0                                                                                                                   ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 17 (8)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (8)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0|multcore:mult_core                                                                                                ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                           ; lpm_add_sub         ; work         ;
;                   |add_sub_mbh:auto_generated|    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mbh:auto_generated                                ; add_sub_mbh         ; work         ;
;       |lpm_mult:Mult1|                            ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1                                                                                                                   ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 14 (8)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (8)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1|multcore:mult_core                                                                                                ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                           ; lpm_add_sub         ; work         ;
;                   |add_sub_kbh:auto_generated|    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kbh:auto_generated                                ; add_sub_kbh         ; work         ;
;       |lpm_mult:Mult2|                            ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 1 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2                                                                                                                   ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 29 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (17)      ; 0 (0)             ; 1 (1)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2|multcore:mult_core                                                                                                ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                           ; lpm_add_sub         ; work         ;
;                   |add_sub_0dh:auto_generated|    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                                ; add_sub_0dh         ; work         ;
;       |lpm_mult:Mult3|                            ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 1 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3                                                                                                                   ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 28 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (17)      ; 0 (0)             ; 1 (1)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3|multcore:mult_core                                                                                                ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                           ; lpm_add_sub         ; work         ;
;                   |add_sub_0dh:auto_generated|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                                ; add_sub_0dh         ; work         ;
;       |lpm_mult:Mult4|                            ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4                                                                                                                   ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 43 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (16)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4|multcore:mult_core                                                                                                ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                           ; lpm_add_sub         ; work         ;
;                   |add_sub_nbh:auto_generated|    ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_nbh:auto_generated                                ; add_sub_nbh         ; work         ;
;       |lpm_mult:Mult5|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult5                                                                                                                   ; lpm_mult            ; work         ;
;          |mult_gbt:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult5|mult_gbt:auto_generated                                                                                           ; mult_gbt            ; work         ;
;       |lpm_mult:Mult6|                            ; 40 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6                                                                                                                   ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 40 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (18)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6|multcore:mult_core                                                                                                ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 22 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 22 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                           ; lpm_add_sub         ; work         ;
;                   |add_sub_0dh:auto_generated|    ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                                ; add_sub_0dh         ; work         ;
;       |lpm_mult:Mult7|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult7                                                                                                                   ; lpm_mult            ; work         ;
;          |mult_u9t:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult7|mult_u9t:auto_generated                                                                                           ; mult_u9t            ; work         ;
;       |maxp:maxpooling|                           ; 196 (154)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 124 (82)     ; 0 (0)             ; 72 (72)          ; |cam_proj_top|TOP:neiroset|maxp:maxpooling                                                                                                                  ; maxp                ; work         ;
;          |lpm_mult:Mult0|                         ; 42 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0                                                                                                   ; lpm_mult            ; work         ;
;             |mult_ebt:auto_generated|             ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated                                                                           ; mult_ebt            ; work         ;
;          |lpm_mult:Mult1|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1                                                                                                   ; lpm_mult            ; work         ;
;             |mult_ibt:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated                                                                           ; mult_ibt            ; work         ;
;       |memorywork:block|                          ; 534 (497)   ; 301 (301)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 233 (196)    ; 22 (22)           ; 279 (279)        ; |cam_proj_top|TOP:neiroset|memorywork:block                                                                                                                 ; memorywork          ; work         ;
;          |addressRAM:inst_1|                      ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 0 (0)            ; |cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1                                                                                               ; addressRAM          ; work         ;
;       |result:result|                             ; 294 (294)   ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 260 (260)    ; 0 (0)             ; 34 (34)          ; |cam_proj_top|TOP:neiroset|result:result                                                                                                                    ; result              ; work         ;
;    |cam_wrp:cam_wrp_0|                            ; 233 (70)    ; 164 (52)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (18)      ; 52 (16)           ; 114 (36)         ; |cam_proj_top|cam_wrp:cam_wrp_0                                                                                                                             ; cam_wrp             ; work         ;
;       |fifo_1024x16:input_fifo|                   ; 164 (0)     ; 112 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (0)       ; 36 (0)            ; 79 (0)           ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo                                                                                                     ; fifo_1024x16        ; work         ;
;          |dcfifo:dcfifo_component|                ; 164 (0)     ; 112 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (0)       ; 36 (0)            ; 79 (0)           ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_p0o1:auto_generated|          ; 164 (57)    ; 112 (43)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (7)       ; 36 (20)           ; 79 (11)          ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated                                                  ; dcfifo_p0o1         ; work         ;
;                |a_gray2bin_9ib:rdptr_g_gray2bin|  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin                  ; a_gray2bin_9ib      ; work         ;
;                |a_gray2bin_9ib:rs_dgwp_gray2bin|  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin                  ; a_gray2bin_9ib      ; work         ;
;                |a_graycounter_4lc:wrptr_g1p|      ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 20 (20)          ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p                      ; a_graycounter_4lc   ; work         ;
;                |a_graycounter_877:rdptr_g1p|      ; 27 (27)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 18 (18)          ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p                      ; a_graycounter_877   ; work         ;
;                |alt_synch_pipe_1e8:rs_dgwp|       ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 3 (0)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                       ; alt_synch_pipe_1e8  ; work         ;
;                   |dffpipe_se9:dffpipe13|         ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 3 (3)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13 ; dffpipe_se9         ; work         ;
;                |altsyncram_c271:fifo_ram|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram                         ; altsyncram_c271     ; work         ;
;                |dffpipe_re9:rs_brp|               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 7 (7)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp                               ; dffpipe_re9         ; work         ;
;                |dffpipe_re9:rs_bwp|               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 8 (8)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp                               ; dffpipe_re9         ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28             ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28             ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28             ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28             ; work         ;
;    |camera_configure:camera_configure_0|          ; 276 (0)     ; 148 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (0)      ; 32 (0)            ; 116 (0)          ; |cam_proj_top|camera_configure:camera_configure_0                                                                                                           ; camera_configure    ; work         ;
;       |OV7670_config:config_1|                    ; 131 (131)   ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (70)      ; 16 (16)           ; 45 (45)          ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1                                                                                    ; OV7670_config       ; work         ;
;       |OV7670_config_rom:rom1|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config_rom:rom1                                                                                    ; OV7670_config_rom   ; work         ;
;          |altsyncram:WideOr0_rtl_0|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0                                                           ; altsyncram          ; work         ;
;             |altsyncram_e801:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated                            ; altsyncram_e801     ; work         ;
;       |SCCB_interface:SCCB1|                      ; 145 (145)   ; 87 (87)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 16 (16)           ; 71 (71)          ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1                                                                                      ; SCCB_interface      ; work         ;
;    |hellosoc_top:TFT|                             ; 595 (221)   ; 201 (20)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 393 (200)    ; 50 (1)            ; 152 (20)         ; |cam_proj_top|hellosoc_top:TFT                                                                                                                              ; hellosoc_top        ; work         ;
;       |fifo_big:fifo_tft|                         ; 175 (0)     ; 116 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 40 (0)            ; 76 (0)           ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft                                                                                                            ; fifo_big            ; work         ;
;          |dcfifo:dcfifo_component|                ; 175 (0)     ; 116 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 40 (0)            ; 76 (0)           ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component                                                                                    ; dcfifo              ; work         ;
;             |dcfifo_kul1:auto_generated|          ; 175 (54)    ; 116 (43)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (6)       ; 40 (27)           ; 76 (14)          ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated                                                         ; dcfifo_kul1         ; work         ;
;                |a_gray2bin_9ib:rdptr_g_gray2bin|  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin                         ; a_gray2bin_9ib      ; work         ;
;                |a_gray2bin_9ib:rs_dgwp_gray2bin|  ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin                         ; a_gray2bin_9ib      ; work         ;
;                |a_graycounter_4lc:wrptr_g1p|      ; 27 (27)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 16 (16)          ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p                             ; a_graycounter_4lc   ; work         ;
;                |a_graycounter_877:rdptr_g1p|      ; 27 (27)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 17 (17)          ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p                             ; a_graycounter_877   ; work         ;
;                |alt_synch_pipe_3e8:rs_dgwp|       ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 4 (0)            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp                              ; alt_synch_pipe_3e8  ; work         ;
;                   |dffpipe_ue9:dffpipe5|          ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 4 (4)            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5         ; dffpipe_ue9         ; work         ;
;                |altsyncram_c271:fifo_ram|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram                                ; altsyncram_c271     ; work         ;
;                |cmpr_c66:rdempty_eq_comp_msb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                            ; cmpr_c66            ; work         ;
;                |dffpipe_re9:rs_brp|               ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp                                      ; dffpipe_re9         ; work         ;
;                |dffpipe_re9:rs_bwp|               ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp                                      ; dffpipe_re9         ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                           ; mux_j28             ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                           ; mux_j28             ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                          ; mux_j28             ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                          ; mux_j28             ; work         ;
;       |tft_ili9341:tft|                           ; 199 (179)   ; 65 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (131)    ; 9 (2)             ; 56 (46)          ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft                                                                                                              ; tft_ili9341         ; work         ;
;          |tft_ili9341_spi:spi|                    ; 20 (20)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 7 (7)             ; 10 (10)          ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi                                                                                          ; tft_ili9341_spi     ; work         ;
;    |pll:pll_for_sdram_0|                          ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |cam_proj_top|pll:pll_for_sdram_0                                                                                                                           ; pll                 ; work         ;
;       |altpll:altpll_component|                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |cam_proj_top|pll:pll_for_sdram_0|altpll:altpll_component                                                                                                   ; altpll              ; work         ;
;          |pll_altpll:auto_generated|              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cam_proj_top|pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated                                                                         ; pll_altpll          ; work         ;
;    |pll_for_disp:pll2|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|pll_for_disp:pll2                                                                                                                             ; pll_for_disp        ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|pll_for_disp:pll2|altpll:altpll_component                                                                                                     ; altpll              ; work         ;
;          |pll_for_disp_altpll:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cam_proj_top|pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated                                                                  ; pll_for_disp_altpll ; work         ;
;    |pre_v2:grayscale|                             ; 901 (901)   ; 498 (498)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 403 (403)    ; 0 (0)             ; 498 (498)        ; |cam_proj_top|pre_v2:grayscale                                                                                                                              ; pre_v2              ; work         ;
;    |sdram_controller:SDRAM|                       ; 148 (148)   ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 3 (3)             ; 77 (77)          ; |cam_proj_top|sdram_controller:SDRAM                                                                                                                        ; sdram_controller    ; work         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; start_gray_kn ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; VSYNC_cam     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; XCLK_cam      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; res_cam       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; on_off_cam    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sioc          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; siod          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cs_n          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ras_n         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cas_n         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; we_n          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dqm[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dqm[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_addr[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ba[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ba[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Cke           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_sdo       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; tft_sck       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_sdi       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_dc        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_reset     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_cs        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_data[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[1]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_data[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[5]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_data[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_data[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[12]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_data[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_data[14]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_data[15]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rst           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk50         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; PCLK_cam      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; HREF_cam      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_cam[0]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_cam[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_cam[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_cam[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_cam[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_cam[5]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_cam[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_cam[7]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; start_gray_kn                                                                                                                                                    ;                   ;         ;
; VSYNC_cam                                                                                                                                                        ;                   ;         ;
; tft_sdo                                                                                                                                                          ;                   ;         ;
; sd_data[0]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~12                                                                                                                       ; 0                 ; 6       ;
; sd_data[1]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~13                                                                                                                       ; 1                 ; 6       ;
; sd_data[2]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~14                                                                                                                       ; 0                 ; 6       ;
; sd_data[3]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~15                                                                                                                       ; 0                 ; 6       ;
; sd_data[4]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~16                                                                                                                       ; 0                 ; 6       ;
; sd_data[5]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~6                                                                                                                        ; 1                 ; 6       ;
; sd_data[6]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~7                                                                                                                        ; 0                 ; 6       ;
; sd_data[7]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~8                                                                                                                        ; 1                 ; 6       ;
; sd_data[8]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~9                                                                                                                        ; 0                 ; 6       ;
; sd_data[9]                                                                                                                                                       ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~10                                                                                                                       ; 0                 ; 6       ;
; sd_data[10]                                                                                                                                                      ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~11                                                                                                                       ; 0                 ; 6       ;
; sd_data[11]                                                                                                                                                      ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~0                                                                                                                        ; 0                 ; 6       ;
; sd_data[12]                                                                                                                                                      ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~2                                                                                                                        ; 1                 ; 6       ;
; sd_data[13]                                                                                                                                                      ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~3                                                                                                                        ; 0                 ; 6       ;
; sd_data[14]                                                                                                                                                      ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~4                                                                                                                        ; 1                 ; 6       ;
; sd_data[15]                                                                                                                                                      ;                   ;         ;
;      - sdram_controller:SDRAM|rd_data_r~5                                                                                                                        ; 1                 ; 6       ;
; rst                                                                                                                                                              ;                   ;         ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10                      ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12                      ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14                      ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11                             ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13                             ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|command[3]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[0]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|state[3]                                                                                                                           ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[9]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[1]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[10]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[2]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[11]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[3]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[12]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[4]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[13]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[5]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[14]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[6]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[15]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[7]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[16]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[8]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[17]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[18]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[19]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|command[0]                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[20]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[22]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|haddr_r[23]                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|state_cnt[0]                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|state_cnt[1]                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|state_cnt[2]                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|state_cnt[3]                                                                                                                       ; 0                 ; 6       ;
;      - pre_v2:grayscale|end_pre                                                                                                                                  ; 0                 ; 6       ;
;      - pre_v2:grayscale|i[0]                                                                                                                                     ; 0                 ; 6       ;
;      - pre_v2:grayscale|i[2]                                                                                                                                     ; 0                 ; 6       ;
;      - pre_v2:grayscale|i[4]                                                                                                                                     ; 0                 ; 6       ;
;      - rd_addr[0]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[9]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[1]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[10]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[2]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[11]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[3]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[12]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[4]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[13]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[5]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[14]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[6]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[15]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[7]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[16]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[8]                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                           ; 0                 ; 6       ;
;      - rd_addr[17]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[18]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[19]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[20]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[22]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[23]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                          ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                             ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[6]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[6]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[7]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[7]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[8]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[8]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[9]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[9]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[10]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[10]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[11]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[11]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[12]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[12]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[13]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[13]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[14]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[14]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[15]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[15]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[16]                                                                                                                         ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[16]                                                                                                                          ; 0                 ; 6       ;
;      - rd_addr[21]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[5]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[5]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[4]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[4]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[3]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[3]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[2]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[2]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_27_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_26_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_25_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_24_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_23_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_22_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_21_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_20_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_19_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_18_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_17_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_16_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_15_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_14_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_13_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_12_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_11_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_10_0[1]                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_9_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_8_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_7_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_6_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_5_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_4_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_3_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_2_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_1_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - pre_v2:grayscale|sr_data_0_0[1]                                                                                                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|wr_enable                                                                                                                               ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_msb_mux_reg                                          ; 0                 ; 6       ;
;      - ready                                                                                                                                                     ; 0                 ; 6       ;
;      - hellosoc_top:TFT|start                                                                                                                                    ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_ready_r                                                                                                                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                             ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                             ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                             ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|command~2                                                                                                                          ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|command[5]~3                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|command[5]~4                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|state[4]~0                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|state[4]~1                                                                                                                         ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|state[0]~8                                                                                                                         ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9]                                ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[6]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[4]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[5]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[2]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[3]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[0]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[1]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[12]                                                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[11]                                                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[10]                                                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[9]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[8]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[7]                                                          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                             ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                             ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                             ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                              ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9]                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[10]                                      ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[10]                                      ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[11]                                      ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[11]                                      ; 0                 ; 6       ;
;      - x_sdram[1]                                                                                                                                                ; 0                 ; 6       ;
;      - x_sdram[0]                                                                                                                                                ; 0                 ; 6       ;
;      - x_sdram[7]                                                                                                                                                ; 0                 ; 6       ;
;      - x_sdram[6]                                                                                                                                                ; 0                 ; 6       ;
;      - x_sdram[8]                                                                                                                                                ; 0                 ; 6       ;
;      - x_sdram[9]                                                                                                                                                ; 0                 ; 6       ;
;      - x_sdram[2]                                                                                                                                                ; 0                 ; 6       ;
;      - x_sdram[3]                                                                                                                                                ; 0                 ; 6       ;
;      - x_sdram[4]                                                                                                                                                ; 0                 ; 6       ;
;      - x_sdram[5]                                                                                                                                                ; 0                 ; 6       ;
;      - hellosoc_top:TFT|x_out[1]                                                                                                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|x_out[5]                                                                                                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|x_out[7]                                                                                                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|x_out[6]                                                                                                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|x_out[4]                                                                                                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|x_out[2]                                                                                                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|x_out[8]                                                                                                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|x_out[3]                                                                                                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|x_out[0]                                                                                                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[6]                                                  ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[4]                                                  ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[5]                                                  ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[2]                                                  ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[3]                                                  ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[0]                                                  ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[1]                                                  ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[12]                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[11]                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[10]                                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[9]                                                  ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[8]                                                  ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[7]                                                  ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~0                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r[8]~1                                                                                                                     ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                                 ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~2                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~3                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~4                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~5                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~6                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~7                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~8                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~9                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~10                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~11                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~12                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~13                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~14                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~15                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|rd_data_r~16                                                                                                                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10] ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                                                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                                                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                                                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[1]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                                                   ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|busy~0                                                                                                                             ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                                 ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12]          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11]          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10]          ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]           ; 0                 ; 6       ;
;      - hellosoc_top:TFT|y_out[0]~0                                                                                                                               ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                         ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                         ; 0                 ; 6       ;
;      - RESULT_2[3]                                                                                                                                               ; 0                 ; 6       ;
;      - RESULT_2[1]                                                                                                                                               ; 0                 ; 6       ;
;      - RESULT_2[0]                                                                                                                                               ; 0                 ; 6       ;
;      - RESULT_2[2]                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[8]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[12]                                          ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[11]                                          ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[10]                                          ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[9]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[7]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[6]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[5]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[4]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[3]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[2]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~0                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~1                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~2                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~3                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~4                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~5                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~6                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~7                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~8                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~9                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~10                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~11                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~12                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~13                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~14                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~15                                                                                                                       ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|wr_data_r~16                                                                                                                       ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]                        ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                        ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                        ; 0                 ; 6       ;
;      - hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]                        ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|wr_fifo                                                                                                                                 ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                                            ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[10]                                                                                                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[11]                                                                                                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[14]                                                                                                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[15]                                                                                                                           ; 0                 ; 6       ;
;      - strt[2]                                                                                                                                                   ; 0                 ; 6       ;
;      - strt[1]                                                                                                                                                   ; 0                 ; 6       ;
;      - strt[0]                                                                                                                                                   ; 0                 ; 6       ;
;      - GO_NEIROSET                                                                                                                                               ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                      ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                       ; 0                 ; 6       ;
;      - pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync                                                                       ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|j[4]                                                                                                                                     ; 0                 ; 6       ;
;      - pre_v2:grayscale|j[3]                                                                                                                                     ; 0                 ; 6       ;
;      - pre_v2:grayscale|j[2]                                                                                                                                     ; 0                 ; 6       ;
;      - pre_v2:grayscale|j[1]                                                                                                                                     ; 0                 ; 6       ;
;      - pre_v2:grayscale|j[0]                                                                                                                                     ; 0                 ; 6       ;
;      - x_gray[2]                                                                                                                                                 ; 0                 ; 6       ;
;      - x_gray[1]                                                                                                                                                 ; 0                 ; 6       ;
;      - x_gray[0]                                                                                                                                                 ; 0                 ; 6       ;
;      - x_gray[6]                                                                                                                                                 ; 0                 ; 6       ;
;      - x_gray[5]                                                                                                                                                 ; 0                 ; 6       ;
;      - x_gray[4]                                                                                                                                                 ; 0                 ; 6       ;
;      - x_gray[3]                                                                                                                                                 ; 0                 ; 6       ;
;      - x_gray[8]                                                                                                                                                 ; 0                 ; 6       ;
;      - x_gray[9]                                                                                                                                                 ; 0                 ; 6       ;
;      - x_gray[7]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[8]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[7]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[4]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[3]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[2]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[1]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[0]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[9]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[6]                                                                                                                                                 ; 0                 ; 6       ;
;      - y_gray[5]                                                                                                                                                 ; 0                 ; 6       ;
;      - start_gray                                                                                                                                                ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]                 ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                 ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                 ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]                 ; 0                 ; 6       ;
;      - pre_v2:grayscale|i[1]                                                                                                                                     ; 0                 ; 6       ;
;      - pre_v2:grayscale|i[3]                                                                                                                                     ; 0                 ; 6       ;
;      - hellosoc_top:TFT|start_28                                                                                                                                 ; 0                 ; 6       ;
;      - pre_v2:grayscale|wr_sr_data_19~0                                                                                                                          ; 0                 ; 6       ;
;      - pre_v2:grayscale|output_data[0]~26                                                                                                                        ; 0                 ; 6       ;
;      - sdram_controller:SDRAM|refresh_cnt[2]~32                                                                                                                  ; 0                 ; 6       ;
;      - res_cam~output                                                                                                                                            ; 0                 ; 6       ;
;      - on_off_cam~output                                                                                                                                         ; 0                 ; 6       ;
;      - pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1                                                                         ; 0                 ; 6       ;
;      - pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1                                                                                ; 0                 ; 6       ;
; clk50                                                                                                                                                            ;                   ;         ;
; PCLK_cam                                                                                                                                                         ;                   ;         ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[12]                                          ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[11]                                          ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[10]                                          ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[9]                                           ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[8]                                           ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[7]                                           ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[6]                                           ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[5]                                           ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[4]                                           ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[3]                                           ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[2]                                           ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                           ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                           ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0                       ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4                       ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6                       ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10                      ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12                      ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14                      ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                  ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                  ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                  ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                                             ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|wr_fifo                                                                                                                                 ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                                            ; 1                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[10]                                                                                                                           ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[11]                                                                                                                           ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                                           ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                                           ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[14]                                                                                                                           ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|data2fifo[15]                                                                                                                           ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                      ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                       ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                          ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]                 ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                 ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                 ; 0                 ; 0       ;
;      - cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]                 ; 0                 ; 0       ;
; HREF_cam                                                                                                                                                         ;                   ;         ;
;      - cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                                             ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|wr_fifo~0                                                                                                                               ; 0                 ; 6       ;
; data_cam[0]                                                                                                                                                      ;                   ;         ;
; data_cam[1]                                                                                                                                                      ;                   ;         ;
;      - cam_wrp:cam_wrp_0|data2fifo[9]~feeder                                                                                                                     ; 1                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[1]~feeder                                                                                                                     ; 1                 ; 6       ;
; data_cam[2]                                                                                                                                                      ;                   ;         ;
;      - cam_wrp:cam_wrp_0|data2fifo[10]                                                                                                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                                            ; 0                 ; 6       ;
; data_cam[3]                                                                                                                                                      ;                   ;         ;
;      - cam_wrp:cam_wrp_0|data2fifo[11]~feeder                                                                                                                    ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[3]~feeder                                                                                                                     ; 0                 ; 6       ;
; data_cam[4]                                                                                                                                                      ;                   ;         ;
;      - cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                                           ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                                            ; 0                 ; 6       ;
; data_cam[5]                                                                                                                                                      ;                   ;         ;
;      - cam_wrp:cam_wrp_0|data2fifo[5]~feeder                                                                                                                     ; 1                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[13]~feeder                                                                                                                    ; 1                 ; 6       ;
; data_cam[6]                                                                                                                                                      ;                   ;         ;
;      - cam_wrp:cam_wrp_0|data2fifo[6]~feeder                                                                                                                     ; 0                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[14]~feeder                                                                                                                    ; 0                 ; 6       ;
; data_cam[7]                                                                                                                                                      ;                   ;         ;
;      - cam_wrp:cam_wrp_0|data2fifo[15]                                                                                                                           ; 1                 ; 6       ;
;      - cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                                            ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; GO_NEIROSET                                                                                                ; FF_X30_Y12_N27     ; 40      ; Async. clear, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; LessThan0~7                                                                                                ; LCCOMB_X19_Y7_N30  ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; PCLK_cam                                                                                                   ; PIN_N9             ; 72      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|Equal20~0                                                                                     ; LCCOMB_X17_Y19_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|STOP                                                                                          ; FF_X24_Y18_N19     ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|STOP~0                                                                                        ; LCCOMB_X24_Y18_N30 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv:conv1|always0~4                                                                          ; LCCOMB_X45_Y21_N6  ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|STOP                                                                            ; FF_X25_Y24_N17     ; 13      ; Clock                                               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; TOP:neiroset|conv_TOP:conv|buff1[2][10]~0                                                                  ; LCCOMB_X25_Y24_N6  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|globmaxp_perem_1[8]~2                                                           ; LCCOMB_X30_Y24_N2  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|i[8]~30                                                                         ; LCCOMB_X25_Y24_N24 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|marker[1]                                                                       ; FF_X25_Y24_N19     ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|p1[10]~1                                                                        ; LCCOMB_X27_Y24_N0  ; 99      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|re_t                                                                            ; FF_X27_Y24_N15     ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|read_addressp[0]~16                                                             ; LCCOMB_X19_Y24_N20 ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|read_addresstp[0]~0                                                             ; LCCOMB_X25_Y24_N20 ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|read_addressw[0]~29                                                             ; LCCOMB_X27_Y24_N22 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|res_old_1[21]~1                                                                 ; LCCOMB_X23_Y24_N0  ; 88      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|res_out_1[0]~1                                                                  ; LCCOMB_X19_Y24_N26 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|w15[10]~3                                                                       ; LCCOMB_X27_Y24_N12 ; 99      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|we_t                                                                            ; FF_X19_Y24_N25     ; 13      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_TOP:conv|write_addressp[0]~14                                                            ; LCCOMB_X27_Y24_N30 ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|conv_en                                                                                       ; FF_X40_Y19_N29     ; 291     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|dp[8]~14                                                                          ; LCCOMB_X31_Y23_N2  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|j[4]~11                                                                           ; LCCOMB_X36_Y18_N2  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|p11[10]~0                                                                         ; LCCOMB_X39_Y19_N28 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|p12[10]~0                                                                         ; LCCOMB_X37_Y18_N8  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|p13[10]~0                                                                         ; LCCOMB_X37_Y17_N4  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|p15[10]~0                                                                         ; LCCOMB_X41_Y24_N2  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|p16[10]~0                                                                         ; LCCOMB_X34_Y22_N0  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|p17[10]~0                                                                         ; LCCOMB_X39_Y21_N20 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|p18[10]~0                                                                         ; LCCOMB_X38_Y20_N18 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|p19[6]~0                                                                          ; LCCOMB_X36_Y18_N4  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|res[7]~12                                                                         ; LCCOMB_X32_Y22_N30 ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|res[7]~13                                                                         ; LCCOMB_X26_Y20_N10 ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|w11[10]~0                                                                         ; LCCOMB_X36_Y20_N16 ; 110     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense:dense|write_addressp[4]~15                                                              ; LCCOMB_X25_Y19_N28 ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|dense_en                                                                                      ; FF_X40_Y20_N25     ; 356     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|globmaxp_en                                                                                   ; FF_X40_Y19_N23     ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|go_conv~0                                                                                     ; LCCOMB_X27_Y24_N28 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|matrix[0]~3                                                                                   ; LCCOMB_X20_Y22_N12 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|maxp:maxpooling|LessThan0~0                                                                   ; LCCOMB_X32_Y24_N26 ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|maxp:maxpooling|dp[0]~33                                                                      ; LCCOMB_X20_Y24_N2  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|maxp:maxpooling|i[9]~19                                                                       ; LCCOMB_X20_Y24_N0  ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|maxp:maxpooling|i[9]~20                                                                       ; LCCOMB_X20_Y24_N26 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|maxp:maxpooling|j[5]~12                                                                       ; LCCOMB_X20_Y24_N28 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|maxp:maxpooling|read_addressp[3]~17                                                           ; LCCOMB_X18_Y24_N28 ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|maxp_en                                                                                       ; FF_X23_Y18_N25     ; 75      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|mem[2]~2                                                                                      ; LCCOMB_X20_Y22_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|addr[12]~32                                                                  ; LCCOMB_X27_Y16_N30 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0~1                                                  ; LCCOMB_X29_Y19_N18 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0~1                                                  ; LCCOMB_X29_Y19_N18 ; 18      ; Latch enable                                        ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; TOP:neiroset|memorywork:block|addr~31                                                                      ; LCCOMB_X27_Y16_N16 ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|always0~2                                                                    ; LCCOMB_X28_Y19_N2  ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|always0~4                                                                    ; LCCOMB_X30_Y17_N28 ; 40      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|buff[26]~13                                                                  ; LCCOMB_X29_Y16_N16 ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|dp[0]~0                                                                      ; LCCOMB_X27_Y16_N28 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|dw[0]~7                                                                      ; LCCOMB_X31_Y19_N30 ; 99      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|we_w                                                                         ; FF_X29_Y15_N21     ; 7       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|weight_case[0]~7                                                             ; LCCOMB_X29_Y18_N8  ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memorywork:block|weight_case[0]~8                                                             ; LCCOMB_X30_Y17_N30 ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memstartp[2]~9                                                                                ; LCCOMB_X39_Y19_N0  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|memstartzap[0]~26                                                                             ; LCCOMB_X40_Y20_N14 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|nextstep                                                                                      ; FF_X31_Y15_N15     ; 5       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|re_p                                                                                          ; LCCOMB_X19_Y22_N0  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|re_w~0                                                                                        ; LCCOMB_X34_Y22_N10 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|result:result|buff[10]~1                                                                      ; LCCOMB_X17_Y21_N26 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|result:result|read_addressp[3]~0                                                              ; LCCOMB_X15_Y18_N14 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|result_en                                                                                     ; FF_X24_Y18_N9      ; 15      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; TOP:neiroset|we_p                                                                                          ; LCCOMB_X27_Y20_N12 ; 11      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; always0~0                                                                                                  ; LCCOMB_X20_Y6_N24  ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cam_wrp:cam_wrp_0|LessThan2~7                                                                              ; LCCOMB_X17_Y7_N26  ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; cam_wrp:cam_wrp_0|LessThan3~0                                                                              ; LCCOMB_X20_Y4_N20  ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; cam_wrp:cam_wrp_0|addr_sdram[0]~26                                                                         ; LCCOMB_X20_Y4_N26  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|valid_rdreq~1 ; LCCOMB_X21_Y4_N18  ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|valid_wrreq~0 ; LCCOMB_X26_Y4_N30  ; 35      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; cam_wrp:cam_wrp_0|wr_enable                                                                                ; FF_X20_Y6_N17      ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cam_wrp:cam_wrp_0|wr_fifo                                                                                  ; FF_X26_Y4_N21      ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                             ; FF_X17_Y13_N13     ; 62      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7]~1                        ; LCCOMB_X18_Y15_N20 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]~7                                      ; LCCOMB_X17_Y13_N16 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]~5                                      ; LCCOMB_X17_Y13_N0  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                           ; FF_X14_Y16_N27     ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~41                                      ; LCCOMB_X14_Y15_N4  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|Selector68~0                                      ; LCCOMB_X15_Y14_N10 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|WideOr2~0                                         ; LCCOMB_X14_Y15_N2  ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; clk50                                                                                                      ; PIN_R8             ; 7       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; clk50                                                                                                      ; PIN_R8             ; 1295    ; Clock                                               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|valid_rdreq~0        ; LCCOMB_X29_Y8_N30  ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|valid_wrreq~0        ; LCCOMB_X20_Y6_N20  ; 33      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|start_28                                                                                  ; FF_X28_Y12_N27     ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|LessThan0~7                                                               ; LCCOMB_X20_Y14_N0  ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                                                      ; FF_X25_Y11_N1      ; 615     ; Clock                                               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]~22                                                      ; LCCOMB_X20_Y15_N0  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]~8                                                       ; LCCOMB_X20_Y14_N18 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[0]~37                                                 ; LCCOMB_X20_Y11_N14 ; 2       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]~31                                                ; LCCOMB_X20_Y11_N22 ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                                                                ; FF_X20_Y11_N7      ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]~5                                                              ; LCCOMB_X20_Y11_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck~0                                         ; LCCOMB_X20_Y15_N8  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; hellosoc_top:TFT|y_out[0]~0                                                                                ; LCCOMB_X25_Y10_N24 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                     ; PLL_4              ; 65      ; Clock                                               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                     ; PLL_4              ; 152     ; Clock                                               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked                     ; PLL_4              ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0]              ; PLL_1              ; 80      ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pre_v2:grayscale|data_req                                                                                  ; LCCOMB_X30_Y14_N20 ; 11      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|i[3]~26                                                                                   ; LCCOMB_X32_Y12_N6  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|j[1]~0                                                                                    ; LCCOMB_X30_Y12_N30 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|output_data[0]~26                                                                         ; LCCOMB_X32_Y12_N30 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_0_0[10]~50                                                                        ; LCCOMB_X32_Y10_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_10_0[8]~50                                                                        ; LCCOMB_X32_Y13_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_11_0[11]~48                                                                       ; LCCOMB_X32_Y13_N28 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_12_0[5]~48                                                                        ; LCCOMB_X32_Y13_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_13_0[8]~48                                                                        ; LCCOMB_X32_Y13_N16 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_14_0[15]~50                                                                       ; LCCOMB_X32_Y13_N22 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_15_0[4]~48                                                                        ; LCCOMB_X31_Y10_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_16_0[4]~50                                                                        ; LCCOMB_X31_Y10_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_17_0[15]~48                                                                       ; LCCOMB_X32_Y10_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_18_0[14]~48                                                                       ; LCCOMB_X32_Y11_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_19_0[11]~50                                                                       ; LCCOMB_X31_Y10_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_1_0[16]~48                                                                        ; LCCOMB_X31_Y10_N12 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_20_0[6]~50                                                                        ; LCCOMB_X32_Y10_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_21_0[10]~50                                                                       ; LCCOMB_X32_Y10_N16 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_22_0[12]~50                                                                       ; LCCOMB_X32_Y10_N20 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_23_0[9]~50                                                                        ; LCCOMB_X32_Y10_N6  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_24_0[10]~50                                                                       ; LCCOMB_X32_Y11_N6  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_25_0[4]~48                                                                        ; LCCOMB_X32_Y10_N0  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_26_0[12]~50                                                                       ; LCCOMB_X32_Y13_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_27_0[4]~18                                                                        ; LCCOMB_X32_Y13_N8  ; 457     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_27_0[4]~51                                                                        ; LCCOMB_X32_Y13_N20 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_2_0[2]~50                                                                         ; LCCOMB_X32_Y11_N4  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_3_0[7]~50                                                                         ; LCCOMB_X32_Y10_N10 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_4_0[15]~50                                                                        ; LCCOMB_X32_Y10_N28 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_5_0[7]~50                                                                         ; LCCOMB_X32_Y11_N22 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_6_0[2]~50                                                                         ; LCCOMB_X32_Y10_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_7_0[14]~50                                                                        ; LCCOMB_X32_Y10_N4  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_8_0[13]~50                                                                        ; LCCOMB_X32_Y11_N12 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|sr_data_9_0[16]~48                                                                        ; LCCOMB_X32_Y10_N8  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pre_v2:grayscale|wr_sr_data_19~0                                                                           ; LCCOMB_X31_Y14_N12 ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; rst                                                                                                        ; PIN_J15            ; 911     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAM|Equal1~1                                                                            ; LCCOMB_X18_Y7_N12  ; 16      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAM|busy                                                                                ; FF_X1_Y16_N15      ; 108     ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sdram_controller:SDRAM|command[5]~3                                                                        ; LCCOMB_X16_Y8_N28  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAM|rd_data_r[8]~1                                                                      ; LCCOMB_X18_Y7_N16  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAM|rd_ready_r                                                                          ; FF_X18_Y7_N9       ; 91      ; Clock                                               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; sdram_controller:SDRAM|refresh_cnt[2]~32                                                                   ; LCCOMB_X16_Y10_N24 ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAM|wr_data_r~1                                                                         ; LCCOMB_X21_Y6_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; start_gray                                                                                                 ; FF_X30_Y12_N17     ; 36      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; y_gray[2]~0                                                                                                ; LCCOMB_X28_Y12_N24 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                          ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; TOP:neiroset|conv_TOP:conv|STOP                                                               ; FF_X25_Y24_N17     ; 13      ; 5                                    ; Global Clock         ; GCLK14           ; --                        ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0~1                                     ; LCCOMB_X29_Y19_N18 ; 18      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk50                                                                                         ; PIN_R8             ; 1295    ; 237                                  ; Global Clock         ; GCLK15           ; --                        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                                         ; FF_X25_Y11_N1      ; 615     ; 488                                  ; Global Clock         ; GCLK12           ; --                        ;
; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]        ; PLL_4              ; 65      ; 4                                    ; Global Clock         ; GCLK18           ; --                        ;
; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]        ; PLL_4              ; 152     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]        ; PLL_4              ; 1       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 80      ; 39                                   ; Global Clock         ; GCLK3            ; --                        ;
; sdram_controller:SDRAM|busy                                                                   ; FF_X1_Y16_N15      ; 108     ; 7                                    ; Global Clock         ; GCLK4            ; --                        ;
; sdram_controller:SDRAM|rd_ready_r                                                             ; FF_X18_Y7_N9       ; 91      ; 18                                   ; Global Clock         ; GCLK16           ; --                        ;
+-----------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-----------+---------------------+
; Name      ; Fan-Out             ;
+-----------+---------------------+
; rst~input ; 911                 ;
+-----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                        ; Location                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 7056         ; 11           ; 7056         ; 11           ; yes                    ; no                      ; yes                    ; no                      ; 77616 ; 7056                        ; 11                          ; 7056                        ; 11                          ; 77616               ; 11   ; None                                       ; M9K_X22_Y20_N0, M9K_X22_Y21_N0, M9K_X22_Y26_N0, M9K_X22_Y23_N0, M9K_X33_Y26_N0, M9K_X33_Y25_N0, M9K_X22_Y22_N0, M9K_X33_Y24_N0, M9K_X33_Y23_N0, M9K_X22_Y25_N0, M9K_X22_Y24_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Single Clock ; 3136         ; 22           ; 3136         ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 68992 ; 3136                        ; 22                          ; 3136                        ; 22                          ; 68992               ; 11   ; None                                       ; M9K_X22_Y28_N0, M9K_X22_Y29_N0, M9K_X22_Y30_N0, M9K_X33_Y29_N0, M9K_X33_Y30_N0, M9K_X33_Y28_N0, M9K_X33_Y32_N0, M9K_X33_Y27_N0, M9K_X33_Y31_N0, M9K_X22_Y27_N0, M9K_X22_Y31_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; Single Clock ; 257          ; 99           ; 257          ; 99           ; yes                    ; no                      ; yes                    ; no                      ; 25443 ; 257                         ; 99                          ; 257                         ; 99                          ; 25443               ; 6    ; None                                       ; M9K_X33_Y17_N0, M9K_X33_Y19_N0, M9K_X33_Y20_N0, M9K_X33_Y18_N0, M9K_X33_Y21_N0, M9K_X33_Y22_N0                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 5460         ; 11           ; 5460         ; 11           ; yes                    ; no                      ; yes                    ; no                      ; 60060 ; 5460                        ; 11                          ; 5460                        ; 11                          ; 60060               ; 11   ; db/cam_proj.ram0_database_efb74bce.hdl.mif ; M9K_X22_Y14_N0, M9K_X33_Y11_N0, M9K_X33_Y16_N0, M9K_X33_Y15_N0, M9K_X33_Y14_N0, M9K_X33_Y13_N0, M9K_X22_Y12_N0, M9K_X22_Y16_N0, M9K_X33_Y12_N0, M9K_X22_Y11_N0, M9K_X22_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8    ; None                                       ; M9K_X33_Y4_N0, M9K_X22_Y4_N0, M9K_X33_Y1_N0, M9K_X22_Y1_N0, M9K_X22_Y3_N0, M9K_X22_Y6_N0, M9K_X22_Y2_N0, M9K_X22_Y5_N0                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1    ; cam_proj.cam_proj_top0.rtl.mif             ; M9K_X22_Y15_N0                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8    ; None                                       ; M9K_X33_Y5_N0, M9K_X33_Y6_N0, M9K_X33_Y10_N0, M9K_X22_Y8_N0, M9K_X22_Y7_N0, M9K_X33_Y9_N0, M9K_X33_Y7_N0, M9K_X33_Y8_N0                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000101001000) (510) (328) (148)    ;(0000111111111111) (7777) (4095) (FFF)   ;(0010100001001000) (24110) (10312) (2848)   ;(0000000110001000) (610) (392) (188)   ;(0000000000110000) (60) (48) (30)   ;(0000000001111100) (174) (124) (7C)   ;(0000000000100000) (40) (32) (20)   ;(0000101100000010) (5402) (2818) (B02)   ;
;8;(0010000001011100) (20134) (8284) (205C)    ;(0001100000101000) (14050) (6184) (1828)   ;(1100110111110010) (146762) (52722) (CDF2)   ;(1100110100001010) (146412) (52490) (CD0A)   ;(0000000010001010) (212) (138) (8A)   ;(1011110001001010) (136112) (48202) (BC4A)   ;(1110010111001010) (162712) (58826) (E5CA)   ;(0010011100101010) (23452) (10026) (272A)   ;
;16;(0111100100011010) (74432) (31002) (791A)    ;(0000001110111100) (1674) (956) (3BC)   ;(0010100011101000) (24350) (10472) (28E8)   ;(0100000000011000) (40030) (16408) (4018)   ;(0000000101001100) (514) (332) (14C)   ;(1100000010011000) (140230) (49304) (C098)   ;(1101111001011000) (157130) (56920) (DE58)   ;(0101000011000000) (50300) (20672) (50C0)   ;
;24;(1000001011110000) (101360) (33520) (82F0)    ;(0000110001111000) (6170) (3192) (C78)   ;(1101000011001100) (150314) (53452) (D0CC)   ;(0001111000111100) (17074) (7740) (1E3C)   ;(0000000010010110) (226) (150) (96)   ;(0000000000101110) (56) (46) (2E)   ;(0010000100001101) (20415) (8461) (210D)   ;(0011000010001101) (30215) (12429) (308D)   ;
;32;(0111000001001101) (70115) (28749) (704D)    ;(0000000111001101) (715) (461) (1CD)   ;(0101110000001110) (56016) (23566) (5C0E)   ;(1010110010001110) (126216) (44174) (AC8E)   ;(1000100001001110) (104116) (34894) (884E)   ;(0000111111001110) (7716) (4046) (FCE)   ;(0100000001000101) (40105) (16453) (4045)   ;(0000010001011110) (2136) (1118) (45E)   ;
;40;(0000100011011110) (4336) (2270) (8DE)    ;(0111100000111110) (74076) (30782) (783E)   ;(1010110010111110) (126276) (44222) (ACBE)   ;(0101101001111110) (55176) (23166) (5A7E)   ;(1001011011111110) (113376) (38654) (96FE)   ;(0110111000000001) (67001) (28161) (6E01)   ;(0000000110000001) (601) (385) (181)   ;(0001000101000001) (10501) (4417) (1141)   ;
;48;(1111000111000001) (170701) (61889) (F1C1)    ;(0110100100100001) (64441) (26913) (6921)   ;(1100010110100001) (142641) (50593) (C5A1)   ;(1111010101100001) (172541) (62817) (F561)   ;(0010001111100001) (21741) (9185) (23E1)   ;(1110101100010001) (165421) (60177) (EB11)   ;(0001011110010001) (13621) (6033) (1791)   ;(0000011111001000) (3710) (1992) (7C8)   ;
;56;(0000000000000000) (0) (0) (00)    ;(0000000000001000) (10) (8) (08)   ;(0000001010110000) (1260) (688) (2B0)   ;(0001100000101000) (14050) (6184) (1828)   ;(1010000010100101) (120245) (41125) (A0A5)   ;(1110000011010101) (160325) (57557) (E0D5)   ;(1010100100100100) (124444) (43300) (A924)   ;(1100110010100100) (146244) (52388) (CCA4)   ;
;64;(1100011101100100) (143544) (51044) (C764)    ;(0001111011111001) (17371) (7929) (1EF9)   ;(0001011000000101) (13005) (5637) (1605)   ;(1100000010000101) (140205) (49285) (C085)   ;(0001101101100101) (15545) (7013) (1B65)   ;(0001101111100101) (15745) (7141) (1BE5)   ;(0000111100010101) (7425) (3861) (F15)   ;(0000100110010101) (4625) (2453) (995)   ;
;72;(0010100101010101) (24525) (10581) (2955)    ;(1110011111001000) (163710) (59336) (E7C8)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;80;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;88;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;96;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;104;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;112;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;120;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;128;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;136;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;144;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;152;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;160;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;168;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;176;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;184;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;192;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;200;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;208;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;216;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;224;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;232;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;240;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;248;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |cam_proj_top|TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ALTSYNCRAM                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;8;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;16;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;24;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;32;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;40;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;48;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;56;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;64;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;72;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;80;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;88;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;96;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;104;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;112;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;120;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;128;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;136;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;144;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;152;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;160;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;168;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;176;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;184;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;192;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;200;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;208;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;216;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;224;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;232;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;240;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;248;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;256;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;264;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;272;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;280;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;288;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;296;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;304;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;312;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;320;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;328;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;336;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;344;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;352;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;360;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;368;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;376;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;384;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;392;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;400;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;408;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;416;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;424;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;432;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;440;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;448;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;456;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;464;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;472;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;480;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;488;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;496;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;504;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;512;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;520;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;528;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;536;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;544;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;552;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;560;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;568;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;576;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;584;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;592;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;600;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;608;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;616;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;624;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;632;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;640;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;648;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;656;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;664;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;672;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;680;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;688;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;696;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;704;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;712;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;720;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;728;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;736;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;744;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;752;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;760;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;768;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;776;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;784;(00010010100) (224) (148) (94)    ;(00100111101) (475) (317) (13D)   ;(11110010101) (3625) (1941) (795)   ;(11111010111) (3727) (2007) (7D7)   ;(11111100110) (3746) (2022) (7E6)   ;(11111100100) (3744) (2020) (7E4)   ;(11100111111) (3477) (1855) (73F)   ;(00010101100) (254) (172) (AC)   ;
;792;(11100111111) (3477) (1855) (73F)    ;(11110101001) (3651) (1961) (7A9)   ;(11111000101) (3705) (1989) (7C5)   ;(00100010000) (420) (272) (110)   ;(11110100101) (3645) (1957) (7A5)   ;(11111011100) (3734) (2012) (7DC)   ;(00011100100) (344) (228) (E4)   ;(11110001011) (3613) (1931) (78B)   ;
;800;(11101011000) (3530) (1880) (758)    ;(00001111101) (175) (125) (7D)   ;(00000110010) (62) (50) (32)   ;(11101100101) (3545) (1893) (765)   ;(00000001001) (11) (9) (09)   ;(11110000000) (3600) (1920) (780)   ;(11110100000) (3640) (1952) (7A0)   ;(11110100110) (3646) (1958) (7A6)   ;
;808;(00011001110) (316) (206) (CE)    ;(00011001100) (314) (204) (CC)   ;(00001001100) (114) (76) (4C)   ;(00001000111) (107) (71) (47)   ;(00010000011) (203) (131) (83)   ;(00010010101) (225) (149) (95)   ;(00000101110) (56) (46) (2E)   ;(00011101110) (356) (238) (EE)   ;
;816;(00000010110) (26) (22) (16)    ;(00010000010) (202) (130) (82)   ;(00010010100) (224) (148) (94)   ;(11110111010) (3672) (1978) (7BA)   ;(00001000111) (107) (71) (47)   ;(00001101100) (154) (108) (6C)   ;(00001000000) (100) (64) (40)   ;(11110101111) (3657) (1967) (7AF)   ;
;824;(11001111100) (3174) (1660) (67C)    ;(11011111111) (3377) (1791) (6FF)   ;(11100001111) (3417) (1807) (70F)   ;(11001101111) (3157) (1647) (66F)   ;(11101111010) (3572) (1914) (77A)   ;(11101100011) (3543) (1891) (763)   ;(11111011101) (3735) (2013) (7DD)   ;(11111001101) (3715) (1997) (7CD)   ;
;832;(00000000100) (4) (4) (04)    ;(11111000011) (3703) (1987) (7C3)   ;(11101011001) (3531) (1881) (759)   ;(00001101111) (157) (111) (6F)   ;(00001001110) (116) (78) (4E)   ;(11111111110) (3776) (2046) (7FE)   ;(00000010010) (22) (18) (12)   ;(00010011000) (230) (152) (98)   ;
;840;(00001010011) (123) (83) (53)    ;(00000110010) (62) (50) (32)   ;(00000101000) (50) (40) (28)   ;(00011101101) (355) (237) (ED)   ;(00001110011) (163) (115) (73)   ;(00001110110) (166) (118) (76)   ;(00001101001) (151) (105) (69)   ;(00001000101) (105) (69) (45)   ;
;848;(11111011110) (3736) (2014) (7DE)    ;(00000010101) (25) (21) (15)   ;(11110110010) (3662) (1970) (7B2)   ;(00000000010) (2) (2) (02)   ;(11111001101) (3715) (1997) (7CD)   ;(11110000011) (3603) (1923) (783)   ;(00000100110) (46) (38) (26)   ;(00001100011) (143) (99) (63)   ;
;856;(00000111010) (72) (58) (3A)    ;(11100100000) (3440) (1824) (720)   ;(00000010111) (27) (23) (17)   ;(11110111000) (3670) (1976) (7B8)   ;(11100111010) (3472) (1850) (73A)   ;(00010001001) (211) (137) (89)   ;(00011001000) (310) (200) (C8)   ;(11111010011) (3723) (2003) (7D3)   ;
;864;(00000001100) (14) (12) (0C)    ;(11101010010) (3522) (1874) (752)   ;(11100101111) (3457) (1839) (72F)   ;(00000101011) (53) (43) (2B)   ;(11100110010) (3462) (1842) (732)   ;(11010111011) (3273) (1723) (6BB)   ;(00000100000) (40) (32) (20)   ;(11010100111) (3247) (1703) (6A7)   ;
;872;(11011000101) (3305) (1733) (6C5)    ;(11110001111) (3617) (1935) (78F)   ;(00011101001) (351) (233) (E9)   ;(00010100011) (243) (163) (A3)   ;(00000010011) (23) (19) (13)   ;(00010000111) (207) (135) (87)   ;(11110110101) (3665) (1973) (7B5)   ;(00000011101) (35) (29) (1D)   ;
;880;(00010011001) (231) (153) (99)    ;(11111011011) (3733) (2011) (7DB)   ;(11111010000) (3720) (2000) (7D0)   ;(00010010000) (220) (144) (90)   ;(11111001010) (3712) (1994) (7CA)   ;(11110110000) (3660) (1968) (7B0)   ;(00000000100) (4) (4) (04)   ;(11111110110) (3766) (2038) (7F6)   ;
;888;(00000001111) (17) (15) (0F)    ;(00010011001) (231) (153) (99)   ;(11110110111) (3667) (1975) (7B7)   ;(11110010000) (3620) (1936) (790)   ;(00010001001) (211) (137) (89)   ;(11110011010) (3632) (1946) (79A)   ;(00001110011) (163) (115) (73)   ;(00000011001) (31) (25) (19)   ;
;896;(00000000101) (5) (5) (05)    ;(00011011010) (332) (218) (DA)   ;(00001010100) (124) (84) (54)   ;(00001001000) (110) (72) (48)   ;(00011010111) (327) (215) (D7)   ;(11110100010) (3642) (1954) (7A2)   ;(11101110110) (3566) (1910) (776)   ;(11110011011) (3633) (1947) (79B)   ;
;904;(11111011001) (3731) (2009) (7D9)    ;(11011010001) (3321) (1745) (6D1)   ;(11111110100) (3764) (2036) (7F4)   ;(00011110100) (364) (244) (F4)   ;(11111010100) (3724) (2004) (7D4)   ;(00000111101) (75) (61) (3D)   ;(11110011101) (3635) (1949) (79D)   ;(11111000000) (3700) (1984) (7C0)   ;
;912;(11100100100) (3444) (1828) (724)    ;(00000101111) (57) (47) (2F)   ;(11101010111) (3527) (1879) (757)   ;(11101101010) (3552) (1898) (76A)   ;(11100010011) (3423) (1811) (713)   ;(11101100000) (3540) (1888) (760)   ;(11101100001) (3541) (1889) (761)   ;(11111010001) (3721) (2001) (7D1)   ;
;920;(11111110000) (3760) (2032) (7F0)    ;(11111111101) (3775) (2045) (7FD)   ;(00001101101) (155) (109) (6D)   ;(00000111011) (73) (59) (3B)   ;(00001011011) (133) (91) (5B)   ;(00000010001) (21) (17) (11)   ;(00001000110) (106) (70) (46)   ;(00000000100) (4) (4) (04)   ;
;928;(11111001101) (3715) (1997) (7CD)    ;(11010111001) (3271) (1721) (6B9)   ;(00010101011) (253) (171) (AB)   ;(11110011001) (3631) (1945) (799)   ;(11100000111) (3407) (1799) (707)   ;(11110100100) (3644) (1956) (7A4)   ;(11100110111) (3467) (1847) (737)   ;(11011110001) (3361) (1777) (6F1)   ;
;936;(00010000001) (201) (129) (81)    ;(00001010100) (124) (84) (54)   ;(00001010101) (125) (85) (55)   ;(00001001001) (111) (73) (49)   ;(00001111110) (176) (126) (7E)   ;(00010011000) (230) (152) (98)   ;(00010000110) (206) (134) (86)   ;(00010000101) (205) (133) (85)   ;
;944;(00001001001) (111) (73) (49)    ;(00001110101) (165) (117) (75)   ;(11101010101) (3525) (1877) (755)   ;(11111100011) (3743) (2019) (7E3)   ;(00010000111) (207) (135) (87)   ;(11110100100) (3644) (1956) (7A4)   ;(11011011010) (3332) (1754) (6DA)   ;(11110011100) (3634) (1948) (79C)   ;
;952;(11111100110) (3746) (2022) (7E6)    ;(11101111110) (3576) (1918) (77E)   ;(11110100101) (3645) (1957) (7A5)   ;(00001010001) (121) (81) (51)   ;(11110110011) (3663) (1971) (7B3)   ;(11111110110) (3766) (2038) (7F6)   ;(11110100101) (3645) (1957) (7A5)   ;(11111100100) (3744) (2020) (7E4)   ;
;960;(00000100101) (45) (37) (25)    ;(00000111100) (74) (60) (3C)   ;(11111100100) (3744) (2020) (7E4)   ;(00001001101) (115) (77) (4D)   ;(00000010101) (25) (21) (15)   ;(11100100100) (3444) (1828) (724)   ;(10001011101) (2135) (1117) (45D)   ;(11100000011) (3403) (1795) (703)   ;
;968;(10101110000) (2560) (1392) (570)    ;(10110100100) (2644) (1444) (5A4)   ;(11011111000) (3370) (1784) (6F8)   ;(11010101010) (3252) (1706) (6AA)   ;(11011001111) (3317) (1743) (6CF)   ;(11111101111) (3757) (2031) (7EF)   ;(11110001110) (3616) (1934) (78E)   ;(11111011101) (3735) (2013) (7DD)   ;
;976;(00000111101) (75) (61) (3D)    ;(11110000100) (3604) (1924) (784)   ;(00001100011) (143) (99) (63)   ;(11100111011) (3473) (1851) (73B)   ;(00010010000) (220) (144) (90)   ;(00100111011) (473) (315) (13B)   ;(11110011010) (3632) (1946) (79A)   ;(00010011111) (237) (159) (9F)   ;
;984;(11101011100) (3534) (1884) (75C)    ;(00001100000) (140) (96) (60)   ;(00100000100) (404) (260) (104)   ;(11111010010) (3722) (2002) (7D2)   ;(00010001000) (210) (136) (88)   ;(00011110101) (365) (245) (F5)   ;(11110011100) (3634) (1948) (79C)   ;(11110100001) (3641) (1953) (7A1)   ;
;992;(00000111101) (75) (61) (3D)    ;(11100000011) (3403) (1795) (703)   ;(11011101010) (3352) (1770) (6EA)   ;(11011101110) (3356) (1774) (6EE)   ;(11100110011) (3463) (1843) (733)   ;(11100101011) (3453) (1835) (72B)   ;(11101111101) (3575) (1917) (77D)   ;(11111101110) (3756) (2030) (7EE)   ;
;1000;(00010110111) (267) (183) (B7)    ;(11101001111) (3517) (1871) (74F)   ;(11001001100) (3114) (1612) (64C)   ;(11010101000) (3250) (1704) (6A8)   ;(10111111010) (2772) (1530) (5FA)   ;(11010101110) (3256) (1710) (6AE)   ;(11111100001) (3741) (2017) (7E1)   ;(00000100001) (41) (33) (21)   ;
;1008;(00001100011) (143) (99) (63)    ;(11101001011) (3513) (1867) (74B)   ;(00001100110) (146) (102) (66)   ;(00100100101) (445) (293) (125)   ;(11100110111) (3467) (1847) (737)   ;(11111000100) (3704) (1988) (7C4)   ;(00100001010) (412) (266) (10A)   ;(11111110100) (3764) (2036) (7F4)   ;
;1016;(00001010001) (121) (81) (51)    ;(00000000000) (0) (0) (00)   ;(11111110000) (3760) (2032) (7F0)   ;(11101100000) (3540) (1888) (760)   ;(11110101100) (3654) (1964) (7AC)   ;(00011001110) (316) (206) (CE)   ;(00011010110) (326) (214) (D6)   ;(11111110101) (3765) (2037) (7F5)   ;
;1024;(00001110101) (165) (117) (75)    ;(00010001111) (217) (143) (8F)   ;(11110101001) (3651) (1961) (7A9)   ;(11111101000) (3750) (2024) (7E8)   ;(11101010010) (3522) (1874) (752)   ;(00011011010) (332) (218) (DA)   ;(11110100011) (3643) (1955) (7A3)   ;(11110100101) (3645) (1957) (7A5)   ;
;1032;(00001001110) (116) (78) (4E)    ;(00010001110) (216) (142) (8E)   ;(00100100011) (443) (291) (123)   ;(00011010110) (326) (214) (D6)   ;(00110110010) (662) (434) (1B2)   ;(00100110101) (465) (309) (135)   ;(00000001011) (13) (11) (0B)   ;(11101100101) (3545) (1893) (765)   ;
;1040;(11010110011) (3263) (1715) (6B3)    ;(11100010101) (3425) (1813) (715)   ;(11110100101) (3645) (1957) (7A5)   ;(11111111001) (3771) (2041) (7F9)   ;(11111110001) (3761) (2033) (7F1)   ;(00001100100) (144) (100) (64)   ;(00010011111) (237) (159) (9F)   ;(00100110010) (462) (306) (132)   ;
;1048;(00000110000) (60) (48) (30)    ;(00000111110) (76) (62) (3E)   ;(00100000000) (400) (256) (100)   ;(11001100001) (3141) (1633) (661)   ;(11110101100) (3654) (1964) (7AC)   ;(00001000100) (104) (68) (44)   ;(11100111000) (3470) (1848) (738)   ;(11101001111) (3517) (1871) (74F)   ;
;1056;(00000100100) (44) (36) (24)    ;(00010011001) (231) (153) (99)   ;(11111011110) (3736) (2014) (7DE)   ;(00000110010) (62) (50) (32)   ;(00010000001) (201) (129) (81)   ;(11110111011) (3673) (1979) (7BB)   ;(00000000100) (4) (4) (04)   ;(11110011100) (3634) (1948) (79C)   ;
;1064;(11110110000) (3660) (1968) (7B0)    ;(00000110100) (64) (52) (34)   ;(00000101101) (55) (45) (2D)   ;(11011111000) (3370) (1784) (6F8)   ;(00001100101) (145) (101) (65)   ;(00011101111) (357) (239) (EF)   ;(00010101100) (254) (172) (AC)   ;(00001101111) (157) (111) (6F)   ;
;1072;(11001000111) (3107) (1607) (647)    ;(11110010100) (3624) (1940) (794)   ;(00001110010) (162) (114) (72)   ;(00000111100) (74) (60) (3C)   ;(11111001100) (3714) (1996) (7CC)   ;(11111001000) (3710) (1992) (7C8)   ;(00011010110) (326) (214) (D6)   ;(00000100010) (42) (34) (22)   ;
;1080;(11110100111) (3647) (1959) (7A7)    ;(11110111110) (3676) (1982) (7BE)   ;(11011011001) (3331) (1753) (6D9)   ;(11100001101) (3415) (1805) (70D)   ;(00011101010) (352) (234) (EA)   ;(11110011110) (3636) (1950) (79E)   ;(10111101110) (2756) (1518) (5EE)   ;(00101011011) (533) (347) (15B)   ;
;1088;(00101101101) (555) (365) (16D)    ;(00010000101) (205) (133) (85)   ;(00011001100) (314) (204) (CC)   ;(00010010110) (226) (150) (96)   ;(00100101001) (451) (297) (129)   ;(11100100110) (3446) (1830) (726)   ;(11101010010) (3522) (1874) (752)   ;(00001011010) (132) (90) (5A)   ;
;1096;(11101010000) (3520) (1872) (750)    ;(11101001011) (3513) (1867) (74B)   ;(11100110100) (3464) (1844) (734)   ;(00010100100) (244) (164) (A4)   ;(00001111101) (175) (125) (7D)   ;(11111100011) (3743) (2019) (7E3)   ;(00011101110) (356) (238) (EE)   ;(00101000010) (502) (322) (142)   ;
;1104;(00000101010) (52) (42) (2A)    ;(11011110010) (3362) (1778) (6F2)   ;(00000100100) (44) (36) (24)   ;(00010100011) (243) (163) (A3)   ;(00000100010) (42) (34) (22)   ;(11111111111) (3777) (2047) (7FF)   ;(11111101101) (3755) (2029) (7ED)   ;(11110111101) (3675) (1981) (7BD)   ;
;1112;(11110110100) (3664) (1972) (7B4)    ;(00010000111) (207) (135) (87)   ;(11110001100) (3614) (1932) (78C)   ;(11111011000) (3730) (2008) (7D8)   ;(00010110010) (262) (178) (B2)   ;(11111100100) (3744) (2020) (7E4)   ;(00000011010) (32) (26) (1A)   ;(00001010110) (126) (86) (56)   ;
;1120;(00010001110) (216) (142) (8E)    ;(00100100110) (446) (294) (126)   ;(00110011111) (637) (415) (19F)   ;(00010110000) (260) (176) (B0)   ;(01000010000) (1020) (528) (210)   ;(00100110111) (467) (311) (137)   ;(11110001111) (3617) (1935) (78F)   ;(11111000010) (3702) (1986) (7C2)   ;
;1128;(00000000011) (3) (3) (03)    ;(00000010111) (27) (23) (17)   ;(11100111001) (3471) (1849) (739)   ;(11110011000) (3630) (1944) (798)   ;(00011110111) (367) (247) (F7)   ;(00001000001) (101) (65) (41)   ;(00000100001) (41) (33) (21)   ;(00000110000) (60) (48) (30)   ;
;1136;(00000111011) (73) (59) (3B)    ;(00000101111) (57) (47) (2F)   ;(00000100110) (46) (38) (26)   ;(00001010010) (122) (82) (52)   ;(00000100011) (43) (35) (23)   ;(11010011111) (3237) (1695) (69F)   ;(11011111011) (3373) (1787) (6FB)   ;(00001101111) (157) (111) (6F)   ;
;1144;(00011100001) (341) (225) (E1)    ;(00000110001) (61) (49) (31)   ;(00001110010) (162) (114) (72)   ;(11100110101) (3465) (1845) (735)   ;(11101010111) (3527) (1879) (757)   ;(11110101010) (3652) (1962) (7AA)   ;(10111101101) (2755) (1517) (5ED)   ;(11000000001) (3001) (1537) (601)   ;
;1152;(11101001111) (3517) (1871) (74F)    ;(00001101111) (157) (111) (6F)   ;(00001100110) (146) (102) (66)   ;(11111000100) (3704) (1988) (7C4)   ;(11111101000) (3750) (2024) (7E8)   ;(00000110011) (63) (51) (33)   ;(00001000100) (104) (68) (44)   ;(11101101010) (3552) (1898) (76A)   ;
;1160;(00010101011) (253) (171) (AB)    ;(00100000110) (406) (262) (106)   ;(11110100100) (3644) (1956) (7A4)   ;(00000000011) (3) (3) (03)   ;(00000000010) (2) (2) (02)   ;(00010010011) (223) (147) (93)   ;(00000111001) (71) (57) (39)   ;(00000111110) (76) (62) (3E)   ;
;1168;(00001001111) (117) (79) (4F)    ;(00000100110) (46) (38) (26)   ;(00001010000) (120) (80) (50)   ;(00011000000) (300) (192) (C0)   ;(00001111010) (172) (122) (7A)   ;(00000100101) (45) (37) (25)   ;(11111010000) (3720) (2000) (7D0)   ;(11001001110) (3116) (1614) (64E)   ;
;1176;(11000011101) (3035) (1565) (61D)    ;(00011001010) (312) (202) (CA)   ;(11110101000) (3650) (1960) (7A8)   ;(10110001110) (2616) (1422) (58E)   ;(00011100010) (342) (226) (E2)   ;(00000110011) (63) (51) (33)   ;(00000110110) (66) (54) (36)   ;(00110001101) (615) (397) (18D)   ;
;1184;(00101000010) (502) (322) (142)    ;(00011010010) (322) (210) (D2)   ;(00010100110) (246) (166) (A6)   ;(00000100111) (47) (39) (27)   ;(00000111110) (76) (62) (3E)   ;(11111111110) (3776) (2046) (7FE)   ;(00001000010) (102) (66) (42)   ;(11100001000) (3410) (1800) (708)   ;
;1192;(11110110110) (3666) (1974) (7B6)    ;(11101010001) (3521) (1873) (751)   ;(00000000001) (1) (1) (01)   ;(11111100010) (3742) (2018) (7E2)   ;(00000111100) (74) (60) (3C)   ;(00001000000) (100) (64) (40)   ;(00010000010) (202) (130) (82)   ;(00001111010) (172) (122) (7A)   ;
;1200;(00001001101) (115) (77) (4D)    ;(00000010110) (26) (22) (16)   ;(11111001111) (3717) (1999) (7CF)   ;(11101000100) (3504) (1860) (744)   ;(00001010111) (127) (87) (57)   ;(11101100101) (3545) (1893) (765)   ;(00001111010) (172) (122) (7A)   ;(11101101001) (3551) (1897) (769)   ;
;1208;(00011000011) (303) (195) (C3)    ;(00001110010) (162) (114) (72)   ;(11111101101) (3755) (2029) (7ED)   ;(00000000010) (2) (2) (02)   ;(00001001101) (115) (77) (4D)   ;(00001011000) (130) (88) (58)   ;(00000101110) (56) (46) (2E)   ;(00010010100) (224) (148) (94)   ;
;1216;(11011010000) (3320) (1744) (6D0)    ;(11100000000) (3400) (1792) (700)   ;(00011001110) (316) (206) (CE)   ;(11011011010) (3332) (1754) (6DA)   ;(00000001000) (10) (8) (08)   ;(00010101101) (255) (173) (AD)   ;(00000110001) (61) (49) (31)   ;(00001011011) (133) (91) (5B)   ;
;1224;(11111111101) (3775) (2045) (7FD)    ;(00010010011) (223) (147) (93)   ;(00100010111) (427) (279) (117)   ;(11111010101) (3725) (2005) (7D5)   ;(00000111111) (77) (63) (3F)   ;(00011111011) (373) (251) (FB)   ;(00010011010) (232) (154) (9A)   ;(00001011101) (135) (93) (5D)   ;
;1232;(00001110011) (163) (115) (73)    ;(00000100001) (41) (33) (21)   ;(00000110011) (63) (51) (33)   ;(00000101001) (51) (41) (29)   ;(00001011110) (136) (94) (5E)   ;(00000100101) (45) (37) (25)   ;(11101010100) (3524) (1876) (754)   ;(11111101011) (3753) (2027) (7EB)   ;
;1240;(11101110111) (3567) (1911) (777)    ;(11110010101) (3625) (1941) (795)   ;(00001100000) (140) (96) (60)   ;(00011010000) (320) (208) (D0)   ;(00011010010) (322) (210) (D2)   ;(11111110010) (3762) (2034) (7F2)   ;(00001010111) (127) (87) (57)   ;(00101111011) (573) (379) (17B)   ;
;1248;(00011101100) (354) (236) (EC)    ;(00101100001) (541) (353) (161)   ;(00110010011) (623) (403) (193)   ;(00001101110) (156) (110) (6E)   ;(11110111001) (3671) (1977) (7B9)   ;(00001010010) (122) (82) (52)   ;(00010001011) (213) (139) (8B)   ;(11110000100) (3604) (1924) (784)   ;
;1256;(11110110110) (3666) (1974) (7B6)    ;(00001010101) (125) (85) (55)   ;(11101010010) (3522) (1874) (752)   ;(11111001000) (3710) (1992) (7C8)   ;(00000011011) (33) (27) (1B)   ;(11101101111) (3557) (1903) (76F)   ;(11111110100) (3764) (2036) (7F4)   ;(00010110000) (260) (176) (B0)   ;
;1264;(00000010101) (25) (21) (15)    ;(11111111110) (3776) (2046) (7FE)   ;(11111000100) (3704) (1988) (7C4)   ;(00010001001) (211) (137) (89)   ;(00001110111) (167) (119) (77)   ;(11111101110) (3756) (2030) (7EE)   ;(00011110111) (367) (247) (F7)   ;(00010001010) (212) (138) (8A)   ;
;1272;(00010011000) (230) (152) (98)    ;(00010010110) (226) (150) (96)   ;(00011111110) (376) (254) (FE)   ;(00010100100) (244) (164) (A4)   ;(00010001100) (214) (140) (8C)   ;(00010010010) (222) (146) (92)   ;(11111101100) (3754) (2028) (7EC)   ;(00000001001) (11) (9) (09)   ;
;1280;(11110011011) (3633) (1947) (79B)    ;(00001010000) (120) (80) (50)   ;(11111010001) (3721) (2001) (7D1)   ;(00000100010) (42) (34) (22)   ;(00000001000) (10) (8) (08)   ;(00000010010) (22) (18) (12)   ;(11101010010) (3522) (1874) (752)   ;(00000001000) (10) (8) (08)   ;
;1288;(11110101000) (3650) (1960) (7A8)    ;(11110110110) (3666) (1974) (7B6)   ;(00100100000) (440) (288) (120)   ;(00000110101) (65) (53) (35)   ;(11111010110) (3726) (2006) (7D6)   ;(00000101101) (55) (45) (2D)   ;(00001010110) (126) (86) (56)   ;(00000110101) (65) (53) (35)   ;
;1296;(11110100110) (3646) (1958) (7A6)    ;(11100111111) (3477) (1855) (73F)   ;(00000000000) (0) (0) (00)   ;(00001001100) (114) (76) (4C)   ;(11100110111) (3467) (1847) (737)   ;(11111000101) (3705) (1989) (7C5)   ;(11111111010) (3772) (2042) (7FA)   ;(11101101100) (3554) (1900) (76C)   ;
;1304;(11110001110) (3616) (1934) (78E)    ;(00001101110) (156) (110) (6E)   ;(00001011101) (135) (93) (5D)   ;(11111110000) (3760) (2032) (7F0)   ;(11111010101) (3725) (2005) (7D5)   ;(00001100101) (145) (101) (65)   ;(00000000101) (5) (5) (05)   ;(11110111100) (3674) (1980) (7BC)   ;
;1312;(11111001011) (3713) (1995) (7CB)    ;(11111101101) (3755) (2029) (7ED)   ;(00000001010) (12) (10) (0A)   ;(00001110111) (167) (119) (77)   ;(00001011000) (130) (88) (58)   ;(00000111001) (71) (57) (39)   ;(00010000010) (202) (130) (82)   ;(00010111101) (275) (189) (BD)   ;
;1320;(00011001001) (311) (201) (C9)    ;(00000100000) (40) (32) (20)   ;(00000011110) (36) (30) (1E)   ;(00000001101) (15) (13) (0D)   ;(11111011110) (3736) (2014) (7DE)   ;(11110011110) (3636) (1950) (79E)   ;(11110101001) (3651) (1961) (7A9)   ;(11110010011) (3623) (1939) (793)   ;
;1328;(11011110100) (3364) (1780) (6F4)    ;(11010010110) (3226) (1686) (696)   ;(11111110110) (3766) (2038) (7F6)   ;(00010000010) (202) (130) (82)   ;(00000101101) (55) (45) (2D)   ;(00001100101) (145) (101) (65)   ;(11101111100) (3574) (1916) (77C)   ;(11101101001) (3551) (1897) (769)   ;
;1336;(11111100101) (3745) (2021) (7E5)    ;(00010000100) (204) (132) (84)   ;(11111100111) (3747) (2023) (7E7)   ;(00001001011) (113) (75) (4B)   ;(00010000010) (202) (130) (82)   ;(00010001000) (210) (136) (88)   ;(00010000101) (205) (133) (85)   ;(00001001111) (117) (79) (4F)   ;
;1344;(11111111110) (3776) (2046) (7FE)    ;(00000010001) (21) (17) (11)   ;(00010100001) (241) (161) (A1)   ;(11111101011) (3753) (2027) (7EB)   ;(11110101010) (3652) (1962) (7AA)   ;(00001001000) (110) (72) (48)   ;(00010100111) (247) (167) (A7)   ;(00000001101) (15) (13) (0D)   ;
;1352;(00011011111) (337) (223) (DF)    ;(00101101011) (553) (363) (16B)   ;(11111000000) (3700) (1984) (7C0)   ;(00001111101) (175) (125) (7D)   ;(00110011011) (633) (411) (19B)   ;(00011100011) (343) (227) (E3)   ;(11100101101) (3455) (1837) (72D)   ;(11110000101) (3605) (1925) (785)   ;
;1360;(00001100110) (146) (102) (66)    ;(00011010110) (326) (214) (D6)   ;(00100010111) (427) (279) (117)   ;(11111011111) (3737) (2015) (7DF)   ;(00000011001) (31) (25) (19)   ;(00101100101) (545) (357) (165)   ;(11111111011) (3773) (2043) (7FB)   ;(11101110111) (3567) (1911) (777)   ;
;1368;(00011010101) (325) (213) (D5)    ;(00000110011) (63) (51) (33)   ;(00000110000) (60) (48) (30)   ;(11111011000) (3730) (2008) (7D8)   ;(11110000001) (3601) (1921) (781)   ;(00010010001) (221) (145) (91)   ;(11111101110) (3756) (2030) (7EE)   ;(11110011111) (3637) (1951) (79F)   ;
;1376;(11110101011) (3653) (1963) (7AB)    ;(11110001111) (3617) (1935) (78F)   ;(00010010100) (224) (148) (94)   ;(00000101010) (52) (42) (2A)   ;(11111001001) (3711) (1993) (7C9)   ;(11111011000) (3730) (2008) (7D8)   ;(00000110101) (65) (53) (35)   ;(11101111010) (3572) (1914) (77A)   ;
;1384;(00001001101) (115) (77) (4D)    ;(11111000011) (3703) (1987) (7C3)   ;(11111010010) (3722) (2002) (7D2)   ;(11110110001) (3661) (1969) (7B1)   ;(11110100001) (3641) (1953) (7A1)   ;(11111001010) (3712) (1994) (7CA)   ;(11101110110) (3566) (1910) (776)   ;(11110000011) (3603) (1923) (783)   ;
;1392;(00010100000) (240) (160) (A0)    ;(11110101110) (3656) (1966) (7AE)   ;(11100101110) (3456) (1838) (72E)   ;(00000000100) (4) (4) (04)   ;(11100010000) (3420) (1808) (710)   ;(00010010100) (224) (148) (94)   ;(00100000001) (401) (257) (101)   ;(00001000101) (105) (69) (45)   ;
;1400;(11111010000) (3720) (2000) (7D0)    ;(11100001101) (3415) (1805) (70D)   ;(00011010001) (321) (209) (D1)   ;(11100010011) (3423) (1811) (713)   ;(11011100111) (3347) (1767) (6E7)   ;(00001000100) (104) (68) (44)   ;(00010000010) (202) (130) (82)   ;(11111110010) (3762) (2034) (7F2)   ;
;1408;(00001110010) (162) (114) (72)    ;(00000110110) (66) (54) (36)   ;(11100101111) (3457) (1839) (72F)   ;(00001010111) (127) (87) (57)   ;(11111000000) (3700) (1984) (7C0)   ;(11011110100) (3364) (1780) (6F4)   ;(11110100010) (3642) (1954) (7A2)   ;(00011110110) (366) (246) (F6)   ;
;1416;(11101111110) (3576) (1918) (77E)    ;(00100001000) (410) (264) (108)   ;(00011101011) (353) (235) (EB)   ;(11010110010) (3262) (1714) (6B2)   ;(00010111000) (270) (184) (B8)   ;(11111010100) (3724) (2004) (7D4)   ;(11011111001) (3371) (1785) (6F9)   ;(00011010000) (320) (208) (D0)   ;
;1424;(11111111001) (3771) (2041) (7F9)    ;(11110110001) (3661) (1969) (7B1)   ;(11100110001) (3461) (1841) (731)   ;(11100101010) (3452) (1834) (72A)   ;(11011101011) (3353) (1771) (6EB)   ;(11101100100) (3544) (1892) (764)   ;(11111000010) (3702) (1986) (7C2)   ;(11100111111) (3477) (1855) (73F)   ;
;1432;(11101111010) (3572) (1914) (77A)    ;(00010011100) (234) (156) (9C)   ;(00000101110) (56) (46) (2E)   ;(00001111011) (173) (123) (7B)   ;(00010100000) (240) (160) (A0)   ;(11010011101) (3235) (1693) (69D)   ;(00011101001) (351) (233) (E9)   ;(11111110011) (3763) (2035) (7F3)   ;
;1440;(11011111001) (3371) (1785) (6F9)    ;(11111110010) (3762) (2034) (7F2)   ;(00001010011) (123) (83) (53)   ;(11110101110) (3656) (1966) (7AE)   ;(00000001110) (16) (14) (0E)   ;(11010010101) (3225) (1685) (695)   ;(11011010000) (3320) (1744) (6D0)   ;(11110010100) (3624) (1940) (794)   ;
;1448;(10111100111) (2747) (1511) (5E7)    ;(00011100110) (346) (230) (E6)   ;(11111101010) (3752) (2026) (7EA)   ;(00010011000) (230) (152) (98)   ;(11110100001) (3641) (1953) (7A1)   ;(11101101100) (3554) (1900) (76C)   ;(00010001101) (215) (141) (8D)   ;(00011100110) (346) (230) (E6)   ;
;1456;(00000011010) (32) (26) (1A)    ;(00011000100) (304) (196) (C4)   ;(11111001000) (3710) (1992) (7C8)   ;(11101111100) (3574) (1916) (77C)   ;(11100111001) (3471) (1849) (739)   ;(00001011000) (130) (88) (58)   ;(11011011011) (3333) (1755) (6DB)   ;(00010011010) (232) (154) (9A)   ;
;1464;(00010101111) (257) (175) (AF)    ;(00001010111) (127) (87) (57)   ;(00011011111) (337) (223) (DF)   ;(11110111001) (3671) (1977) (7B9)   ;(00011000001) (301) (193) (C1)   ;(11111110011) (3763) (2035) (7F3)   ;(11110010010) (3622) (1938) (792)   ;(00101011001) (531) (345) (159)   ;
;1472;(11111010110) (3726) (2006) (7D6)    ;(11101110010) (3562) (1906) (772)   ;(01000111101) (1075) (573) (23D)   ;(11101001101) (3515) (1869) (74D)   ;(11101010001) (3521) (1873) (751)   ;(00001110100) (164) (116) (74)   ;(11010010011) (3223) (1683) (693)   ;(11100101100) (3454) (1836) (72C)   ;
;1480;(00000101000) (50) (40) (28)    ;(11010001101) (3215) (1677) (68D)   ;(11110000001) (3601) (1921) (781)   ;(00010101010) (252) (170) (AA)   ;(11100100110) (3446) (1830) (726)   ;(00000100010) (42) (34) (22)   ;(11111000110) (3706) (1990) (7C6)   ;(11101100100) (3544) (1892) (764)   ;
;1488;(11111110111) (3767) (2039) (7F7)    ;(00000110001) (61) (49) (31)   ;(11101101000) (3550) (1896) (768)   ;(00001010110) (126) (86) (56)   ;(00001001111) (117) (79) (4F)   ;(11101101110) (3556) (1902) (76E)   ;(11111000001) (3701) (1985) (7C1)   ;(00001001000) (110) (72) (48)   ;
;1496;(11110011001) (3631) (1945) (799)    ;(11101101011) (3553) (1899) (76B)   ;(11111000111) (3707) (1991) (7C7)   ;(11111001111) (3717) (1999) (7CF)   ;(11100111100) (3474) (1852) (73C)   ;(00000011100) (34) (28) (1C)   ;(11111000100) (3704) (1988) (7C4)   ;(11111111001) (3771) (2041) (7F9)   ;
;1504;(00010000101) (205) (133) (85)    ;(11101110000) (3560) (1904) (770)   ;(11101011011) (3533) (1883) (75B)   ;(00000011000) (30) (24) (18)   ;(11101011111) (3537) (1887) (75F)   ;(11110011011) (3633) (1947) (79B)   ;(11111111100) (3774) (2044) (7FC)   ;(00010010011) (223) (147) (93)   ;
;1512;(00000000101) (5) (5) (05)    ;(00001010000) (120) (80) (50)   ;(11110110101) (3665) (1973) (7B5)   ;(11110011000) (3630) (1944) (798)   ;(11110101000) (3650) (1960) (7A8)   ;(11111110101) (3765) (2037) (7F5)   ;(11111101101) (3755) (2029) (7ED)   ;(11110110100) (3664) (1972) (7B4)   ;
;1520;(11111000011) (3703) (1987) (7C3)    ;(11111110000) (3760) (2032) (7F0)   ;(00000010111) (27) (23) (17)   ;(00000111100) (74) (60) (3C)   ;(00001000100) (104) (68) (44)   ;(11111110100) (3764) (2036) (7F4)   ;(00000101011) (53) (43) (2B)   ;(00001000110) (106) (70) (46)   ;
;1528;(11111110010) (3762) (2034) (7F2)    ;(11110111010) (3672) (1978) (7BA)   ;(00010010000) (220) (144) (90)   ;(00010101011) (253) (171) (AB)   ;(00001001010) (112) (74) (4A)   ;(00001101101) (155) (109) (6D)   ;(00100110011) (463) (307) (133)   ;(00011100110) (346) (230) (E6)   ;
;1536;(00000100101) (45) (37) (25)    ;(00100100100) (444) (292) (124)   ;(00001111101) (175) (125) (7D)   ;(00011001101) (315) (205) (CD)   ;(00010010011) (223) (147) (93)   ;(11110101101) (3655) (1965) (7AD)   ;(00000000011) (3) (3) (03)   ;(00101100001) (541) (353) (161)   ;
;1544;(00001011110) (136) (94) (5E)    ;(11111001101) (3715) (1997) (7CD)   ;(11111000111) (3707) (1991) (7C7)   ;(11111010110) (3726) (2006) (7D6)   ;(00000100000) (40) (32) (20)   ;(00000110111) (67) (55) (37)   ;(11110101101) (3655) (1965) (7AD)   ;(11111110111) (3767) (2039) (7F7)   ;
;1552;(11111010000) (3720) (2000) (7D0)    ;(11111010110) (3726) (2006) (7D6)   ;(11110011011) (3633) (1947) (79B)   ;(11100010010) (3422) (1810) (712)   ;(11001001110) (3116) (1614) (64E)   ;(11110001111) (3617) (1935) (78F)   ;(00000010100) (24) (20) (14)   ;(00001110011) (163) (115) (73)   ;
;1560;(11110000101) (3605) (1925) (785)    ;(00010011101) (235) (157) (9D)   ;(11101111101) (3575) (1917) (77D)   ;(11111111101) (3775) (2045) (7FD)   ;(11011101011) (3353) (1771) (6EB)   ;(11011000101) (3305) (1733) (6C5)   ;(00010111001) (271) (185) (B9)   ;(00010100110) (246) (166) (A6)   ;
;1568;(00011011001) (331) (217) (D9)    ;(00101001101) (515) (333) (14D)   ;(11100000101) (3405) (1797) (705)   ;(11101100101) (3545) (1893) (765)   ;(00000000111) (7) (7) (07)   ;(00000101001) (51) (41) (29)   ;(00001001011) (113) (75) (4B)   ;(00011110110) (366) (246) (F6)   ;
;1576;(11110010010) (3622) (1938) (792)    ;(11111100000) (3740) (2016) (7E0)   ;(11111101100) (3754) (2028) (7EC)   ;(11010111101) (3275) (1725) (6BD)   ;(11011011010) (3332) (1754) (6DA)   ;(11101101111) (3557) (1903) (76F)   ;(11010111101) (3275) (1725) (6BD)   ;(11100010010) (3422) (1810) (712)   ;
;1584;(11111001010) (3712) (1994) (7CA)    ;(00000001001) (11) (9) (09)   ;(00010001001) (211) (137) (89)   ;(11110000000) (3600) (1920) (780)   ;(11110110001) (3661) (1969) (7B1)   ;(11110001000) (3610) (1928) (788)   ;(11100111101) (3475) (1853) (73D)   ;(11010100010) (3242) (1698) (6A2)   ;
;1592;(11011001111) (3317) (1743) (6CF)    ;(11111011001) (3731) (2009) (7D9)   ;(00010010011) (223) (147) (93)   ;(11111010110) (3726) (2006) (7D6)   ;(11111001110) (3716) (1998) (7CE)   ;(00000110100) (64) (52) (34)   ;(00010011011) (233) (155) (9B)   ;(00010101110) (256) (174) (AE)   ;
;1600;(00010000101) (205) (133) (85)    ;(00010000001) (201) (129) (81)   ;(00011011011) (333) (219) (DB)   ;(00000001100) (14) (12) (0C)   ;(11111111001) (3771) (2041) (7F9)   ;(00001101011) (153) (107) (6B)   ;(00000010000) (20) (16) (10)   ;(00000011111) (37) (31) (1F)   ;
;1608;(00010100111) (247) (167) (A7)    ;(00011011111) (337) (223) (DF)   ;(00001000111) (107) (71) (47)   ;(00000101100) (54) (44) (2C)   ;(11110100111) (3647) (1959) (7A7)   ;(11100110110) (3466) (1846) (736)   ;(00000010000) (20) (16) (10)   ;(11111110011) (3763) (2035) (7F3)   ;
;1616;(00001110010) (162) (114) (72)    ;(00001111000) (170) (120) (78)   ;(00001001011) (113) (75) (4B)   ;(00000110111) (67) (55) (37)   ;(00000101001) (51) (41) (29)   ;(11100011111) (3437) (1823) (71F)   ;(11111011100) (3734) (2012) (7DC)   ;(00000001010) (12) (10) (0A)   ;
;1624;(00010001100) (214) (140) (8C)    ;(00000111101) (75) (61) (3D)   ;(00001111110) (176) (126) (7E)   ;(11110110110) (3666) (1974) (7B6)   ;(11110111011) (3673) (1979) (7BB)   ;(11101100101) (3545) (1893) (765)   ;(00100100101) (445) (293) (125)   ;(00100111001) (471) (313) (139)   ;
;1632;(00011001010) (312) (202) (CA)    ;(00100111111) (477) (319) (13F)   ;(00110010110) (626) (406) (196)   ;(00000001101) (15) (13) (0D)   ;(11110010110) (3626) (1942) (796)   ;(11111010101) (3725) (2005) (7D5)   ;(11101010101) (3525) (1877) (755)   ;(11111001010) (3712) (1994) (7CA)   ;
;1640;(00000000010) (2) (2) (02)    ;(00001101110) (156) (110) (6E)   ;(11101110101) (3565) (1909) (775)   ;(11011001000) (3310) (1736) (6C8)   ;(11111010101) (3725) (2005) (7D5)   ;(00001001101) (115) (77) (4D)   ;(00011001101) (315) (205) (CD)   ;(00100001011) (413) (267) (10B)   ;
;1648;(11110011001) (3631) (1945) (799)    ;(11111111011) (3773) (2043) (7FB)   ;(11011111010) (3372) (1786) (6FA)   ;(00010110100) (264) (180) (B4)   ;(11111110101) (3765) (2037) (7F5)   ;(00000110111) (67) (55) (37)   ;(00000101010) (52) (42) (2A)   ;(11101100011) (3543) (1891) (763)   ;
;1656;(11110010001) (3621) (1937) (791)    ;(11100001011) (3413) (1803) (70B)   ;(00000101000) (50) (40) (28)   ;(00000100000) (40) (32) (20)   ;(00001011001) (131) (89) (59)   ;(11111000110) (3706) (1990) (7C6)   ;(00000110010) (62) (50) (32)   ;(11111110010) (3762) (2034) (7F2)   ;
;1664;(00001101110) (156) (110) (6E)    ;(11111111011) (3773) (2043) (7FB)   ;(00000000111) (7) (7) (07)   ;(00011001000) (310) (200) (C8)   ;(11110100110) (3646) (1958) (7A6)   ;(00000110000) (60) (48) (30)   ;(11111100110) (3746) (2022) (7E6)   ;(00010011100) (234) (156) (9C)   ;
;1672;(00011011101) (335) (221) (DD)    ;(11111011000) (3730) (2008) (7D8)   ;(00010000111) (207) (135) (87)   ;(00000110110) (66) (54) (36)   ;(11100010100) (3424) (1812) (714)   ;(11101000111) (3507) (1863) (747)   ;(11101101000) (3550) (1896) (768)   ;(11110000110) (3606) (1926) (786)   ;
;1680;(00000010111) (27) (23) (17)    ;(00001011010) (132) (90) (5A)   ;(00000100101) (45) (37) (25)   ;(11111101010) (3752) (2026) (7EA)   ;(00010101000) (250) (168) (A8)   ;(11111011001) (3731) (2009) (7D9)   ;(11110111010) (3672) (1978) (7BA)   ;(00001100101) (145) (101) (65)   ;
;1688;(00000111110) (76) (62) (3E)    ;(00010111000) (270) (184) (B8)   ;(00001110001) (161) (113) (71)   ;(00010001110) (216) (142) (8E)   ;(00010101101) (255) (173) (AD)   ;(00001101111) (157) (111) (6F)   ;(00001111101) (175) (125) (7D)   ;(00001010011) (123) (83) (53)   ;
;1696;(00000001011) (13) (11) (0B)    ;(00001100001) (141) (97) (61)   ;(00011000101) (305) (197) (C5)   ;(00010010000) (220) (144) (90)   ;(00001111001) (171) (121) (79)   ;(00101010101) (525) (341) (155)   ;(11101010010) (3522) (1874) (752)   ;(11110111100) (3674) (1980) (7BC)   ;
;1704;(00001010011) (123) (83) (53)    ;(11111011011) (3733) (2011) (7DB)   ;(11100011100) (3434) (1820) (71C)   ;(00001011101) (135) (93) (5D)   ;(00000111101) (75) (61) (3D)   ;(11111111101) (3775) (2045) (7FD)   ;(11111111001) (3771) (2041) (7F9)   ;(11101111011) (3573) (1915) (77B)   ;
;1712;(11100010100) (3424) (1812) (714)    ;(11111100110) (3746) (2022) (7E6)   ;(11100101101) (3455) (1837) (72D)   ;(11100011100) (3434) (1820) (71C)   ;(11010111000) (3270) (1720) (6B8)   ;(11100101111) (3457) (1839) (72F)   ;(00001001111) (117) (79) (4F)   ;(11110001000) (3610) (1928) (788)   ;
;1720;(11110111001) (3671) (1977) (7B9)    ;(11100010010) (3422) (1810) (712)   ;(11101101011) (3553) (1899) (76B)   ;(11110011010) (3632) (1946) (79A)   ;(11100101110) (3456) (1838) (72E)   ;(11111110101) (3765) (2037) (7F5)   ;(00010011111) (237) (159) (9F)   ;(00001111010) (172) (122) (7A)   ;
;1728;(00010010111) (227) (151) (97)    ;(11101110011) (3563) (1907) (773)   ;(11111111101) (3775) (2045) (7FD)   ;(11110100001) (3641) (1953) (7A1)   ;(00000100001) (41) (33) (21)   ;(00000100001) (41) (33) (21)   ;(00001010011) (123) (83) (53)   ;(11110000000) (3600) (1920) (780)   ;
;1736;(00010000110) (206) (134) (86)    ;(00100100010) (442) (290) (122)   ;(11100110110) (3466) (1846) (736)   ;(11111110001) (3761) (2033) (7F1)   ;(11111101010) (3752) (2026) (7EA)   ;(11111111110) (3776) (2046) (7FE)   ;(11110000001) (3601) (1921) (781)   ;(00000000100) (4) (4) (04)   ;
;1744;(00000110111) (67) (55) (37)    ;(00011000111) (307) (199) (C7)   ;(00010110110) (266) (182) (B6)   ;(11111000011) (3703) (1987) (7C3)   ;(11110100000) (3640) (1952) (7A0)   ;(11110000001) (3601) (1921) (781)   ;(11110010110) (3626) (1942) (796)   ;(00000110011) (63) (51) (33)   ;
;1752;(11111001000) (3710) (1992) (7C8)    ;(00010000011) (203) (131) (83)   ;(00001110001) (161) (113) (71)   ;(00000010010) (22) (18) (12)   ;(00000001110) (16) (14) (0E)   ;(00010101010) (252) (170) (AA)   ;(00001011011) (133) (91) (5B)   ;(11101001110) (3516) (1870) (74E)   ;
;1760;(00010000100) (204) (132) (84)    ;(11111101000) (3750) (2024) (7E8)   ;(11111100000) (3740) (2016) (7E0)   ;(11111001110) (3716) (1998) (7CE)   ;(11111001101) (3715) (1997) (7CD)   ;(11111001100) (3714) (1996) (7CC)   ;(00000010011) (23) (19) (13)   ;(00001111010) (172) (122) (7A)   ;
;1768;(11111110001) (3761) (2033) (7F1)    ;(00000100011) (43) (35) (23)   ;(00001001010) (112) (74) (4A)   ;(11110011100) (3634) (1948) (79C)   ;(00000110111) (67) (55) (37)   ;(00000100010) (42) (34) (22)   ;(11111000001) (3701) (1985) (7C1)   ;(11111100111) (3747) (2023) (7E7)   ;
;1776;(00000001011) (13) (11) (0B)    ;(11111010001) (3721) (2001) (7D1)   ;(00000110101) (65) (53) (35)   ;(11110011001) (3631) (1945) (799)   ;(11101111011) (3573) (1915) (77B)   ;(11111100011) (3743) (2019) (7E3)   ;(11111001010) (3712) (1994) (7CA)   ;(00100000011) (403) (259) (103)   ;
;1784;(11001010101) (3125) (1621) (655)    ;(11001110111) (3167) (1655) (677)   ;(11011111010) (3372) (1786) (6FA)   ;(10001011101) (2135) (1117) (45D)   ;(11110111001) (3671) (1977) (7B9)   ;(10101000100) (2504) (1348) (544)   ;(11011111011) (3373) (1787) (6FB)   ;(00011101000) (350) (232) (E8)   ;
;1792;(00011001000) (310) (200) (C8)    ;(11101101010) (3552) (1898) (76A)   ;(11110100101) (3645) (1957) (7A5)   ;(11110010010) (3622) (1938) (792)   ;(11111010011) (3723) (2003) (7D3)   ;(00001001111) (117) (79) (4F)   ;(00011101111) (357) (239) (EF)   ;(00000010111) (27) (23) (17)   ;
;1800;(00011100101) (345) (229) (E5)    ;(00001010110) (126) (86) (56)   ;(00010100000) (240) (160) (A0)   ;(00011010101) (325) (213) (D5)   ;(00001000111) (107) (71) (47)   ;(00010110010) (262) (178) (B2)   ;(11111000100) (3704) (1988) (7C4)   ;(11110111010) (3672) (1978) (7BA)   ;
;1808;(00000011100) (34) (28) (1C)    ;(00001010000) (120) (80) (50)   ;(00011001010) (312) (202) (CA)   ;(00001001110) (116) (78) (4E)   ;(11110110100) (3664) (1972) (7B4)   ;(11111000100) (3704) (1988) (7C4)   ;(00010100101) (245) (165) (A5)   ;(11111100101) (3745) (2021) (7E5)   ;
;1816;(00000001010) (12) (10) (0A)    ;(11101100100) (3544) (1892) (764)   ;(00001110011) (163) (115) (73)   ;(00100000111) (407) (263) (107)   ;(00000000100) (4) (4) (04)   ;(11111000001) (3701) (1985) (7C1)   ;(11110000001) (3601) (1921) (781)   ;(00000110111) (67) (55) (37)   ;
;1824;(00000110110) (66) (54) (36)    ;(11011001001) (3311) (1737) (6C9)   ;(00010010010) (222) (146) (92)   ;(00101001001) (511) (329) (149)   ;(00001111001) (171) (121) (79)   ;(00000100111) (47) (39) (27)   ;(11111011100) (3734) (2012) (7DC)   ;(11101101110) (3556) (1902) (76E)   ;
;1832;(11110100101) (3645) (1957) (7A5)    ;(11101101011) (3553) (1899) (76B)   ;(00000011111) (37) (31) (1F)   ;(00010010110) (226) (150) (96)   ;(00010111010) (272) (186) (BA)   ;(00010011101) (235) (157) (9D)   ;(11111010111) (3727) (2007) (7D7)   ;(11101000110) (3506) (1862) (746)   ;
;1840;(11111010110) (3726) (2006) (7D6)    ;(11101010100) (3524) (1876) (754)   ;(11100110010) (3462) (1842) (732)   ;(00010010010) (222) (146) (92)   ;(00001101101) (155) (109) (6D)   ;(00000101000) (50) (40) (28)   ;(11111000001) (3701) (1985) (7C1)   ;(11110101110) (3656) (1966) (7AE)   ;
;1848;(00000101010) (52) (42) (2A)    ;(11101011110) (3536) (1886) (75E)   ;(11010101100) (3254) (1708) (6AC)   ;(11001100000) (3140) (1632) (660)   ;(11111000011) (3703) (1987) (7C3)   ;(11110000110) (3606) (1926) (786)   ;(11100011000) (3430) (1816) (718)   ;(00010101111) (257) (175) (AF)   ;
;1856;(11111101010) (3752) (2026) (7EA)    ;(11111010001) (3721) (2001) (7D1)   ;(11111000001) (3701) (1985) (7C1)   ;(00000111011) (73) (59) (3B)   ;(11101011110) (3536) (1886) (75E)   ;(00001011111) (137) (95) (5F)   ;(00001100010) (142) (98) (62)   ;(11111111110) (3776) (2046) (7FE)   ;
;1864;(00000000111) (7) (7) (07)    ;(00001000111) (107) (71) (47)   ;(00000000111) (7) (7) (07)   ;(00011000011) (303) (195) (C3)   ;(00001010100) (124) (84) (54)   ;(11111110010) (3762) (2034) (7F2)   ;(00010111101) (275) (189) (BD)   ;(00001001101) (115) (77) (4D)   ;
;1872;(00000011100) (34) (28) (1C)    ;(00001010011) (123) (83) (53)   ;(11110011100) (3634) (1948) (79C)   ;(11110100110) (3646) (1958) (7A6)   ;(00001100001) (141) (97) (61)   ;(00001010011) (123) (83) (53)   ;(00000111011) (73) (59) (3B)   ;(00000011001) (31) (25) (19)   ;
;1880;(11110111001) (3671) (1977) (7B9)    ;(00000101000) (50) (40) (28)   ;(00001010110) (126) (86) (56)   ;(00000000001) (1) (1) (01)   ;(11101101001) (3551) (1897) (769)   ;(00001010111) (127) (87) (57)   ;(00001000010) (102) (66) (42)   ;(00001000110) (106) (70) (46)   ;
;1888;(11110101100) (3654) (1964) (7AC)    ;(00000110100) (64) (52) (34)   ;(00010011000) (230) (152) (98)   ;(00010000110) (206) (134) (86)   ;(11111111111) (3777) (2047) (7FF)   ;(00000010001) (21) (17) (11)   ;(00001010000) (120) (80) (50)   ;(00001111000) (170) (120) (78)   ;
;1896;(11111000111) (3707) (1991) (7C7)    ;(00000000000) (0) (0) (00)   ;(11110000111) (3607) (1927) (787)   ;(11110001101) (3615) (1933) (78D)   ;(11110000001) (3601) (1921) (781)   ;(11110111110) (3676) (1982) (7BE)   ;(11110101000) (3650) (1960) (7A8)   ;(11110100101) (3645) (1957) (7A5)   ;
;1904;(11101011001) (3531) (1881) (759)    ;(11111000101) (3705) (1989) (7C5)   ;(00000010001) (21) (17) (11)   ;(11110111101) (3675) (1981) (7BD)   ;(11110111001) (3671) (1977) (7B9)   ;(11111010111) (3727) (2007) (7D7)   ;(00000111110) (76) (62) (3E)   ;(00000100111) (47) (39) (27)   ;
;1912;(11111101011) (3753) (2027) (7EB)    ;(00000111010) (72) (58) (3A)   ;(11111111100) (3774) (2044) (7FC)   ;(00001101101) (155) (109) (6D)   ;(00001010001) (121) (81) (51)   ;(00001010110) (126) (86) (56)   ;(11110100011) (3643) (1955) (7A3)   ;(11111101011) (3753) (2027) (7EB)   ;
;1920;(00010110011) (263) (179) (B3)    ;(11110111000) (3670) (1976) (7B8)   ;(11111110111) (3767) (2039) (7F7)   ;(11111101111) (3757) (2031) (7EF)   ;(00001110010) (162) (114) (72)   ;(00001110010) (162) (114) (72)   ;(00000010001) (21) (17) (11)   ;(11101110100) (3564) (1908) (774)   ;
;1928;(11111000101) (3705) (1989) (7C5)    ;(00010111100) (274) (188) (BC)   ;(11101010101) (3525) (1877) (755)   ;(11101101111) (3557) (1903) (76F)   ;(00001001011) (113) (75) (4B)   ;(00010001000) (210) (136) (88)   ;(00000111100) (74) (60) (3C)   ;(00001111110) (176) (126) (7E)   ;
;1936;(11011011010) (3332) (1754) (6DA)    ;(11110010100) (3624) (1940) (794)   ;(00000111111) (77) (63) (3F)   ;(11110101101) (3655) (1965) (7AD)   ;(11111011010) (3732) (2010) (7DA)   ;(00000111101) (75) (61) (3D)   ;(00000011111) (37) (31) (1F)   ;(00001100110) (146) (102) (66)   ;
;1944;(00010001111) (217) (143) (8F)    ;(11110010110) (3626) (1942) (796)   ;(00001100110) (146) (102) (66)   ;(00011010001) (321) (209) (D1)   ;(00000110100) (64) (52) (34)   ;(00001000111) (107) (71) (47)   ;(00001111101) (175) (125) (7D)   ;(00001001001) (111) (73) (49)   ;
;1952;(00000111101) (75) (61) (3D)    ;(00000011010) (32) (26) (1A)   ;(00001000100) (104) (68) (44)   ;(00000101100) (54) (44) (2C)   ;(11110001110) (3616) (1934) (78E)   ;(00000011111) (37) (31) (1F)   ;(11111110110) (3766) (2038) (7F6)   ;(00000001001) (11) (9) (09)   ;
;1960;(11111110101) (3765) (2037) (7F5)    ;(11110110111) (3667) (1975) (7B7)   ;(00000000000) (0) (0) (00)   ;(00000011111) (37) (31) (1F)   ;(00000101010) (52) (42) (2A)   ;(00001010000) (120) (80) (50)   ;(00000010101) (25) (21) (15)   ;(00000111111) (77) (63) (3F)   ;
;1968;(11110110010) (3662) (1970) (7B2)    ;(00000001110) (16) (14) (0E)   ;(11111010011) (3723) (2003) (7D3)   ;(11110111100) (3674) (1980) (7BC)   ;(00001110001) (161) (113) (71)   ;(00001011101) (135) (93) (5D)   ;(00001010001) (121) (81) (51)   ;(00000010100) (24) (20) (14)   ;
;1976;(11111101011) (3753) (2027) (7EB)    ;(11101010101) (3525) (1877) (755)   ;(00001010001) (121) (81) (51)   ;(00001001011) (113) (75) (4B)   ;(00000011010) (32) (26) (1A)   ;(11111010000) (3720) (2000) (7D0)   ;(00000101100) (54) (44) (2C)   ;(00000111110) (76) (62) (3E)   ;
;1984;(11111011100) (3734) (2012) (7DC)    ;(00001010100) (124) (84) (54)   ;(11110011111) (3637) (1951) (79F)   ;(00001000011) (103) (67) (43)   ;(00000111100) (74) (60) (3C)   ;(11110000001) (3601) (1921) (781)   ;(00000101101) (55) (45) (2D)   ;(00000100011) (43) (35) (23)   ;
;1992;(00001000001) (101) (65) (41)    ;(11011111111) (3377) (1791) (6FF)   ;(11010000111) (3207) (1671) (687)   ;(11001011001) (3131) (1625) (659)   ;(11111001001) (3711) (1993) (7C9)   ;(11101110000) (3560) (1904) (770)   ;(11011000011) (3303) (1731) (6C3)   ;(00001110000) (160) (112) (70)   ;
;2000;(00001011011) (133) (91) (5B)    ;(00000100011) (43) (35) (23)   ;(00000110110) (66) (54) (36)   ;(11101010101) (3525) (1877) (755)   ;(11011111001) (3371) (1785) (6F9)   ;(11111101010) (3752) (2026) (7EA)   ;(11110110110) (3666) (1974) (7B6)   ;(11111100011) (3743) (2019) (7E3)   ;
;2008;(00001100110) (146) (102) (66)    ;(00001001110) (116) (78) (4E)   ;(00000101011) (53) (43) (2B)   ;(11111000101) (3705) (1989) (7C5)   ;(11110110100) (3664) (1972) (7B4)   ;(11101111011) (3573) (1915) (77B)   ;(11110000010) (3602) (1922) (782)   ;(11110010010) (3622) (1938) (792)   ;
;2016;(11110011110) (3636) (1950) (79E)    ;(11111110000) (3760) (2032) (7F0)   ;(00000100001) (41) (33) (21)   ;(00000101110) (56) (46) (2E)   ;(00001101110) (156) (110) (6E)   ;(00001000010) (102) (66) (42)   ;(00010000011) (203) (131) (83)   ;(00000010000) (20) (16) (10)   ;
;2024;(00000101010) (52) (42) (2A)    ;(00000010110) (26) (22) (16)   ;(11110101001) (3651) (1961) (7A9)   ;(00001000101) (105) (69) (45)   ;(00001110100) (164) (116) (74)   ;(11110001100) (3614) (1932) (78C)   ;(00001000110) (106) (70) (46)   ;(00000110100) (64) (52) (34)   ;
;2032;(11110001010) (3612) (1930) (78A)    ;(11111100111) (3747) (2023) (7E7)   ;(00001000001) (101) (65) (41)   ;(11111010100) (3724) (2004) (7D4)   ;(11110100100) (3644) (1956) (7A4)   ;(00000111111) (77) (63) (3F)   ;(11110111001) (3671) (1977) (7B9)   ;(00000100101) (45) (37) (25)   ;
;2040;(00001100010) (142) (98) (62)    ;(11110001110) (3616) (1934) (78E)   ;(11110100110) (3646) (1958) (7A6)   ;(11111101011) (3753) (2027) (7EB)   ;(00010010010) (222) (146) (92)   ;(11110111000) (3670) (1976) (7B8)   ;(11111011110) (3736) (2014) (7DE)   ;(00000110011) (63) (51) (33)   ;
;2048;(11111001001) (3711) (1993) (7C9)    ;(11111010101) (3725) (2005) (7D5)   ;(11111101000) (3750) (2024) (7E8)   ;(00000001100) (14) (12) (0C)   ;(11110011011) (3633) (1947) (79B)   ;(11101101010) (3552) (1898) (76A)   ;(11110011100) (3634) (1948) (79C)   ;(11111010010) (3722) (2002) (7D2)   ;
;2056;(11101101111) (3557) (1903) (76F)    ;(00000001100) (14) (12) (0C)   ;(00001000010) (102) (66) (42)   ;(00001011111) (137) (95) (5F)   ;(11111001001) (3711) (1993) (7C9)   ;(11111010011) (3723) (2003) (7D3)   ;(00001001010) (112) (74) (4A)   ;(00000101011) (53) (43) (2B)   ;
;2064;(11101010011) (3523) (1875) (753)    ;(00000101101) (55) (45) (2D)   ;(00001111001) (171) (121) (79)   ;(00000000011) (3) (3) (03)   ;(11111101100) (3754) (2028) (7EC)   ;(11110110101) (3665) (1973) (7B5)   ;(11111011010) (3732) (2010) (7DA)   ;(00001111100) (174) (124) (7C)   ;
;2072;(11111000101) (3705) (1989) (7C5)    ;(11101111110) (3576) (1918) (77E)   ;(00001011101) (135) (93) (5D)   ;(00000110010) (62) (50) (32)   ;(11111000001) (3701) (1985) (7C1)   ;(00001001100) (114) (76) (4C)   ;(11111111011) (3773) (2043) (7FB)   ;(00001010000) (120) (80) (50)   ;
;2080;(00001011001) (131) (89) (59)    ;(00001111110) (176) (126) (7E)   ;(11111101110) (3756) (2030) (7EE)   ;(11111100100) (3744) (2020) (7E4)   ;(00000100101) (45) (37) (25)   ;(00000111101) (75) (61) (3D)   ;(00000000010) (2) (2) (02)   ;(00001010110) (126) (86) (56)   ;
;2088;(00010101011) (253) (171) (AB)    ;(11111101001) (3751) (2025) (7E9)   ;(00010110100) (264) (180) (B4)   ;(00010010100) (224) (148) (94)   ;(11111111000) (3770) (2040) (7F8)   ;(00000110000) (60) (48) (30)   ;(00011010110) (326) (214) (D6)   ;(11110001100) (3614) (1932) (78C)   ;
;2096;(00000101010) (52) (42) (2A)    ;(00000111101) (75) (61) (3D)   ;(11110000001) (3601) (1921) (781)   ;(00000011100) (34) (28) (1C)   ;(00000011001) (31) (25) (19)   ;(00000001011) (13) (11) (0B)   ;(00001101101) (155) (109) (6D)   ;(00000001100) (14) (12) (0C)   ;
;2104;(11110011010) (3632) (1946) (79A)    ;(11110010001) (3621) (1937) (791)   ;(11111011011) (3733) (2011) (7DB)   ;(11110101000) (3650) (1960) (7A8)   ;(00000001011) (13) (11) (0B)   ;(00000001001) (11) (9) (09)   ;(11110101111) (3657) (1967) (7AF)   ;(11111101110) (3756) (2030) (7EE)   ;
;2112;(00000001100) (14) (12) (0C)    ;(11101111011) (3573) (1915) (77B)   ;(11011100101) (3345) (1765) (6E5)   ;(00000010111) (27) (23) (17)   ;(00010000001) (201) (129) (81)   ;(00000101011) (53) (43) (2B)   ;(00001101011) (153) (107) (6B)   ;(00001110101) (165) (117) (75)   ;
;2120;(00000110011) (63) (51) (33)    ;(00001100010) (142) (98) (62)   ;(00001001110) (116) (78) (4E)   ;(00000100100) (44) (36) (24)   ;(11111100001) (3741) (2017) (7E1)   ;(11110111000) (3670) (1976) (7B8)   ;(00000010111) (27) (23) (17)   ;(00000111100) (74) (60) (3C)   ;
;2128;(00000011011) (33) (27) (1B)    ;(11111111111) (3777) (2047) (7FF)   ;(11111010011) (3723) (2003) (7D3)   ;(00000001111) (17) (15) (0F)   ;(11101011011) (3533) (1883) (75B)   ;(00000101000) (50) (40) (28)   ;(00000010110) (26) (22) (16)   ;(11111001100) (3714) (1996) (7CC)   ;
;2136;(11111100111) (3747) (2023) (7E7)    ;(11110111000) (3670) (1976) (7B8)   ;(11101111100) (3574) (1916) (77C)   ;(00000110011) (63) (51) (33)   ;(00001001011) (113) (75) (4B)   ;(11101110100) (3564) (1908) (774)   ;(11110011110) (3636) (1950) (79E)   ;(00000100111) (47) (39) (27)   ;
;2144;(00000111010) (72) (58) (3A)    ;(11111110000) (3760) (2032) (7F0)   ;(00001001101) (115) (77) (4D)   ;(11111011000) (3730) (2008) (7D8)   ;(11110000101) (3605) (1925) (785)   ;(11111110011) (3763) (2035) (7F3)   ;(11110101101) (3655) (1965) (7AD)   ;(11101010100) (3524) (1876) (754)   ;
;2152;(00000110000) (60) (48) (30)    ;(11111100100) (3744) (2020) (7E4)   ;(00001111110) (176) (126) (7E)   ;(11110000010) (3602) (1922) (782)   ;(00000001001) (11) (9) (09)   ;(00000010110) (26) (22) (16)   ;(11111101110) (3756) (2030) (7EE)   ;(11101010010) (3522) (1874) (752)   ;
;2160;(11101110101) (3565) (1909) (775)    ;(00000100101) (45) (37) (25)   ;(11111100111) (3747) (2023) (7E7)   ;(11110010101) (3625) (1941) (795)   ;(11110110000) (3660) (1968) (7B0)   ;(11111010111) (3727) (2007) (7D7)   ;(11111111000) (3770) (2040) (7F8)   ;(11110100010) (3642) (1954) (7A2)   ;
;2168;(11111101100) (3754) (2028) (7EC)    ;(00010111110) (276) (190) (BE)   ;(00000100101) (45) (37) (25)   ;(00001111100) (174) (124) (7C)   ;(11111100000) (3740) (2016) (7E0)   ;(00001011011) (133) (91) (5B)   ;(11111111000) (3770) (2040) (7F8)   ;(11111101101) (3755) (2029) (7ED)   ;
;2176;(11111010111) (3727) (2007) (7D7)    ;(11111101001) (3751) (2025) (7E9)   ;(00000010110) (26) (22) (16)   ;(00000111101) (75) (61) (3D)   ;(00001001111) (117) (79) (4F)   ;(11111110011) (3763) (2035) (7F3)   ;(00000001100) (14) (12) (0C)   ;(11111101111) (3757) (2031) (7EF)   ;
;2184;(11111111100) (3774) (2044) (7FC)    ;(00010001110) (216) (142) (8E)   ;(00001101101) (155) (109) (6D)   ;(00011011000) (330) (216) (D8)   ;(11111011111) (3737) (2015) (7DF)   ;(00000010101) (25) (21) (15)   ;(11110110101) (3665) (1973) (7B5)   ;(00000000001) (1) (1) (01)   ;
;2192;(11111110000) (3760) (2032) (7F0)    ;(00001001011) (113) (75) (4B)   ;(11110101101) (3655) (1965) (7AD)   ;(00000010011) (23) (19) (13)   ;(11111111001) (3771) (2041) (7F9)   ;(00000001111) (17) (15) (0F)   ;(11111110001) (3761) (2033) (7F1)   ;(00001011000) (130) (88) (58)   ;
;2200;(00001001101) (115) (77) (4D)    ;(00010001010) (212) (138) (8A)   ;(00001100110) (146) (102) (66)   ;(11111110101) (3765) (2037) (7F5)   ;(11111111101) (3775) (2045) (7FD)   ;(00001001101) (115) (77) (4D)   ;(11110001000) (3610) (1928) (788)   ;(11111111100) (3774) (2044) (7FC)   ;
;2208;(11110110110) (3666) (1974) (7B6)    ;(11111001110) (3716) (1998) (7CE)   ;(11111111100) (3774) (2044) (7FC)   ;(00000010111) (27) (23) (17)   ;(00001101000) (150) (104) (68)   ;(00001111101) (175) (125) (7D)   ;(00010011011) (233) (155) (9B)   ;(00000100000) (40) (32) (20)   ;
;2216;(11110100101) (3645) (1957) (7A5)    ;(11110010001) (3621) (1937) (791)   ;(00000011001) (31) (25) (19)   ;(11111011110) (3736) (2014) (7DE)   ;(11110010101) (3625) (1941) (795)   ;(00000001011) (13) (11) (0B)   ;(11110001011) (3613) (1931) (78B)   ;(00000110111) (67) (55) (37)   ;
;2224;(00000111000) (70) (56) (38)    ;(00000010011) (23) (19) (13)   ;(00000001011) (13) (11) (0B)   ;(00000010000) (20) (16) (10)   ;(11111111000) (3770) (2040) (7F8)   ;(00000001110) (16) (14) (0E)   ;(11111101001) (3751) (2025) (7E9)   ;(00001010100) (124) (84) (54)   ;
;2232;(00000101001) (51) (41) (29)    ;(00001011100) (134) (92) (5C)   ;(00010000101) (205) (133) (85)   ;(00001010100) (124) (84) (54)   ;(00001010000) (120) (80) (50)   ;(00001000100) (104) (68) (44)   ;(00001111011) (173) (123) (7B)   ;(00011100010) (342) (226) (E2)   ;
;2240;(00011101000) (350) (232) (E8)    ;(00000001100) (14) (12) (0C)   ;(11111010101) (3725) (2005) (7D5)   ;(11110101010) (3652) (1962) (7AA)   ;(11111110101) (3765) (2037) (7F5)   ;(11111111010) (3772) (2042) (7FA)   ;(11110011101) (3635) (1949) (79D)   ;(00000101101) (55) (45) (2D)   ;
;2248;(00000111010) (72) (58) (3A)    ;(00000011000) (30) (24) (18)   ;(11111110010) (3762) (2034) (7F2)   ;(00001010111) (127) (87) (57)   ;(11111110010) (3762) (2034) (7F2)   ;(11110011110) (3636) (1950) (79E)   ;(11111110100) (3764) (2036) (7F4)   ;(11110110010) (3662) (1970) (7B2)   ;
;2256;(11110000011) (3603) (1923) (783)    ;(11111100010) (3742) (2018) (7E2)   ;(00000111010) (72) (58) (3A)   ;(00010001110) (216) (142) (8E)   ;(00000100010) (42) (34) (22)   ;(11111111100) (3774) (2044) (7FC)   ;(00000100011) (43) (35) (23)   ;(00000111000) (70) (56) (38)   ;
;2264;(00001010101) (125) (85) (55)    ;(00010001010) (212) (138) (8A)   ;(11111111011) (3773) (2043) (7FB)   ;(00001000010) (102) (66) (42)   ;(11111110010) (3762) (2034) (7F2)   ;(11111000101) (3705) (1989) (7C5)   ;(11111000100) (3704) (1988) (7C4)   ;(00000111000) (70) (56) (38)   ;
;2272;(11111000010) (3702) (1986) (7C2)    ;(00000110001) (61) (49) (31)   ;(00001011000) (130) (88) (58)   ;(11111110110) (3766) (2038) (7F6)   ;(11111111100) (3774) (2044) (7FC)   ;(00000001110) (16) (14) (0E)   ;(11101011111) (3537) (1887) (75F)   ;(00001000101) (105) (69) (45)   ;
;2280;(00000001011) (13) (11) (0B)    ;(00011011010) (332) (218) (DA)   ;(00010111111) (277) (191) (BF)   ;(11111100110) (3746) (2022) (7E6)   ;(00001001100) (114) (76) (4C)   ;(11111010010) (3722) (2002) (7D2)   ;(11111110011) (3763) (2035) (7F3)   ;(11101011011) (3533) (1883) (75B)   ;
;2288;(00000101110) (56) (46) (2E)    ;(00000111000) (70) (56) (38)   ;(11111010011) (3723) (2003) (7D3)   ;(11111110110) (3766) (2038) (7F6)   ;(00000101111) (57) (47) (2F)   ;(11111110011) (3763) (2035) (7F3)   ;(11110100010) (3642) (1954) (7A2)   ;(11111011100) (3734) (2012) (7DC)   ;
;2296;(11101111000) (3570) (1912) (778)    ;(00000111011) (73) (59) (3B)   ;(11110000011) (3603) (1923) (783)   ;(11111110010) (3762) (2034) (7F2)   ;(11110110110) (3666) (1974) (7B6)   ;(11111000110) (3706) (1990) (7C6)   ;(00001100001) (141) (97) (61)   ;(00000000010) (2) (2) (02)   ;
;2304;(00001011100) (134) (92) (5C)    ;(11111101010) (3752) (2026) (7EA)   ;(11111101000) (3750) (2024) (7E8)   ;(11110100000) (3640) (1952) (7A0)   ;(11111010000) (3720) (2000) (7D0)   ;(11111110100) (3764) (2036) (7F4)   ;(00000001110) (16) (14) (0E)   ;(11111010110) (3726) (2006) (7D6)   ;
;2312;(00000011010) (32) (26) (1A)    ;(11110010101) (3625) (1941) (795)   ;(11110101010) (3652) (1962) (7AA)   ;(11111001011) (3713) (1995) (7CB)   ;(00001011110) (136) (94) (5E)   ;(00000110011) (63) (51) (33)   ;(11111110000) (3760) (2032) (7F0)   ;(11111101011) (3753) (2027) (7EB)   ;
;2320;(00000110110) (66) (54) (36)    ;(11111011001) (3731) (2009) (7D9)   ;(11111101001) (3751) (2025) (7E9)   ;(00000011001) (31) (25) (19)   ;(00001000111) (107) (71) (47)   ;(00001011101) (135) (93) (5D)   ;(00001111100) (174) (124) (7C)   ;(00001100101) (145) (101) (65)   ;
;2328;(11111000101) (3705) (1989) (7C5)    ;(00000110100) (64) (52) (34)   ;(00000110111) (67) (55) (37)   ;(00001000010) (102) (66) (42)   ;(00001111111) (177) (127) (7F)   ;(00001000101) (105) (69) (45)   ;(00000110101) (65) (53) (35)   ;(00000000010) (2) (2) (02)   ;
;2336;(00000001110) (16) (14) (0E)    ;(11111101100) (3754) (2028) (7EC)   ;(00001000100) (104) (68) (44)   ;(00000011011) (33) (27) (1B)   ;(11111101001) (3751) (2025) (7E9)   ;(00000100110) (46) (38) (26)   ;(00000111001) (71) (57) (39)   ;(00001010011) (123) (83) (53)   ;
;2344;(00000100111) (47) (39) (27)    ;(00001110100) (164) (116) (74)   ;(11111111001) (3771) (2041) (7F9)   ;(00000010101) (25) (21) (15)   ;(00001110101) (165) (117) (75)   ;(00001010010) (122) (82) (52)   ;(11100111001) (3471) (1849) (739)   ;(00000011101) (35) (29) (1D)   ;
;2352;(00000100001) (41) (33) (21)    ;(11110110011) (3663) (1971) (7B3)   ;(11110101000) (3650) (1960) (7A8)   ;(00000101010) (52) (42) (2A)   ;(00001010110) (126) (86) (56)   ;(00010010101) (225) (149) (95)   ;(11111100110) (3746) (2022) (7E6)   ;(00001101011) (153) (107) (6B)   ;
;2360;(00000111010) (72) (58) (3A)    ;(11111110111) (3767) (2039) (7F7)   ;(00001010110) (126) (86) (56)   ;(00001001110) (116) (78) (4E)   ;(11111100011) (3743) (2019) (7E3)   ;(11111000110) (3706) (1990) (7C6)   ;(00000000110) (6) (6) (06)   ;(11110101010) (3652) (1962) (7AA)   ;
;2368;(11110110010) (3662) (1970) (7B2)    ;(11111001111) (3717) (1999) (7CF)   ;(00000010011) (23) (19) (13)   ;(00000111010) (72) (58) (3A)   ;(11111111011) (3773) (2043) (7FB)   ;(00000110011) (63) (51) (33)   ;(00001001110) (116) (78) (4E)   ;(11111101010) (3752) (2026) (7EA)   ;
;2376;(11111100011) (3743) (2019) (7E3)    ;(11111100100) (3744) (2020) (7E4)   ;(11111101011) (3753) (2027) (7EB)   ;(00001110100) (164) (116) (74)   ;(11110001111) (3617) (1935) (78F)   ;(11110111110) (3676) (1982) (7BE)   ;(00001111001) (171) (121) (79)   ;(00001110100) (164) (116) (74)   ;
;2384;(11110111101) (3675) (1981) (7BD)    ;(00010100001) (241) (161) (A1)   ;(00000101111) (57) (47) (2F)   ;(00001101101) (155) (109) (6D)   ;(11111110110) (3766) (2038) (7F6)   ;(00000100111) (47) (39) (27)   ;(11110101011) (3653) (1963) (7AB)   ;(11110001001) (3611) (1929) (789)   ;
;2392;(00000101110) (56) (46) (2E)    ;(00000001110) (16) (14) (0E)   ;(11111100011) (3743) (2019) (7E3)   ;(11101101111) (3557) (1903) (76F)   ;(11110101011) (3653) (1963) (7AB)   ;(00000111101) (75) (61) (3D)   ;(11100011100) (3434) (1820) (71C)   ;(11101010111) (3527) (1879) (757)   ;
;2400;(11110100101) (3645) (1957) (7A5)    ;(00000100101) (45) (37) (25)   ;(11111010011) (3723) (2003) (7D3)   ;(11111111111) (3777) (2047) (7FF)   ;(00000010110) (26) (22) (16)   ;(11111001011) (3713) (1995) (7CB)   ;(11110111110) (3676) (1982) (7BE)   ;(11111110011) (3763) (2035) (7F3)   ;
;2408;(11110100000) (3640) (1952) (7A0)    ;(11110001111) (3617) (1935) (78F)   ;(11110100001) (3641) (1953) (7A1)   ;(11110110101) (3665) (1973) (7B5)   ;(11110010000) (3620) (1936) (790)   ;(11111100000) (3740) (2016) (7E0)   ;(11111111000) (3770) (2040) (7F8)   ;(00010000110) (206) (134) (86)   ;
;2416;(00000001000) (10) (8) (08)    ;(00000000101) (5) (5) (05)   ;(00000100110) (46) (38) (26)   ;(00000101001) (51) (41) (29)   ;(00001110101) (165) (117) (75)   ;(00001101101) (155) (109) (6D)   ;(00000101110) (56) (46) (2E)   ;(00011000100) (304) (196) (C4)   ;
;2424;(00001010100) (124) (84) (54)    ;(00000101100) (54) (44) (2C)   ;(00010001111) (217) (143) (8F)   ;(00001010010) (122) (82) (52)   ;(00001001000) (110) (72) (48)   ;(00001010111) (127) (87) (57)   ;(00010001011) (213) (139) (8B)   ;(00001011110) (136) (94) (5E)   ;
;2432;(00001001110) (116) (78) (4E)    ;(00001111110) (176) (126) (7E)   ;(11111011100) (3734) (2012) (7DC)   ;(00000101110) (56) (46) (2E)   ;(00001000100) (104) (68) (44)   ;(00000010101) (25) (21) (15)   ;(11111101011) (3753) (2027) (7EB)   ;(00010000001) (201) (129) (81)   ;
;2440;(00011010100) (324) (212) (D4)    ;(00001011010) (132) (90) (5A)   ;(00010001100) (214) (140) (8C)   ;(00010001001) (211) (137) (89)   ;(00000110101) (65) (53) (35)   ;(11111010111) (3727) (2007) (7D7)   ;(00000110011) (63) (51) (33)   ;(00000001100) (14) (12) (0C)   ;
;2448;(00001000000) (100) (64) (40)    ;(11111110011) (3763) (2035) (7F3)   ;(11110100001) (3641) (1953) (7A1)   ;(11110001111) (3617) (1935) (78F)   ;(00001010010) (122) (82) (52)   ;(11111101011) (3753) (2027) (7EB)   ;(11111000000) (3700) (1984) (7C0)   ;(00011010101) (325) (213) (D5)   ;
;2456;(00000111011) (73) (59) (3B)    ;(11111000110) (3706) (1990) (7C6)   ;(00000011000) (30) (24) (18)   ;(00000001011) (13) (11) (0B)   ;(00010000110) (206) (134) (86)   ;(11101111010) (3572) (1914) (77A)   ;(11111100101) (3745) (2021) (7E5)   ;(00000000101) (5) (5) (05)   ;
;2464;(11111111100) (3774) (2044) (7FC)    ;(00001101001) (151) (105) (69)   ;(11110111010) (3672) (1978) (7BA)   ;(11110011010) (3632) (1946) (79A)   ;(00000010011) (23) (19) (13)   ;(00001000011) (103) (67) (43)   ;(11110110111) (3667) (1975) (7B7)   ;(11111110010) (3762) (2034) (7F2)   ;
;2472;(11110111000) (3670) (1976) (7B8)    ;(00000010001) (21) (17) (11)   ;(11110010001) (3621) (1937) (791)   ;(11110011100) (3634) (1948) (79C)   ;(11111100101) (3745) (2021) (7E5)   ;(00000111101) (75) (61) (3D)   ;(11110001101) (3615) (1933) (78D)   ;(11111111111) (3777) (2047) (7FF)   ;
;2480;(00000100100) (44) (36) (24)    ;(11111100000) (3740) (2016) (7E0)   ;(11100000111) (3407) (1799) (707)   ;(11110111000) (3670) (1976) (7B8)   ;(11111011011) (3733) (2011) (7DB)   ;(11111101100) (3754) (2028) (7EC)   ;(00000000110) (6) (6) (06)   ;(11111000000) (3700) (1984) (7C0)   ;
;2488;(00000011101) (35) (29) (1D)    ;(00010110110) (266) (182) (B6)   ;(00000101011) (53) (43) (2B)   ;(11101111110) (3576) (1918) (77E)   ;(00000011011) (33) (27) (1B)   ;(11111111111) (3777) (2047) (7FF)   ;(00000111111) (77) (63) (3F)   ;(00001110111) (167) (119) (77)   ;
;2496;(11111000000) (3700) (1984) (7C0)    ;(11111000111) (3707) (1991) (7C7)   ;(00000000100) (4) (4) (04)   ;(00000101000) (50) (40) (28)   ;(00001010000) (120) (80) (50)   ;(00000011111) (37) (31) (1F)   ;(11111111010) (3772) (2042) (7FA)   ;(00000111110) (76) (62) (3E)   ;
;2504;(00000010101) (25) (21) (15)    ;(11111001001) (3711) (1993) (7C9)   ;(11111100110) (3746) (2022) (7E6)   ;(11111101110) (3756) (2030) (7EE)   ;(00010010000) (220) (144) (90)   ;(11011110010) (3362) (1778) (6F2)   ;(11110111011) (3673) (1979) (7BB)   ;(00001110111) (167) (119) (77)   ;
;2512;(00000111011) (73) (59) (3B)    ;(00000100101) (45) (37) (25)   ;(00000100011) (43) (35) (23)   ;(11110101001) (3651) (1961) (7A9)   ;(11110100111) (3647) (1959) (7A7)   ;(11111011010) (3732) (2010) (7DA)   ;(11100110100) (3464) (1844) (734)   ;(11111011010) (3732) (2010) (7DA)   ;
;2520;(11110100010) (3642) (1954) (7A2)    ;(00001100100) (144) (100) (64)   ;(00001000000) (100) (64) (40)   ;(00001000110) (106) (70) (46)   ;(00000011011) (33) (27) (1B)   ;(00001011101) (135) (93) (5D)   ;(11110110100) (3664) (1972) (7B4)   ;(00000000011) (3) (3) (03)   ;
;2528;(11101000000) (3500) (1856) (740)    ;(11011100011) (3343) (1763) (6E3)   ;(11111100000) (3740) (2016) (7E0)   ;(11111001001) (3711) (1993) (7C9)   ;(00001011101) (135) (93) (5D)   ;(00001010110) (126) (86) (56)   ;(11111010111) (3727) (2007) (7D7)   ;(11110000011) (3603) (1923) (783)   ;
;2536;(00001101011) (153) (107) (6B)    ;(00001010010) (122) (82) (52)   ;(11110110100) (3664) (1972) (7B4)   ;(00000100010) (42) (34) (22)   ;(00001010001) (121) (81) (51)   ;(00010001111) (217) (143) (8F)   ;(00010001010) (212) (138) (8A)   ;(11110110011) (3663) (1971) (7B3)   ;
;2544;(11111010001) (3721) (2001) (7D1)    ;(00010011110) (236) (158) (9E)   ;(00010000111) (207) (135) (87)   ;(11111010000) (3720) (2000) (7D0)   ;(00001011001) (131) (89) (59)   ;(00010011111) (237) (159) (9F)   ;(00000000011) (3) (3) (03)   ;(11111110011) (3763) (2035) (7F3)   ;
;2552;(11111111111) (3777) (2047) (7FF)    ;(11110000001) (3601) (1921) (781)   ;(11111100010) (3742) (2018) (7E2)   ;(11110010001) (3621) (1937) (791)   ;(11101100011) (3543) (1891) (763)   ;(00000111010) (72) (58) (3A)   ;(00000111000) (70) (56) (38)   ;(00010011001) (231) (153) (99)   ;
;2560;(11111100000) (3740) (2016) (7E0)    ;(11110011010) (3632) (1946) (79A)   ;(11101110100) (3564) (1908) (774)   ;(11010111101) (3275) (1725) (6BD)   ;(11011111100) (3374) (1788) (6FC)   ;(11111010110) (3726) (2006) (7D6)   ;(00000101100) (54) (44) (2C)   ;(00011101010) (352) (234) (EA)   ;
;2568;(00001000001) (101) (65) (41)    ;(00010001010) (212) (138) (8A)   ;(00010101100) (254) (172) (AC)   ;(00000011100) (34) (28) (1C)   ;(00010001000) (210) (136) (88)   ;(00011000001) (301) (193) (C1)   ;(00001011110) (136) (94) (5E)   ;(00001011100) (134) (92) (5C)   ;
;2576;(11111100001) (3741) (2017) (7E1)    ;(00001110011) (163) (115) (73)   ;(11111111011) (3773) (2043) (7FB)   ;(00000111000) (70) (56) (38)   ;(00000011000) (30) (24) (18)   ;(00000100001) (41) (33) (21)   ;(11111011111) (3737) (2015) (7DF)   ;(00001001010) (112) (74) (4A)   ;
;2584;(00000111111) (77) (63) (3F)    ;(00001111100) (174) (124) (7C)   ;(11111001110) (3716) (1998) (7CE)   ;(00000011101) (35) (29) (1D)   ;(11111001101) (3715) (1997) (7CD)   ;(11110111001) (3671) (1977) (7B9)   ;(11111111010) (3772) (2042) (7FA)   ;(11111010010) (3722) (2002) (7D2)   ;
;2592;(11110101000) (3650) (1960) (7A8)    ;(00000001111) (17) (15) (0F)   ;(00000001000) (10) (8) (08)   ;(11110101111) (3657) (1967) (7AF)   ;(11110110101) (3665) (1973) (7B5)   ;(11111010001) (3721) (2001) (7D1)   ;(11100110100) (3464) (1844) (734)   ;(00000101100) (54) (44) (2C)   ;
;2600;(00000111101) (75) (61) (3D)    ;(11100110000) (3460) (1840) (730)   ;(11101100100) (3544) (1892) (764)   ;(11111100101) (3745) (2021) (7E5)   ;(00000011111) (37) (31) (1F)   ;(11110101101) (3655) (1965) (7AD)   ;(11110101100) (3654) (1964) (7AC)   ;(00001001001) (111) (73) (49)   ;
;2608;(11111101000) (3750) (2024) (7E8)    ;(11111001101) (3715) (1997) (7CD)   ;(00000001000) (10) (8) (08)   ;(11111001111) (3717) (1999) (7CF)   ;(00000010100) (24) (20) (14)   ;(00001100001) (141) (97) (61)   ;(00000010111) (27) (23) (17)   ;(00011001101) (315) (205) (CD)   ;
;2616;(00010011100) (234) (156) (9C)    ;(00010001110) (216) (142) (8E)   ;(00010111110) (276) (190) (BE)   ;(00001111000) (170) (120) (78)   ;(11110110000) (3660) (1968) (7B0)   ;(11101100111) (3547) (1895) (767)   ;(11111001000) (3710) (1992) (7C8)   ;(11111001001) (3711) (1993) (7C9)   ;
;2624;(11111010100) (3724) (2004) (7D4)    ;(00001011010) (132) (90) (5A)   ;(00001001011) (113) (75) (4B)   ;(00000100111) (47) (39) (27)   ;(00001011001) (131) (89) (59)   ;(00000111110) (76) (62) (3E)   ;(00000110110) (66) (54) (36)   ;(11110110000) (3660) (1968) (7B0)   ;
;2632;(11111001000) (3710) (1992) (7C8)    ;(11111111101) (3775) (2045) (7FD)   ;(00000100111) (47) (39) (27)   ;(11110100010) (3642) (1954) (7A2)   ;(00000010111) (27) (23) (17)   ;(00001101000) (150) (104) (68)   ;(11111100101) (3745) (2021) (7E5)   ;(11101010000) (3520) (1872) (750)   ;
;2640;(11111110001) (3761) (2033) (7F1)    ;(00011011110) (336) (222) (DE)   ;(00001010011) (123) (83) (53)   ;(11110000110) (3606) (1926) (786)   ;(00001111110) (176) (126) (7E)   ;(00010000111) (207) (135) (87)   ;(00000010000) (20) (16) (10)   ;(11110111000) (3670) (1976) (7B8)   ;
;2648;(11110010000) (3620) (1936) (790)    ;(11110111011) (3673) (1979) (7BB)   ;(00010100101) (245) (165) (A5)   ;(00010011100) (234) (156) (9C)   ;(11110101010) (3652) (1962) (7AA)   ;(00001010100) (124) (84) (54)   ;(00001011110) (136) (94) (5E)   ;(00001000101) (105) (69) (45)   ;
;2656;(00001000111) (107) (71) (47)    ;(00001010110) (126) (86) (56)   ;(00000000000) (0) (0) (00)   ;(00010101111) (257) (175) (AF)   ;(00001101111) (157) (111) (6F)   ;(11111111100) (3774) (2044) (7FC)   ;(11110000000) (3600) (1920) (780)   ;(11110101011) (3653) (1963) (7AB)   ;
;2664;(11111011111) (3737) (2015) (7DF)    ;(00001010100) (124) (84) (54)   ;(11111100111) (3747) (2023) (7E7)   ;(00001010000) (120) (80) (50)   ;(11101110110) (3566) (1910) (776)   ;(00000110011) (63) (51) (33)   ;(00001100010) (142) (98) (62)   ;(11111110101) (3765) (2037) (7F5)   ;
;2672;(00000111110) (76) (62) (3E)    ;(11111101001) (3751) (2025) (7E9)   ;(00000011010) (32) (26) (1A)   ;(11111011101) (3735) (2013) (7DD)   ;(00001010111) (127) (87) (57)   ;(11111000011) (3703) (1987) (7C3)   ;(11111110111) (3767) (2039) (7F7)   ;(11110011100) (3634) (1948) (79C)   ;
;2680;(11111010100) (3724) (2004) (7D4)    ;(00001100011) (143) (99) (63)   ;(00011001011) (313) (203) (CB)   ;(11110001000) (3610) (1928) (788)   ;(11110011011) (3633) (1947) (79B)   ;(11111010110) (3726) (2006) (7D6)   ;(00000010110) (26) (22) (16)   ;(00001000110) (106) (70) (46)   ;
;2688;(11101100000) (3540) (1888) (760)    ;(11111110101) (3765) (2037) (7F5)   ;(00000101011) (53) (43) (2B)   ;(11110110110) (3666) (1974) (7B6)   ;(11101011000) (3530) (1880) (758)   ;(00000111000) (70) (56) (38)   ;(00000110101) (65) (53) (35)   ;(11111100001) (3741) (2017) (7E1)   ;
;2696;(11111101000) (3750) (2024) (7E8)    ;(00000100111) (47) (39) (27)   ;(00001011000) (130) (88) (58)   ;(11111110010) (3762) (2034) (7F2)   ;(11101101110) (3556) (1902) (76E)   ;(00000010110) (26) (22) (16)   ;(00001100111) (147) (103) (67)   ;(00010001110) (216) (142) (8E)   ;
;2704;(00001000101) (105) (69) (45)    ;(00010011000) (230) (152) (98)   ;(00000010010) (22) (18) (12)   ;(00001001111) (117) (79) (4F)   ;(11111000001) (3701) (1985) (7C1)   ;(11111010011) (3723) (2003) (7D3)   ;(11111011101) (3735) (2013) (7DD)   ;(11111000100) (3704) (1988) (7C4)   ;
;2712;(11110101010) (3652) (1962) (7AA)    ;(00001000110) (106) (70) (46)   ;(00001100100) (144) (100) (64)   ;(00010110011) (263) (179) (B3)   ;(00000101101) (55) (45) (2D)   ;(00000010101) (25) (21) (15)   ;(00010110010) (262) (178) (B2)   ;(00001000000) (100) (64) (40)   ;
;2720;(11111101100) (3754) (2028) (7EC)    ;(11110011000) (3630) (1944) (798)   ;(00000011110) (36) (30) (1E)   ;(11110101111) (3657) (1967) (7AF)   ;(00001101000) (150) (104) (68)   ;(00000001001) (11) (9) (09)   ;(11111011110) (3736) (2014) (7DE)   ;(11101011001) (3531) (1881) (759)   ;
;2728;(11111101000) (3750) (2024) (7E8)    ;(11111000110) (3706) (1990) (7C6)   ;(11101110110) (3566) (1910) (776)   ;(11110111000) (3670) (1976) (7B8)   ;(00000100111) (47) (39) (27)   ;(00001111000) (170) (120) (78)   ;(00001111011) (173) (123) (7B)   ;(00001100011) (143) (99) (63)   ;
;2736;(00000110100) (64) (52) (34)    ;(11111100001) (3741) (2017) (7E1)   ;(00001001001) (111) (73) (49)   ;(00000100010) (42) (34) (22)   ;(11111001100) (3714) (1996) (7CC)   ;(00001011000) (130) (88) (58)   ;(11111000010) (3702) (1986) (7C2)   ;(11110111111) (3677) (1983) (7BF)   ;
;2744;(00001000011) (103) (67) (43)    ;(00001010000) (120) (80) (50)   ;(11111100111) (3747) (2023) (7E7)   ;(00000110001) (61) (49) (31)   ;(00011011101) (335) (221) (DD)   ;(00000111111) (77) (63) (3F)   ;(11111100100) (3744) (2020) (7E4)   ;(11111000010) (3702) (1986) (7C2)   ;
;2752;(11110101000) (3650) (1960) (7A8)    ;(11111110101) (3765) (2037) (7F5)   ;(00001001110) (116) (78) (4E)   ;(00000110101) (65) (53) (35)   ;(11111010000) (3720) (2000) (7D0)   ;(11111100001) (3741) (2017) (7E1)   ;(11111100111) (3747) (2023) (7E7)   ;(11110011011) (3633) (1947) (79B)   ;
;2760;(11111000000) (3700) (1984) (7C0)    ;(11110011101) (3635) (1949) (79D)   ;(11110111000) (3670) (1976) (7B8)   ;(00001101100) (154) (108) (6C)   ;(00001100011) (143) (99) (63)   ;(00010010101) (225) (149) (95)   ;(11111101111) (3757) (2031) (7EF)   ;(00001101011) (153) (107) (6B)   ;
;2768;(11111101011) (3753) (2027) (7EB)    ;(11110101110) (3656) (1966) (7AE)   ;(00000001110) (16) (14) (0E)   ;(00010001010) (212) (138) (8A)   ;(00000111001) (71) (57) (39)   ;(00001011110) (136) (94) (5E)   ;(11111000010) (3702) (1986) (7C2)   ;(11110110011) (3663) (1971) (7B3)   ;
;2776;(00001010100) (124) (84) (54)    ;(11101001101) (3515) (1869) (74D)   ;(11100011101) (3435) (1821) (71D)   ;(11111000010) (3702) (1986) (7C2)   ;(11110001011) (3613) (1931) (78B)   ;(11111000110) (3706) (1990) (7C6)   ;(11101000001) (3501) (1857) (741)   ;(11110011010) (3632) (1946) (79A)   ;
;2784;(00001001010) (112) (74) (4A)    ;(11110100110) (3646) (1958) (7A6)   ;(00000010001) (21) (17) (11)   ;(00000011111) (37) (31) (1F)   ;(00000011100) (34) (28) (1C)   ;(11111101011) (3753) (2027) (7EB)   ;(11110011001) (3631) (1945) (799)   ;(11101111011) (3573) (1915) (77B)   ;
;2792;(11111111100) (3774) (2044) (7FC)    ;(11111010011) (3723) (2003) (7D3)   ;(11111011000) (3730) (2008) (7D8)   ;(00001110011) (163) (115) (73)   ;(11110101100) (3654) (1964) (7AC)   ;(00001010101) (125) (85) (55)   ;(00011001011) (313) (203) (CB)   ;(11111110111) (3767) (2039) (7F7)   ;
;2800;(11111111101) (3775) (2045) (7FD)    ;(00000010100) (24) (20) (14)   ;(00000000110) (6) (6) (06)   ;(00001000000) (100) (64) (40)   ;(00000011101) (35) (29) (1D)   ;(00000110010) (62) (50) (32)   ;(00000000011) (3) (3) (03)   ;(11111000101) (3705) (1989) (7C5)   ;
;2808;(00000010011) (23) (19) (13)    ;(00001001101) (115) (77) (4D)   ;(00000000000) (0) (0) (00)   ;(11101011100) (3534) (1884) (75C)   ;(00000101011) (53) (43) (2B)   ;(11111000001) (3701) (1985) (7C1)   ;(11111110111) (3767) (2039) (7F7)   ;(11110010000) (3620) (1936) (790)   ;
;2816;(11101010111) (3527) (1879) (757)    ;(11111011110) (3736) (2014) (7DE)   ;(11111010011) (3723) (2003) (7D3)   ;(11111001111) (3717) (1999) (7CF)   ;(11110111011) (3673) (1979) (7BB)   ;(11111011010) (3732) (2010) (7DA)   ;(00000011100) (34) (28) (1C)   ;(00000001011) (13) (11) (0B)   ;
;2824;(00001101001) (151) (105) (69)    ;(00010011101) (235) (157) (9D)   ;(00010110001) (261) (177) (B1)   ;(11111101110) (3756) (2030) (7EE)   ;(00000001100) (14) (12) (0C)   ;(11111110111) (3767) (2039) (7F7)   ;(00001001110) (116) (78) (4E)   ;(00001110010) (162) (114) (72)   ;
;2832;(00010011011) (233) (155) (9B)    ;(00000110010) (62) (50) (32)   ;(00001010011) (123) (83) (53)   ;(00001000111) (107) (71) (47)   ;(00000010000) (20) (16) (10)   ;(00000011000) (30) (24) (18)   ;(00010101111) (257) (175) (AF)   ;(11111101100) (3754) (2028) (7EC)   ;
;2840;(00001100101) (145) (101) (65)    ;(00010011110) (236) (158) (9E)   ;(00000010100) (24) (20) (14)   ;(11111001100) (3714) (1996) (7CC)   ;(11111010000) (3720) (2000) (7D0)   ;(11111111101) (3775) (2045) (7FD)   ;(11111101000) (3750) (2024) (7E8)   ;(11111110100) (3764) (2036) (7F4)   ;
;2848;(00000111110) (76) (62) (3E)    ;(00001010101) (125) (85) (55)   ;(11101111111) (3577) (1919) (77F)   ;(00000011111) (37) (31) (1F)   ;(00000010101) (25) (21) (15)   ;(11101011000) (3530) (1880) (758)   ;(11110000010) (3602) (1922) (782)   ;(11111011101) (3735) (2013) (7DD)   ;
;2856;(11111010011) (3723) (2003) (7D3)    ;(11110010100) (3624) (1940) (794)   ;(00000110011) (63) (51) (33)   ;(11111000100) (3704) (1988) (7C4)   ;(11100110001) (3461) (1841) (731)   ;(11100001000) (3410) (1800) (708)   ;(11011011111) (3337) (1759) (6DF)   ;(11111010011) (3723) (2003) (7D3)   ;
;2864;(00001100101) (145) (101) (65)    ;(00000011001) (31) (25) (19)   ;(11111101110) (3756) (2030) (7EE)   ;(00001010111) (127) (87) (57)   ;(00000011001) (31) (25) (19)   ;(11101010011) (3523) (1875) (753)   ;(11111000101) (3705) (1989) (7C5)   ;(11100100010) (3442) (1826) (722)   ;
;2872;(11110110101) (3665) (1973) (7B5)    ;(00000000101) (5) (5) (05)   ;(00000100101) (45) (37) (25)   ;(11111100011) (3743) (2019) (7E3)   ;(00001110110) (166) (118) (76)   ;(00001101110) (156) (110) (6E)   ;(11110100100) (3644) (1956) (7A4)   ;(11100110101) (3465) (1845) (735)   ;
;2880;(11101010000) (3520) (1872) (750)    ;(00001000111) (107) (71) (47)   ;(11111101000) (3750) (2024) (7E8)   ;(11110100001) (3641) (1953) (7A1)   ;(00000111111) (77) (63) (3F)   ;(00001111011) (173) (123) (7B)   ;(11111001111) (3717) (1999) (7CF)   ;(00010010001) (221) (145) (91)   ;
;2888;(00000101101) (55) (45) (2D)    ;(00001000101) (105) (69) (45)   ;(00000000001) (1) (1) (01)   ;(00000001101) (15) (13) (0D)   ;(00001100100) (144) (100) (64)   ;(11111111011) (3773) (2043) (7FB)   ;(11111011111) (3737) (2015) (7DF)   ;(00000011010) (32) (26) (1A)   ;
;2896;(00000110111) (67) (55) (37)    ;(11110111011) (3673) (1979) (7BB)   ;(00000010110) (26) (22) (16)   ;(11111000100) (3704) (1988) (7C4)   ;(00001111110) (176) (126) (7E)   ;(00001011110) (136) (94) (5E)   ;(00001001111) (117) (79) (4F)   ;(00000001110) (16) (14) (0E)   ;
;2904;(00000011101) (35) (29) (1D)    ;(11111100110) (3746) (2022) (7E6)   ;(11111111000) (3770) (2040) (7F8)   ;(00001111101) (175) (125) (7D)   ;(11110001100) (3614) (1932) (78C)   ;(11111101100) (3754) (2028) (7EC)   ;(11110111110) (3676) (1982) (7BE)   ;(11111101000) (3750) (2024) (7E8)   ;
;2912;(11101110010) (3562) (1906) (772)    ;(00001011100) (134) (92) (5C)   ;(11111000111) (3707) (1991) (7C7)   ;(11111110111) (3767) (2039) (7F7)   ;(00001011001) (131) (89) (59)   ;(11111011011) (3733) (2011) (7DB)   ;(11111110001) (3761) (2033) (7F1)   ;(00001010011) (123) (83) (53)   ;
;2920;(00000100011) (43) (35) (23)    ;(00000111101) (75) (61) (3D)   ;(00000101110) (56) (46) (2E)   ;(00000110000) (60) (48) (30)   ;(11111000101) (3705) (1989) (7C5)   ;(00000111011) (73) (59) (3B)   ;(00000101101) (55) (45) (2D)   ;(00001011100) (134) (92) (5C)   ;
;2928;(11110111010) (3672) (1978) (7BA)    ;(00010000111) (207) (135) (87)   ;(00000111110) (76) (62) (3E)   ;(11110100101) (3645) (1957) (7A5)   ;(00011100100) (344) (228) (E4)   ;(11111100110) (3746) (2022) (7E6)   ;(00000001011) (13) (11) (0B)   ;(11111110011) (3763) (2035) (7F3)   ;
;2936;(00000111110) (76) (62) (3E)    ;(00000001011) (13) (11) (0B)   ;(11111111001) (3771) (2041) (7F9)   ;(00000000010) (2) (2) (02)   ;(00001010010) (122) (82) (52)   ;(00000001011) (13) (11) (0B)   ;(00001000011) (103) (67) (43)   ;(00000000110) (6) (6) (06)   ;
;2944;(11111000111) (3707) (1991) (7C7)    ;(11111011111) (3737) (2015) (7DF)   ;(00010010001) (221) (145) (91)   ;(00000010110) (26) (22) (16)   ;(11110010101) (3625) (1941) (795)   ;(00000110000) (60) (48) (30)   ;(11110111111) (3677) (1983) (7BF)   ;(11111010110) (3726) (2006) (7D6)   ;
;2952;(00000100010) (42) (34) (22)    ;(00000110010) (62) (50) (32)   ;(11111010110) (3726) (2006) (7D6)   ;(00000100111) (47) (39) (27)   ;(00000110110) (66) (54) (36)   ;(00000101110) (56) (46) (2E)   ;(11110111000) (3670) (1976) (7B8)   ;(00000011011) (33) (27) (1B)   ;
;2960;(00010010111) (227) (151) (97)    ;(00000110011) (63) (51) (33)   ;(11111111010) (3772) (2042) (7FA)   ;(11110101101) (3655) (1965) (7AD)   ;(11100110111) (3467) (1847) (737)   ;(11111000101) (3705) (1989) (7C5)   ;(11100111101) (3475) (1853) (73D)   ;(11101110101) (3565) (1909) (775)   ;
;2968;(00010010110) (226) (150) (96)    ;(00010011101) (235) (157) (9D)   ;(00011010100) (324) (212) (D4)   ;(00000100110) (46) (38) (26)   ;(11101101011) (3553) (1899) (76B)   ;(11110011100) (3634) (1948) (79C)   ;(00000010001) (21) (17) (11)   ;(11101100111) (3547) (1895) (767)   ;
;2976;(11101000100) (3504) (1860) (744)    ;(00011001011) (313) (203) (CB)   ;(00000110100) (64) (52) (34)   ;(11111111100) (3774) (2044) (7FC)   ;(00001011000) (130) (88) (58)   ;(11111011000) (3730) (2008) (7D8)   ;(00001000100) (104) (68) (44)   ;(11111011010) (3732) (2010) (7DA)   ;
;2984;(11111000100) (3704) (1988) (7C4)    ;(00000100001) (41) (33) (21)   ;(11110111001) (3671) (1977) (7B9)   ;(11101001010) (3512) (1866) (74A)   ;(11110100000) (3640) (1952) (7A0)   ;(00000011011) (33) (27) (1B)   ;(00001011011) (133) (91) (5B)   ;(11110101110) (3656) (1966) (7AE)   ;
;2992;(11110011100) (3634) (1948) (79C)    ;(11111000000) (3700) (1984) (7C0)   ;(00000101110) (56) (46) (2E)   ;(00000001100) (14) (12) (0C)   ;(00001010111) (127) (87) (57)   ;(00000011101) (35) (29) (1D)   ;(11101011000) (3530) (1880) (758)   ;(11110011100) (3634) (1948) (79C)   ;
;3000;(11111101001) (3751) (2025) (7E9)    ;(11111010001) (3721) (2001) (7D1)   ;(11110001111) (3617) (1935) (78F)   ;(11110000110) (3606) (1926) (786)   ;(11110011101) (3635) (1949) (79D)   ;(11111010111) (3727) (2007) (7D7)   ;(11111010001) (3721) (2001) (7D1)   ;(00000110001) (61) (49) (31)   ;
;3008;(00001011001) (131) (89) (59)    ;(00000110111) (67) (55) (37)   ;(00000101111) (57) (47) (2F)   ;(00010100011) (243) (163) (A3)   ;(00000101010) (52) (42) (2A)   ;(11111001110) (3716) (1998) (7CE)   ;(00000000100) (4) (4) (04)   ;(11111100101) (3745) (2021) (7E5)   ;
;3016;(11110111110) (3676) (1982) (7BE)    ;(11101011100) (3534) (1884) (75C)   ;(11011101100) (3354) (1772) (6EC)   ;(00000111000) (70) (56) (38)   ;(00000011110) (36) (30) (1E)   ;(11110100111) (3647) (1959) (7A7)   ;(00000100010) (42) (34) (22)   ;(00001110101) (165) (117) (75)   ;
;3024;(11111100100) (3744) (2020) (7E4)    ;(11110101011) (3653) (1963) (7AB)   ;(11111001111) (3717) (1999) (7CF)   ;(11110001110) (3616) (1934) (78E)   ;(11111011011) (3733) (2011) (7DB)   ;(00001000101) (105) (69) (45)   ;(00000101000) (50) (40) (28)   ;(00000111111) (77) (63) (3F)   ;
;3032;(00000011110) (36) (30) (1E)    ;(00000011000) (30) (24) (18)   ;(00000010010) (22) (18) (12)   ;(11111101110) (3756) (2030) (7EE)   ;(00001110010) (162) (114) (72)   ;(00000110000) (60) (48) (30)   ;(00000110100) (64) (52) (34)   ;(00000101100) (54) (44) (2C)   ;
;3040;(00001111111) (177) (127) (7F)    ;(00001011110) (136) (94) (5E)   ;(00001000111) (107) (71) (47)   ;(11100111110) (3476) (1854) (73E)   ;(11110100100) (3644) (1956) (7A4)   ;(11111111101) (3775) (2045) (7FD)   ;(11001000001) (3101) (1601) (641)   ;(11101000010) (3502) (1858) (742)   ;
;3048;(11101101100) (3554) (1900) (76C)    ;(11110100111) (3647) (1959) (7A7)   ;(00000101001) (51) (41) (29)   ;(11110110010) (3662) (1970) (7B2)   ;(00000001010) (12) (10) (0A)   ;(00000110011) (63) (51) (33)   ;(11111011000) (3730) (2008) (7D8)   ;(11110111111) (3677) (1983) (7BF)   ;
;3056;(11101110111) (3567) (1911) (777)    ;(11110111100) (3674) (1980) (7BC)   ;(11110100010) (3642) (1954) (7A2)   ;(11111101101) (3755) (2029) (7ED)   ;(00001000000) (100) (64) (40)   ;(11111010010) (3722) (2002) (7D2)   ;(00001011111) (137) (95) (5F)   ;(00001101100) (154) (108) (6C)   ;
;3064;(00000000000) (0) (0) (00)    ;(11110111111) (3677) (1983) (7BF)   ;(00000001010) (12) (10) (0A)   ;(00001011100) (134) (92) (5C)   ;(11111101110) (3756) (2030) (7EE)   ;(00001110011) (163) (115) (73)   ;(11111100010) (3742) (2018) (7E2)   ;(11110111110) (3676) (1982) (7BE)   ;
;3072;(11110111011) (3673) (1979) (7BB)    ;(11111000100) (3704) (1988) (7C4)   ;(00000100011) (43) (35) (23)   ;(00001111101) (175) (125) (7D)   ;(00001100011) (143) (99) (63)   ;(00000110101) (65) (53) (35)   ;(00010101000) (250) (168) (A8)   ;(00001100011) (143) (99) (63)   ;
;3080;(11111011101) (3735) (2013) (7DD)    ;(11111110110) (3766) (2038) (7F6)   ;(11110011010) (3632) (1946) (79A)   ;(11110111000) (3670) (1976) (7B8)   ;(11111100011) (3743) (2019) (7E3)   ;(11111100101) (3745) (2021) (7E5)   ;(11101111101) (3575) (1917) (77D)   ;(00000101111) (57) (47) (2F)   ;
;3088;(11110010111) (3627) (1943) (797)    ;(11111011010) (3732) (2010) (7DA)   ;(11110110110) (3666) (1974) (7B6)   ;(11110100000) (3640) (1952) (7A0)   ;(00000110100) (64) (52) (34)   ;(00000100001) (41) (33) (21)   ;(11110110110) (3666) (1974) (7B6)   ;(00000101011) (53) (43) (2B)   ;
;3096;(00000111010) (72) (58) (3A)    ;(00001001000) (110) (72) (48)   ;(11110000101) (3605) (1925) (785)   ;(11100000110) (3406) (1798) (706)   ;(00001110000) (160) (112) (70)   ;(00000110001) (61) (49) (31)   ;(00000011110) (36) (30) (1E)   ;(11111101101) (3755) (2029) (7ED)   ;
;3104;(11110110111) (3667) (1975) (7B7)    ;(11111110011) (3763) (2035) (7F3)   ;(00000101100) (54) (44) (2C)   ;(11110101110) (3656) (1966) (7AE)   ;(00001000000) (100) (64) (40)   ;(11111101111) (3757) (2031) (7EF)   ;(11100000111) (3407) (1799) (707)   ;(11101101001) (3551) (1897) (769)   ;
;3112;(00000011011) (33) (27) (1B)    ;(11111011110) (3736) (2014) (7DE)   ;(11110010100) (3624) (1940) (794)   ;(11110101110) (3656) (1966) (7AE)   ;(11111101011) (3753) (2027) (7EB)   ;(11111101100) (3754) (2028) (7EC)   ;(00001111010) (172) (122) (7A)   ;(11111111010) (3772) (2042) (7FA)   ;
;3120;(00000110001) (61) (49) (31)    ;(11101101101) (3555) (1901) (76D)   ;(11111001011) (3713) (1995) (7CB)   ;(00000101110) (56) (46) (2E)   ;(00001101110) (156) (110) (6E)   ;(11111110100) (3764) (2036) (7F4)   ;(00000101110) (56) (46) (2E)   ;(00010000010) (202) (130) (82)   ;
;3128;(00000101011) (53) (43) (2B)    ;(00000001010) (12) (10) (0A)   ;(00000101010) (52) (42) (2A)   ;(00000111100) (74) (60) (3C)   ;(00001101101) (155) (109) (6D)   ;(11111111010) (3772) (2042) (7FA)   ;(00000000000) (0) (0) (00)   ;(00001000000) (100) (64) (40)   ;
;3136;(00001000110) (106) (70) (46)    ;(00000101000) (50) (40) (28)   ;(11110011001) (3631) (1945) (799)   ;(11111001000) (3710) (1992) (7C8)   ;(11111001010) (3712) (1994) (7CA)   ;(11111001001) (3711) (1993) (7C9)   ;(11111101110) (3756) (2030) (7EE)   ;(11111011101) (3735) (2013) (7DD)   ;
;3144;(11110001000) (3610) (1928) (788)    ;(00010010111) (227) (151) (97)   ;(00011000011) (303) (195) (C3)   ;(00000010010) (22) (18) (12)   ;(11101111100) (3574) (1916) (77C)   ;(11110101000) (3650) (1960) (7A8)   ;(00001000110) (106) (70) (46)   ;(11111010111) (3727) (2007) (7D7)   ;
;3152;(11110010001) (3621) (1937) (791)    ;(11101101110) (3556) (1902) (76E)   ;(11110110110) (3666) (1974) (7B6)   ;(11111110011) (3763) (2035) (7F3)   ;(00000100111) (47) (39) (27)   ;(11111100000) (3740) (2016) (7E0)   ;(11111110010) (3762) (2034) (7F2)   ;(11111010111) (3727) (2007) (7D7)   ;
;3160;(11101101110) (3556) (1902) (76E)    ;(11101100100) (3544) (1892) (764)   ;(11110101110) (3656) (1966) (7AE)   ;(11011001110) (3316) (1742) (6CE)   ;(11111011110) (3736) (2014) (7DE)   ;(11110101101) (3655) (1965) (7AD)   ;(00000001100) (14) (12) (0C)   ;(11110110101) (3665) (1973) (7B5)   ;
;3168;(00000001110) (16) (14) (0E)    ;(00000000111) (7) (7) (07)   ;(00000100111) (47) (39) (27)   ;(00000101111) (57) (47) (2F)   ;(00010000001) (201) (129) (81)   ;(00000111100) (74) (60) (3C)   ;(00000000000) (0) (0) (00)   ;(00000111000) (70) (56) (38)   ;
;3176;(00000110101) (65) (53) (35)    ;(11101111101) (3575) (1917) (77D)   ;(11110000110) (3606) (1926) (786)   ;(11101100110) (3546) (1894) (766)   ;(00000010101) (25) (21) (15)   ;(00001001111) (117) (79) (4F)   ;(11111010111) (3727) (2007) (7D7)   ;(00000011111) (37) (31) (1F)   ;
;3184;(11111000001) (3701) (1985) (7C1)    ;(11110101100) (3654) (1964) (7AC)   ;(11110101010) (3652) (1962) (7AA)   ;(11100011011) (3433) (1819) (71B)   ;(11011111010) (3372) (1786) (6FA)   ;(11101100000) (3540) (1888) (760)   ;(00010010111) (227) (151) (97)   ;(00001100001) (141) (97) (61)   ;
;3192;(11111111101) (3775) (2045) (7FD)    ;(11101110101) (3565) (1909) (775)   ;(11111100101) (3745) (2021) (7E5)   ;(11111110110) (3766) (2038) (7F6)   ;(11011100110) (3346) (1766) (6E6)   ;(11011111011) (3373) (1787) (6FB)   ;(11110111000) (3670) (1976) (7B8)   ;(00000100111) (47) (39) (27)   ;
;3200;(11110101011) (3653) (1963) (7AB)    ;(11110010010) (3622) (1938) (792)   ;(00001010100) (124) (84) (54)   ;(11111101110) (3756) (2030) (7EE)   ;(11110010000) (3620) (1936) (790)   ;(00000010111) (27) (23) (17)   ;(11110111000) (3670) (1976) (7B8)   ;(00001001011) (113) (75) (4B)   ;
;3208;(11111011101) (3735) (2013) (7DD)    ;(00000110100) (64) (52) (34)   ;(11111110011) (3763) (2035) (7F3)   ;(00000010111) (27) (23) (17)   ;(11111101111) (3757) (2031) (7EF)   ;(11011110111) (3367) (1783) (6F7)   ;(11111000010) (3702) (1986) (7C2)   ;(11101100111) (3547) (1895) (767)   ;
;3216;(11101111001) (3571) (1913) (779)    ;(11111100001) (3741) (2017) (7E1)   ;(11111011110) (3736) (2014) (7DE)   ;(11110110010) (3662) (1970) (7B2)   ;(11111100010) (3742) (2018) (7E2)   ;(00000101001) (51) (41) (29)   ;(00000100010) (42) (34) (22)   ;(11100010011) (3423) (1811) (713)   ;
;3224;(11101101101) (3555) (1901) (76D)    ;(11111100001) (3741) (2017) (7E1)   ;(11111110010) (3762) (2034) (7F2)   ;(11111001011) (3713) (1995) (7CB)   ;(11111010100) (3724) (2004) (7D4)   ;(00001000110) (106) (70) (46)   ;(11111010101) (3725) (2005) (7D5)   ;(11111101010) (3752) (2026) (7EA)   ;
;3232;(11111000000) (3700) (1984) (7C0)    ;(11110111010) (3672) (1978) (7BA)   ;(11111010101) (3725) (2005) (7D5)   ;(11110101100) (3654) (1964) (7AC)   ;(11111001011) (3713) (1995) (7CB)   ;(11111101010) (3752) (2026) (7EA)   ;(11110110001) (3661) (1969) (7B1)   ;(11111110011) (3763) (2035) (7F3)   ;
;3240;(11111101010) (3752) (2026) (7EA)    ;(00000011011) (33) (27) (1B)   ;(11110110111) (3667) (1975) (7B7)   ;(00000111011) (73) (59) (3B)   ;(11101111000) (3570) (1912) (778)   ;(11110111010) (3672) (1978) (7BA)   ;(00000001101) (15) (13) (0D)   ;(11100110101) (3465) (1845) (735)   ;
;3248;(00001001100) (114) (76) (4C)    ;(00001011010) (132) (90) (5A)   ;(11111000010) (3702) (1986) (7C2)   ;(00000001010) (12) (10) (0A)   ;(00000101011) (53) (43) (2B)   ;(00010000101) (205) (133) (85)   ;(00000110000) (60) (48) (30)   ;(11111000110) (3706) (1990) (7C6)   ;
;3256;(11110010101) (3625) (1941) (795)    ;(11110001110) (3616) (1934) (78E)   ;(11111100111) (3747) (2023) (7E7)   ;(00000101001) (51) (41) (29)   ;(11111110111) (3767) (2039) (7F7)   ;(00001100011) (143) (99) (63)   ;(00010000110) (206) (134) (86)   ;(11111010011) (3723) (2003) (7D3)   ;
;3264;(00000010001) (21) (17) (11)    ;(00000101010) (52) (42) (2A)   ;(11111001111) (3717) (1999) (7CF)   ;(11100111000) (3470) (1848) (738)   ;(11111011010) (3732) (2010) (7DA)   ;(11111001010) (3712) (1994) (7CA)   ;(11111010101) (3725) (2005) (7D5)   ;(00000010011) (23) (19) (13)   ;
;3272;(00000011100) (34) (28) (1C)    ;(11110111010) (3672) (1978) (7BA)   ;(11111110111) (3767) (2039) (7F7)   ;(11111101011) (3753) (2027) (7EB)   ;(00000000001) (1) (1) (01)   ;(11111101101) (3755) (2029) (7ED)   ;(11110100001) (3641) (1953) (7A1)   ;(11110111010) (3672) (1978) (7BA)   ;
;3280;(11111110000) (3760) (2032) (7F0)    ;(11110111100) (3674) (1980) (7BC)   ;(00000011110) (36) (30) (1E)   ;(11111011001) (3731) (2009) (7D9)   ;(11110011100) (3634) (1948) (79C)   ;(00000011000) (30) (24) (18)   ;(00000010101) (25) (21) (15)   ;(11111001100) (3714) (1996) (7CC)   ;
;3288;(11111101001) (3751) (2025) (7E9)    ;(11111111000) (3770) (2040) (7F8)   ;(11111101001) (3751) (2025) (7E9)   ;(00000101000) (50) (40) (28)   ;(11111100111) (3747) (2023) (7E7)   ;(11110111100) (3674) (1980) (7BC)   ;(00000010100) (24) (20) (14)   ;(00000000010) (2) (2) (02)   ;
;3296;(00000000100) (4) (4) (04)    ;(11110110100) (3664) (1972) (7B4)   ;(11111101001) (3751) (2025) (7E9)   ;(00000010010) (22) (18) (12)   ;(11111101011) (3753) (2027) (7EB)   ;(00000100100) (44) (36) (24)   ;(11111110000) (3760) (2032) (7F0)   ;(11110100110) (3646) (1958) (7A6)   ;
;3304;(00000011010) (32) (26) (1A)    ;(00000010101) (25) (21) (15)   ;(00000010101) (25) (21) (15)   ;(11111010101) (3725) (2005) (7D5)   ;(11111010010) (3722) (2002) (7D2)   ;(00000010001) (21) (17) (11)   ;(11111010011) (3723) (2003) (7D3)   ;(11110001001) (3611) (1929) (789)   ;
;3312;(11110101010) (3652) (1962) (7AA)    ;(11111011110) (3736) (2014) (7DE)   ;(11110101100) (3654) (1964) (7AC)   ;(11110100101) (3645) (1957) (7A5)   ;(00000010110) (26) (22) (16)   ;(11110000010) (3602) (1922) (782)   ;(11110111110) (3676) (1982) (7BE)   ;(11111110111) (3767) (2039) (7F7)   ;
;3320;(11110011001) (3631) (1945) (799)    ;(00000011110) (36) (30) (1E)   ;(00000010101) (25) (21) (15)   ;(11110011101) (3635) (1949) (79D)   ;(00000100111) (47) (39) (27)   ;(00000110111) (67) (55) (37)   ;(11111000000) (3700) (1984) (7C0)   ;(11111111110) (3776) (2046) (7FE)   ;
;3328;(11110110001) (3661) (1969) (7B1)    ;(00000000111) (7) (7) (07)   ;(00000001000) (10) (8) (08)   ;(11111110001) (3761) (2033) (7F1)   ;(11111011000) (3730) (2008) (7D8)   ;(11111111010) (3772) (2042) (7FA)   ;(11110111101) (3675) (1981) (7BD)   ;(11111010011) (3723) (2003) (7D3)   ;
;3336;(00000100110) (46) (38) (26)    ;(11111110100) (3764) (2036) (7F4)   ;(00000101101) (55) (45) (2D)   ;(11110110010) (3662) (1970) (7B2)   ;(11111000110) (3706) (1990) (7C6)   ;(00000011000) (30) (24) (18)   ;(00000000001) (1) (1) (01)   ;(00000001110) (16) (14) (0E)   ;
;3344;(00000010000) (20) (16) (10)    ;(11110001000) (3610) (1928) (788)   ;(00000011010) (32) (26) (1A)   ;(00000000101) (5) (5) (05)   ;(00000010110) (26) (22) (16)   ;(11110100111) (3647) (1959) (7A7)   ;(11110100111) (3647) (1959) (7A7)   ;(11111010011) (3723) (2003) (7D3)   ;
;3352;(11110101111) (3657) (1967) (7AF)    ;(11111100101) (3745) (2021) (7E5)   ;(00000101110) (56) (46) (2E)   ;(11110101110) (3656) (1966) (7AE)   ;(11111011110) (3736) (2014) (7DE)   ;(11111000100) (3704) (1988) (7C4)   ;(11111111000) (3770) (2040) (7F8)   ;(00000011111) (37) (31) (1F)   ;
;3360;(00000100001) (41) (33) (21)    ;(11110110101) (3665) (1973) (7B5)   ;(00000011100) (34) (28) (1C)   ;(11111110010) (3762) (2034) (7F2)   ;(11110110111) (3667) (1975) (7B7)   ;(11111001010) (3712) (1994) (7CA)   ;(00000100001) (41) (33) (21)   ;(11111110111) (3767) (2039) (7F7)   ;
;3368;(00000001111) (17) (15) (0F)    ;(11111101010) (3752) (2026) (7EA)   ;(11111010110) (3726) (2006) (7D6)   ;(00000001100) (14) (12) (0C)   ;(11110110100) (3664) (1972) (7B4)   ;(11111010110) (3726) (2006) (7D6)   ;(11110101101) (3655) (1965) (7AD)   ;(11111100000) (3740) (2016) (7E0)   ;
;3376;(11111111011) (3773) (2043) (7FB)    ;(11111100011) (3743) (2019) (7E3)   ;(11110100100) (3644) (1956) (7A4)   ;(11111011011) (3733) (2011) (7DB)   ;(11110011110) (3636) (1950) (79E)   ;(11111000101) (3705) (1989) (7C5)   ;(11110101110) (3656) (1966) (7AE)   ;(11111001100) (3714) (1996) (7CC)   ;
;3384;(00000010101) (25) (21) (15)    ;(00000011011) (33) (27) (1B)   ;(11111011100) (3734) (2012) (7DC)   ;(11111100110) (3746) (2022) (7E6)   ;(11110100010) (3642) (1954) (7A2)   ;(00000000111) (7) (7) (07)   ;(11111001000) (3710) (1992) (7C8)   ;(00000000011) (3) (3) (03)   ;
;3392;(00000101100) (54) (44) (2C)    ;(11111011000) (3730) (2008) (7D8)   ;(11111000100) (3704) (1988) (7C4)   ;(11111000100) (3704) (1988) (7C4)   ;(00000000111) (7) (7) (07)   ;(00000100011) (43) (35) (23)   ;(00000010011) (23) (19) (13)   ;(11111010101) (3725) (2005) (7D5)   ;
;3400;(00000111010) (72) (58) (3A)    ;(00000001011) (13) (11) (0B)   ;(00000110001) (61) (49) (31)   ;(11111110001) (3761) (2033) (7F1)   ;(11111101110) (3756) (2030) (7EE)   ;(11110111011) (3673) (1979) (7BB)   ;(00000000001) (1) (1) (01)   ;(11111111101) (3775) (2045) (7FD)   ;
;3408;(11111111011) (3773) (2043) (7FB)    ;(11111001101) (3715) (1997) (7CD)   ;(11111001111) (3717) (1999) (7CF)   ;(00000010000) (20) (16) (10)   ;(00000001110) (16) (14) (0E)   ;(11111101101) (3755) (2029) (7ED)   ;(00000000100) (4) (4) (04)   ;(00001010010) (122) (82) (52)   ;
;3416;(00000001011) (13) (11) (0B)    ;(00000011100) (34) (28) (1C)   ;(11011110000) (3360) (1776) (6F0)   ;(00000000101) (5) (5) (05)   ;(00001101100) (154) (108) (6C)   ;(00001011001) (131) (89) (59)   ;(00000111010) (72) (58) (3A)   ;(00000110011) (63) (51) (33)   ;
;3424;(00001100100) (144) (100) (64)    ;(00001000011) (103) (67) (43)   ;(11111010110) (3726) (2006) (7D6)   ;(00001000001) (101) (65) (41)   ;(00000111110) (76) (62) (3E)   ;(11111000010) (3702) (1986) (7C2)   ;(11011011110) (3336) (1758) (6DE)   ;(11010111110) (3276) (1726) (6BE)   ;
;3432;(11110011110) (3636) (1950) (79E)    ;(00001111100) (174) (124) (7C)   ;(11111111101) (3775) (2045) (7FD)   ;(11111000000) (3700) (1984) (7C0)   ;(11100001110) (3416) (1806) (70E)   ;(11110010001) (3621) (1937) (791)   ;(00000101110) (56) (46) (2E)   ;(00000011111) (37) (31) (1F)   ;
;3440;(11110111010) (3672) (1978) (7BA)    ;(11100011111) (3437) (1823) (71F)   ;(00001001001) (111) (73) (49)   ;(00000000010) (2) (2) (02)   ;(00000011111) (37) (31) (1F)   ;(11110011101) (3635) (1949) (79D)   ;(00010001010) (212) (138) (8A)   ;(00000100110) (46) (38) (26)   ;
;3448;(11110110010) (3662) (1970) (7B2)    ;(11110101110) (3656) (1966) (7AE)   ;(00000011010) (32) (26) (1A)   ;(00000001001) (11) (9) (09)   ;(00010000000) (200) (128) (80)   ;(00000001111) (17) (15) (0F)   ;(11111010000) (3720) (2000) (7D0)   ;(11111001111) (3717) (1999) (7CF)   ;
;3456;(11110111110) (3676) (1982) (7BE)    ;(11110000111) (3607) (1927) (787)   ;(11110111110) (3676) (1982) (7BE)   ;(11111111110) (3776) (2046) (7FE)   ;(00001100101) (145) (101) (65)   ;(11111110000) (3760) (2032) (7F0)   ;(11110010111) (3627) (1943) (797)   ;(00000100100) (44) (36) (24)   ;
;3464;(11111111011) (3773) (2043) (7FB)    ;(11100110001) (3461) (1841) (731)   ;(00001011111) (137) (95) (5F)   ;(00000011110) (36) (30) (1E)   ;(11111000111) (3707) (1991) (7C7)   ;(11111110000) (3760) (2032) (7F0)   ;(11111111000) (3770) (2040) (7F8)   ;(00000000001) (1) (1) (01)   ;
;3472;(00000011000) (30) (24) (18)    ;(11110110001) (3661) (1969) (7B1)   ;(11110011000) (3630) (1944) (798)   ;(11010001011) (3213) (1675) (68B)   ;(11100100001) (3441) (1825) (721)   ;(11100010111) (3427) (1815) (717)   ;(00001001110) (116) (78) (4E)   ;(00010101000) (250) (168) (A8)   ;
;3480;(11101100010) (3542) (1890) (762)    ;(11111011101) (3735) (2013) (7DD)   ;(11110110111) (3667) (1975) (7B7)   ;(11111111001) (3771) (2041) (7F9)   ;(11101110110) (3566) (1910) (776)   ;(11100101110) (3456) (1838) (72E)   ;(11011000101) (3305) (1733) (6C5)   ;(11111111001) (3771) (2041) (7F9)   ;
;3488;(11111111000) (3770) (2040) (7F8)    ;(11011010010) (3322) (1746) (6D2)   ;(00001110000) (160) (112) (70)   ;(00001011110) (136) (94) (5E)   ;(00000100101) (45) (37) (25)   ;(00001110011) (163) (115) (73)   ;(00000110010) (62) (50) (32)   ;(11111101101) (3755) (2029) (7ED)   ;
;3496;(11111010100) (3724) (2004) (7D4)    ;(00000010001) (21) (17) (11)   ;(11110101100) (3654) (1964) (7AC)   ;(11111101100) (3754) (2028) (7EC)   ;(00000010110) (26) (22) (16)   ;(11110100110) (3646) (1958) (7A6)   ;(00001000011) (103) (67) (43)   ;(11110010100) (3624) (1940) (794)   ;
;3504;(11101101011) (3553) (1899) (76B)    ;(00000010011) (23) (19) (13)   ;(00001101010) (152) (106) (6A)   ;(11111011111) (3737) (2015) (7DF)   ;(00001011100) (134) (92) (5C)   ;(00000101100) (54) (44) (2C)   ;(00000101111) (57) (47) (2F)   ;(11110010001) (3621) (1937) (791)   ;
;3512;(00000101100) (54) (44) (2C)    ;(11110010101) (3625) (1941) (795)   ;(11111110111) (3767) (2039) (7F7)   ;(11111101110) (3756) (2030) (7EE)   ;(11111111010) (3772) (2042) (7FA)   ;(00000000110) (6) (6) (06)   ;(00000101001) (51) (41) (29)   ;(00000000101) (5) (5) (05)   ;
;3520;(11110010110) (3626) (1942) (796)    ;(11101010010) (3522) (1874) (752)   ;(11111000101) (3705) (1989) (7C5)   ;(00001000000) (100) (64) (40)   ;(11110110110) (3666) (1974) (7B6)   ;(11111101011) (3753) (2027) (7EB)   ;(00000011111) (37) (31) (1F)   ;(00001001111) (117) (79) (4F)   ;
;3528;(11101001110) (3516) (1870) (74E)    ;(11111011100) (3734) (2012) (7DC)   ;(00000011011) (33) (27) (1B)   ;(00000010101) (25) (21) (15)   ;(11100011001) (3431) (1817) (719)   ;(00000000010) (2) (2) (02)   ;(00000110111) (67) (55) (37)   ;(11110111001) (3671) (1977) (7B9)   ;
;3536;(00001011101) (135) (93) (5D)    ;(00001011010) (132) (90) (5A)   ;(11101111010) (3572) (1914) (77A)   ;(00000110011) (63) (51) (33)   ;(00000000110) (6) (6) (06)   ;(11111010100) (3724) (2004) (7D4)   ;(11111110110) (3766) (2038) (7F6)   ;(11110000000) (3600) (1920) (780)   ;
;3544;(00000100000) (40) (32) (20)    ;(11111001110) (3716) (1998) (7CE)   ;(00000101001) (51) (41) (29)   ;(11111100110) (3746) (2022) (7E6)   ;(11111101100) (3754) (2028) (7EC)   ;(11111100110) (3746) (2022) (7E6)   ;(00000111000) (70) (56) (38)   ;(00000100101) (45) (37) (25)   ;
;3552;(11110010000) (3620) (1936) (790)    ;(00001000010) (102) (66) (42)   ;(00000011001) (31) (25) (19)   ;(11101110011) (3563) (1907) (773)   ;(11111100111) (3747) (2023) (7E7)   ;(00000001101) (15) (13) (0D)   ;(11101110111) (3567) (1911) (777)   ;(00000100000) (40) (32) (20)   ;
;3560;(11101001010) (3512) (1866) (74A)    ;(11101011001) (3531) (1881) (759)   ;(11111111110) (3776) (2046) (7FE)   ;(00000000101) (5) (5) (05)   ;(00010001001) (211) (137) (89)   ;(00000100010) (42) (34) (22)   ;(00000000110) (6) (6) (06)   ;(11111101011) (3753) (2027) (7EB)   ;
;3568;(00010000101) (205) (133) (85)    ;(00001000111) (107) (71) (47)   ;(11111110110) (3766) (2038) (7F6)   ;(00000100100) (44) (36) (24)   ;(00000110010) (62) (50) (32)   ;(00001000001) (101) (65) (41)   ;(11111111110) (3776) (2046) (7FE)   ;(00001000101) (105) (69) (45)   ;
;3576;(11111010100) (3724) (2004) (7D4)    ;(11110101000) (3650) (1960) (7A8)   ;(11111001110) (3716) (1998) (7CE)   ;(11010001001) (3211) (1673) (689)   ;(11111101010) (3752) (2026) (7EA)   ;(11010100101) (3245) (1701) (6A5)   ;(00010000001) (201) (129) (81)   ;(00001010110) (126) (86) (56)   ;
;3584;(00000100110) (46) (38) (26)    ;(00000111110) (76) (62) (3E)   ;(11111000010) (3702) (1986) (7C2)   ;(00001001001) (111) (73) (49)   ;(00000100000) (40) (32) (20)   ;(11110000110) (3606) (1926) (786)   ;(11111111110) (3776) (2046) (7FE)   ;(00000001110) (16) (14) (0E)   ;
;3592;(00001110010) (162) (114) (72)    ;(00001000100) (104) (68) (44)   ;(11110111000) (3670) (1976) (7B8)   ;(00000011101) (35) (29) (1D)   ;(11111011110) (3736) (2014) (7DE)   ;(00001000011) (103) (67) (43)   ;(11111100101) (3745) (2021) (7E5)   ;(11100101110) (3456) (1838) (72E)   ;
;3600;(11111100001) (3741) (2017) (7E1)    ;(11110010010) (3622) (1938) (792)   ;(00001000111) (107) (71) (47)   ;(00001101011) (153) (107) (6B)   ;(00000010101) (25) (21) (15)   ;(00001000001) (101) (65) (41)   ;(11110001101) (3615) (1933) (78D)   ;(11111111000) (3770) (2040) (7F8)   ;
;3608;(11111110000) (3760) (2032) (7F0)    ;(00001011010) (132) (90) (5A)   ;(11111101110) (3756) (2030) (7EE)   ;(00000110011) (63) (51) (33)   ;(00000010101) (25) (21) (15)   ;(00001010100) (124) (84) (54)   ;(00000100100) (44) (36) (24)   ;(11110110001) (3661) (1969) (7B1)   ;
;3616;(00000101100) (54) (44) (2C)    ;(00000011011) (33) (27) (1B)   ;(00000010000) (20) (16) (10)   ;(11110110110) (3666) (1974) (7B6)   ;(11111000100) (3704) (1988) (7C4)   ;(11110101101) (3655) (1965) (7AD)   ;(00000101110) (56) (46) (2E)   ;(00010011100) (234) (156) (9C)   ;
;3624;(00000001111) (17) (15) (0F)    ;(11111110101) (3765) (2037) (7F5)   ;(00000100010) (42) (34) (22)   ;(00010000100) (204) (132) (84)   ;(11111011111) (3737) (2015) (7DF)   ;(00001001010) (112) (74) (4A)   ;(00001100010) (142) (98) (62)   ;(00000001100) (14) (12) (0C)   ;
;3632;(00000111111) (77) (63) (3F)    ;(00000110011) (63) (51) (33)   ;(11111101000) (3750) (2024) (7E8)   ;(00000000001) (1) (1) (01)   ;(00001000101) (105) (69) (45)   ;(00001101001) (151) (105) (69)   ;(00000010110) (26) (22) (16)   ;(00001001001) (111) (73) (49)   ;
;3640;(00001010011) (123) (83) (53)    ;(00001000101) (105) (69) (45)   ;(00001000101) (105) (69) (45)   ;(00001101010) (152) (106) (6A)   ;(00001101000) (150) (104) (68)   ;(11111010111) (3727) (2007) (7D7)   ;(11111011101) (3735) (2013) (7DD)   ;(11110110110) (3666) (1974) (7B6)   ;
;3648;(00001111100) (174) (124) (7C)    ;(00000110000) (60) (48) (30)   ;(00000010000) (20) (16) (10)   ;(11111111100) (3774) (2044) (7FC)   ;(00001000000) (100) (64) (40)   ;(11101011101) (3535) (1885) (75D)   ;(11110001000) (3610) (1928) (788)   ;(00000000110) (6) (6) (06)   ;
;3656;(00000111000) (70) (56) (38)    ;(11110110011) (3663) (1971) (7B3)   ;(11110000101) (3605) (1925) (785)   ;(11111100001) (3741) (2017) (7E1)   ;(11110011000) (3630) (1944) (798)   ;(00010111000) (270) (184) (B8)   ;(00010000000) (200) (128) (80)   ;(00001110001) (161) (113) (71)   ;
;3664;(11111111101) (3775) (2045) (7FD)    ;(00001111110) (176) (126) (7E)   ;(00010010101) (225) (149) (95)   ;(11111110011) (3763) (2035) (7F3)   ;(11111101000) (3750) (2024) (7E8)   ;(00001101100) (154) (108) (6C)   ;(00001000111) (107) (71) (47)   ;(11111111001) (3771) (2041) (7F9)   ;
;3672;(11110101000) (3650) (1960) (7A8)    ;(11111000011) (3703) (1987) (7C3)   ;(11100111110) (3476) (1854) (73E)   ;(11101010101) (3525) (1877) (755)   ;(11011110000) (3360) (1776) (6F0)   ;(11101101000) (3550) (1896) (768)   ;(00010011110) (236) (158) (9E)   ;(00000110111) (67) (55) (37)   ;
;3680;(11111111000) (3770) (2040) (7F8)    ;(11111010001) (3721) (2001) (7D1)   ;(00001101001) (151) (105) (69)   ;(00001110000) (160) (112) (70)   ;(11111011100) (3734) (2012) (7DC)   ;(11111101111) (3757) (2031) (7EF)   ;(11011010111) (3327) (1751) (6D7)   ;(11110100110) (3646) (1958) (7A6)   ;
;3688;(11110010101) (3625) (1941) (795)    ;(11011011011) (3333) (1755) (6DB)   ;(11100011011) (3433) (1819) (71B)   ;(00000100110) (46) (38) (26)   ;(11111101100) (3754) (2028) (7EC)   ;(11111000101) (3705) (1989) (7C5)   ;(00000000101) (5) (5) (05)   ;(11111110000) (3760) (2032) (7F0)   ;
;3696;(00000000100) (4) (4) (04)    ;(00000000001) (1) (1) (01)   ;(00000011000) (30) (24) (18)   ;(00000011101) (35) (29) (1D)   ;(00011010111) (327) (215) (D7)   ;(00000001001) (11) (9) (09)   ;(00000101111) (57) (47) (2F)   ;(11111110000) (3760) (2032) (7F0)   ;
;3704;(11110100011) (3643) (1955) (7A3)    ;(11111111001) (3771) (2041) (7F9)   ;(11100100101) (3445) (1829) (725)   ;(00000011100) (34) (28) (1C)   ;(00000000011) (3) (3) (03)   ;(11111010100) (3724) (2004) (7D4)   ;(11111110011) (3763) (2035) (7F3)   ;(11110100101) (3645) (1957) (7A5)   ;
;3712;(11111000011) (3703) (1987) (7C3)    ;(11111010100) (3724) (2004) (7D4)   ;(11110100110) (3646) (1958) (7A6)   ;(11111111000) (3770) (2040) (7F8)   ;(11101101010) (3552) (1898) (76A)   ;(11010011110) (3236) (1694) (69E)   ;(11111011011) (3733) (2011) (7DB)   ;(11110001010) (3612) (1930) (78A)   ;
;3720;(00000111001) (71) (57) (39)    ;(11101101101) (3555) (1901) (76D)   ;(11110110111) (3667) (1975) (7B7)   ;(00000110101) (65) (53) (35)   ;(00001001001) (111) (73) (49)   ;(00000001001) (11) (9) (09)   ;(00001011001) (131) (89) (59)   ;(11111011001) (3731) (2009) (7D9)   ;
;3728;(00000100110) (46) (38) (26)    ;(00000100011) (43) (35) (23)   ;(00010100000) (240) (160) (A0)   ;(00001010001) (121) (81) (51)   ;(00001111100) (174) (124) (7C)   ;(00010000101) (205) (133) (85)   ;(00000111100) (74) (60) (3C)   ;(00001000101) (105) (69) (45)   ;
;3736;(00001111011) (173) (123) (7B)    ;(11111110100) (3764) (2036) (7F4)   ;(00001010010) (122) (82) (52)   ;(00001100100) (144) (100) (64)   ;(00000011000) (30) (24) (18)   ;(00001101011) (153) (107) (6B)   ;(00010011111) (237) (159) (9F)   ;(00000110100) (64) (52) (34)   ;
;3744;(00010111101) (275) (189) (BD)    ;(00001001101) (115) (77) (4D)   ;(11111110101) (3765) (2037) (7F5)   ;(11111101100) (3754) (2028) (7EC)   ;(11111001111) (3717) (1999) (7CF)   ;(00000011000) (30) (24) (18)   ;(11111001110) (3716) (1998) (7CE)   ;(11111010110) (3726) (2006) (7D6)   ;
;3752;(00000111001) (71) (57) (39)    ;(00000001110) (16) (14) (0E)   ;(11111100111) (3747) (2023) (7E7)   ;(00000111000) (70) (56) (38)   ;(00001110010) (162) (114) (72)   ;(00000101101) (55) (45) (2D)   ;(00010101111) (257) (175) (AF)   ;(00010101101) (255) (173) (AD)   ;
;3760;(00001101101) (155) (109) (6D)    ;(00000010110) (26) (22) (16)   ;(00011100010) (342) (226) (E2)   ;(00000101101) (55) (45) (2D)   ;(00000010000) (20) (16) (10)   ;(00000100011) (43) (35) (23)   ;(00000001111) (17) (15) (0F)   ;(00000010101) (25) (21) (15)   ;
;3768;(00000000010) (2) (2) (02)    ;(00000100110) (46) (38) (26)   ;(00001011100) (134) (92) (5C)   ;(00000000111) (7) (7) (07)   ;(00010011011) (233) (155) (9B)   ;(00001101110) (156) (110) (6E)   ;(00001000100) (104) (68) (44)   ;(00001010000) (120) (80) (50)   ;
;3776;(11111111100) (3774) (2044) (7FC)    ;(11110010010) (3622) (1938) (792)   ;(11110010110) (3626) (1942) (796)   ;(11110010100) (3624) (1940) (794)   ;(11110100011) (3643) (1955) (7A3)   ;(11111011101) (3735) (2013) (7DD)   ;(00000011000) (30) (24) (18)   ;(00000111100) (74) (60) (3C)   ;
;3784;(00000010110) (26) (22) (16)    ;(00000100001) (41) (33) (21)   ;(00010110001) (261) (177) (B1)   ;(11110100110) (3646) (1958) (7A6)   ;(00000000010) (2) (2) (02)   ;(00001011010) (132) (90) (5A)   ;(11111111011) (3773) (2043) (7FB)   ;(00000000100) (4) (4) (04)   ;
;3792;(00000100010) (42) (34) (22)    ;(00010011010) (232) (154) (9A)   ;(00000000001) (1) (1) (01)   ;(11111110101) (3765) (2037) (7F5)   ;(11110100111) (3647) (1959) (7A7)   ;(11110001111) (3617) (1935) (78F)   ;(11111110100) (3764) (2036) (7F4)   ;(11110111111) (3677) (1983) (7BF)   ;
;3800;(11111010101) (3725) (2005) (7D5)    ;(11111101001) (3751) (2025) (7E9)   ;(00010111110) (276) (190) (BE)   ;(00000111100) (74) (60) (3C)   ;(11111111000) (3770) (2040) (7F8)   ;(11110101010) (3652) (1962) (7AA)   ;(00000000001) (1) (1) (01)   ;(11111110010) (3762) (2034) (7F2)   ;
;3808;(00000010000) (20) (16) (10)    ;(11101010101) (3525) (1877) (755)   ;(11111101011) (3753) (2027) (7EB)   ;(00000101111) (57) (47) (2F)   ;(11100001001) (3411) (1801) (709)   ;(00000100011) (43) (35) (23)   ;(00000000000) (0) (0) (00)   ;(11110001111) (3617) (1935) (78F)   ;
;3816;(11111100110) (3746) (2022) (7E6)    ;(00001111110) (176) (126) (7E)   ;(00001011101) (135) (93) (5D)   ;(00001011110) (136) (94) (5E)   ;(00000101110) (56) (46) (2E)   ;(00000001111) (17) (15) (0F)   ;(00000010000) (20) (16) (10)   ;(11110000010) (3602) (1922) (782)   ;
;3824;(11110010111) (3627) (1943) (797)    ;(00000000001) (1) (1) (01)   ;(11110011101) (3635) (1949) (79D)   ;(11111101000) (3750) (2024) (7E8)   ;(00001110011) (163) (115) (73)   ;(00000111011) (73) (59) (3B)   ;(00001000100) (104) (68) (44)   ;(00010011011) (233) (155) (9B)   ;
;3832;(00000111101) (75) (61) (3D)    ;(11111101101) (3755) (2029) (7ED)   ;(00001100010) (142) (98) (62)   ;(00010001110) (216) (142) (8E)   ;(00010010010) (222) (146) (92)   ;(00010100110) (246) (166) (A6)   ;(00000000010) (2) (2) (02)   ;(00000010100) (24) (20) (14)   ;
;3840;(11101001111) (3517) (1871) (74F)    ;(11101111010) (3572) (1914) (77A)   ;(11100011110) (3436) (1822) (71E)   ;(11100011010) (3432) (1818) (71A)   ;(11111011010) (3732) (2010) (7DA)   ;(11111100010) (3742) (2018) (7E2)   ;(00000001111) (17) (15) (0F)   ;(11111010001) (3721) (2001) (7D1)   ;
;3848;(11111110000) (3760) (2032) (7F0)    ;(00001101110) (156) (110) (6E)   ;(00010001110) (216) (142) (8E)   ;(00010011011) (233) (155) (9B)   ;(11111101111) (3757) (2031) (7EF)   ;(11111101110) (3756) (2030) (7EE)   ;(00000110100) (64) (52) (34)   ;(00001011101) (135) (93) (5D)   ;
;3856;(11101111000) (3570) (1912) (778)    ;(11100111100) (3474) (1852) (73C)   ;(00001100011) (143) (99) (63)   ;(11101011001) (3531) (1881) (759)   ;(00000011010) (32) (26) (1A)   ;(00000001001) (11) (9) (09)   ;(11111111111) (3777) (2047) (7FF)   ;(11111101000) (3750) (2024) (7E8)   ;
;3864;(11111111000) (3770) (2040) (7F8)    ;(11110110101) (3665) (1973) (7B5)   ;(11110110001) (3661) (1969) (7B1)   ;(00000010010) (22) (18) (12)   ;(00001001100) (114) (76) (4C)   ;(00000001000) (10) (8) (08)   ;(11111001101) (3715) (1997) (7CD)   ;(11111001111) (3717) (1999) (7CF)   ;
;3872;(00000010100) (24) (20) (14)    ;(00000110110) (66) (54) (36)   ;(11111010000) (3720) (2000) (7D0)   ;(00000100101) (45) (37) (25)   ;(11111011101) (3735) (2013) (7DD)   ;(00010011110) (236) (158) (9E)   ;(00001011101) (135) (93) (5D)   ;(11110111110) (3676) (1982) (7BE)   ;
;3880;(00001111111) (177) (127) (7F)    ;(00001100011) (143) (99) (63)   ;(00001000010) (102) (66) (42)   ;(11110100100) (3644) (1956) (7A4)   ;(11111011010) (3732) (2010) (7DA)   ;(11110110111) (3667) (1975) (7B7)   ;(11101010011) (3523) (1875) (753)   ;(11111101011) (3753) (2027) (7EB)   ;
;3888;(00001011010) (132) (90) (5A)    ;(00000000110) (6) (6) (06)   ;(00000001011) (13) (11) (0B)   ;(11110111000) (3670) (1976) (7B8)   ;(11111100111) (3747) (2023) (7E7)   ;(11111110100) (3764) (2036) (7F4)   ;(11110101011) (3653) (1963) (7AB)   ;(00000000101) (5) (5) (05)   ;
;3896;(11111111011) (3773) (2043) (7FB)    ;(00001000000) (100) (64) (40)   ;(00001010001) (121) (81) (51)   ;(00001000011) (103) (67) (43)   ;(11111110001) (3761) (2033) (7F1)   ;(00000110101) (65) (53) (35)   ;(00001101000) (150) (104) (68)   ;(00000011001) (31) (25) (19)   ;
;3904;(00000001010) (12) (10) (0A)    ;(11111111100) (3774) (2044) (7FC)   ;(00011111011) (373) (251) (FB)   ;(00000100111) (47) (39) (27)   ;(11111100001) (3741) (2017) (7E1)   ;(11110010001) (3621) (1937) (791)   ;(00000100011) (43) (35) (23)   ;(00000111000) (70) (56) (38)   ;
;3912;(11110000110) (3606) (1926) (786)    ;(11111110001) (3761) (2033) (7F1)   ;(11111111011) (3773) (2043) (7FB)   ;(00000000100) (4) (4) (04)   ;(11110111110) (3676) (1982) (7BE)   ;(11111001001) (3711) (1993) (7C9)   ;(11110000110) (3606) (1926) (786)   ;(00010000101) (205) (133) (85)   ;
;3920;(11111111110) (3776) (2046) (7FE)    ;(11110110001) (3661) (1969) (7B1)   ;(00010110010) (262) (178) (B2)   ;(00010010001) (221) (145) (91)   ;(00000110001) (61) (49) (31)   ;(00001011011) (133) (91) (5B)   ;(11110101110) (3656) (1966) (7AE)   ;(11110010101) (3625) (1941) (795)   ;
;3928;(00000011110) (36) (30) (1E)    ;(11110100100) (3644) (1956) (7A4)   ;(11110101110) (3656) (1966) (7AE)   ;(11101000011) (3503) (1859) (743)   ;(10111110100) (2764) (1524) (5F4)   ;(11111110101) (3765) (2037) (7F5)   ;(00001001101) (115) (77) (4D)   ;(11111101001) (3751) (2025) (7E9)   ;
;3936;(11111010000) (3720) (2000) (7D0)    ;(00000101000) (50) (40) (28)   ;(11111101101) (3755) (2029) (7ED)   ;(11110011110) (3636) (1950) (79E)   ;(11101001000) (3510) (1864) (748)   ;(11011111111) (3377) (1791) (6FF)   ;(11111001111) (3717) (1999) (7CF)   ;(00000110000) (60) (48) (30)   ;
;3944;(00000110001) (61) (49) (31)    ;(00000101101) (55) (45) (2D)   ;(00000001001) (11) (9) (09)   ;(11111000011) (3703) (1987) (7C3)   ;(00000111100) (74) (60) (3C)   ;(11111001110) (3716) (1998) (7CE)   ;(11111110101) (3765) (2037) (7F5)   ;(00001001100) (114) (76) (4C)   ;
;3952;(00011000100) (304) (196) (C4)    ;(11110111000) (3670) (1976) (7B8)   ;(11011110010) (3362) (1778) (6F2)   ;(00001101100) (154) (108) (6C)   ;(11110111110) (3676) (1982) (7BE)   ;(11110101100) (3654) (1964) (7AC)   ;(00000110010) (62) (50) (32)   ;(11111001101) (3715) (1997) (7CD)   ;
;3960;(11110110110) (3666) (1974) (7B6)    ;(00001000011) (103) (67) (43)   ;(00000001001) (11) (9) (09)   ;(11111111000) (3770) (2040) (7F8)   ;(11111110100) (3764) (2036) (7F4)   ;(00000000000) (0) (0) (00)   ;(00000010001) (21) (17) (11)   ;(00000101000) (50) (40) (28)   ;
;3968;(11110010101) (3625) (1941) (795)    ;(11111111101) (3775) (2045) (7FD)   ;(00001100100) (144) (100) (64)   ;(00010001011) (213) (139) (8B)   ;(00001101000) (150) (104) (68)   ;(00000000010) (2) (2) (02)   ;(00010000000) (200) (128) (80)   ;(00000010101) (25) (21) (15)   ;
;3976;(00001101100) (154) (108) (6C)    ;(00001001101) (115) (77) (4D)   ;(11111100101) (3745) (2021) (7E5)   ;(11111010000) (3720) (2000) (7D0)   ;(11111101101) (3755) (2029) (7ED)   ;(11111000011) (3703) (1987) (7C3)   ;(11111010110) (3726) (2006) (7D6)   ;(11110010011) (3623) (1939) (793)   ;
;3984;(00000110100) (64) (52) (34)    ;(00001001101) (115) (77) (4D)   ;(11111001111) (3717) (1999) (7CF)   ;(00000000111) (7) (7) (07)   ;(11111110101) (3765) (2037) (7F5)   ;(00000010111) (27) (23) (17)   ;(11110101010) (3652) (1962) (7AA)   ;(11111011111) (3737) (2015) (7DF)   ;
;3992;(11111101111) (3757) (2031) (7EF)    ;(00000101101) (55) (45) (2D)   ;(11111101100) (3754) (2028) (7EC)   ;(00000011111) (37) (31) (1F)   ;(00001100010) (142) (98) (62)   ;(11101111111) (3577) (1919) (77F)   ;(11110101001) (3651) (1961) (7A9)   ;(00000111110) (76) (62) (3E)   ;
;4000;(11110011010) (3632) (1946) (79A)    ;(00001011100) (134) (92) (5C)   ;(00000111001) (71) (57) (39)   ;(11111010011) (3723) (2003) (7D3)   ;(00010100010) (242) (162) (A2)   ;(00010010111) (227) (151) (97)   ;(00000001110) (16) (14) (0E)   ;(00001010110) (126) (86) (56)   ;
;4008;(00001010100) (124) (84) (54)    ;(00000100010) (42) (34) (22)   ;(00000111011) (73) (59) (3B)   ;(11111110000) (3760) (2032) (7F0)   ;(00001000001) (101) (65) (41)   ;(11110000111) (3607) (1927) (787)   ;(00010010111) (227) (151) (97)   ;(00001111011) (173) (123) (7B)   ;
;4016;(11111010110) (3726) (2006) (7D6)    ;(11111110001) (3761) (2033) (7F1)   ;(00001010111) (127) (87) (57)   ;(00000111111) (77) (63) (3F)   ;(00010100001) (241) (161) (A1)   ;(11101111101) (3575) (1917) (77D)   ;(00011000111) (307) (199) (C7)   ;(00001011101) (135) (93) (5D)   ;
;4024;(00000100100) (44) (36) (24)    ;(11111101010) (3752) (2026) (7EA)   ;(11111101001) (3751) (2025) (7E9)   ;(00000101011) (53) (43) (2B)   ;(11110000010) (3602) (1922) (782)   ;(11101101011) (3553) (1899) (76B)   ;(00001011110) (136) (94) (5E)   ;(11110111001) (3671) (1977) (7B9)   ;
;4032;(00000001011) (13) (11) (0B)    ;(00000000110) (6) (6) (06)   ;(11111101011) (3753) (2027) (7EB)   ;(00000001100) (14) (12) (0C)   ;(11111111000) (3770) (2040) (7F8)   ;(00000010011) (23) (19) (13)   ;(11110110101) (3665) (1973) (7B5)   ;(11111111010) (3772) (2042) (7FA)   ;
;4040;(11110000000) (3600) (1920) (780)    ;(11110010011) (3623) (1939) (793)   ;(11110101010) (3652) (1962) (7AA)   ;(11111101000) (3750) (2024) (7E8)   ;(11111001000) (3710) (1992) (7C8)   ;(11110111010) (3672) (1978) (7BA)   ;(00001000001) (101) (65) (41)   ;(00001001111) (117) (79) (4F)   ;
;4048;(00000011111) (37) (31) (1F)    ;(00000000011) (3) (3) (03)   ;(00000010111) (27) (23) (17)   ;(11111110011) (3763) (2035) (7F3)   ;(00000110000) (60) (48) (30)   ;(11101110110) (3566) (1910) (776)   ;(00000001110) (16) (14) (0E)   ;(11111000100) (3704) (1988) (7C4)   ;
;4056;(11110010110) (3626) (1942) (796)    ;(11110101100) (3654) (1964) (7AC)   ;(11111110010) (3762) (2034) (7F2)   ;(00000011101) (35) (29) (1D)   ;(00001000111) (107) (71) (47)   ;(11110101101) (3655) (1965) (7AD)   ;(00000011000) (30) (24) (18)   ;(11111011010) (3732) (2010) (7DA)   ;
;4064;(11111100010) (3742) (2018) (7E2)    ;(11111000100) (3704) (1988) (7C4)   ;(11110111110) (3676) (1982) (7BE)   ;(00001101010) (152) (106) (6A)   ;(11111110111) (3767) (2039) (7F7)   ;(00001011000) (130) (88) (58)   ;(11110001001) (3611) (1929) (789)   ;(00000001100) (14) (12) (0C)   ;
;4072;(00000010001) (21) (17) (11)    ;(00000111010) (72) (58) (3A)   ;(00000110111) (67) (55) (37)   ;(00001010100) (124) (84) (54)   ;(00010001100) (214) (140) (8C)   ;(00001000011) (103) (67) (43)   ;(11111000110) (3706) (1990) (7C6)   ;(11101100110) (3546) (1894) (766)   ;
;4080;(11111101010) (3752) (2026) (7EA)    ;(00000100000) (40) (32) (20)   ;(00000011000) (30) (24) (18)   ;(00011000110) (306) (198) (C6)   ;(00000010110) (26) (22) (16)   ;(00001000000) (100) (64) (40)   ;(00001101000) (150) (104) (68)   ;(00000001111) (17) (15) (0F)   ;
;4088;(11110101100) (3654) (1964) (7AC)    ;(11101011010) (3532) (1882) (75A)   ;(00000010111) (27) (23) (17)   ;(11111111100) (3774) (2044) (7FC)   ;(00000010001) (21) (17) (11)   ;(00001010000) (120) (80) (50)   ;(11111100001) (3741) (2017) (7E1)   ;(00001111001) (171) (121) (79)   ;
;4096;(11110101011) (3653) (1963) (7AB)    ;(11111011101) (3735) (2013) (7DD)   ;(11111010100) (3724) (2004) (7D4)   ;(11110000000) (3600) (1920) (780)   ;(11111011101) (3735) (2013) (7DD)   ;(00000101010) (52) (42) (2A)   ;(11111100101) (3745) (2021) (7E5)   ;(00000010100) (24) (20) (14)   ;
;4104;(00000011110) (36) (30) (1E)    ;(00001010100) (124) (84) (54)   ;(00001000000) (100) (64) (40)   ;(00001000000) (100) (64) (40)   ;(11111010000) (3720) (2000) (7D0)   ;(11111100100) (3744) (2020) (7E4)   ;(00000101000) (50) (40) (28)   ;(11111000011) (3703) (1987) (7C3)   ;
;4112;(11110110011) (3663) (1971) (7B3)    ;(00000101010) (52) (42) (2A)   ;(11111010101) (3725) (2005) (7D5)   ;(00000111101) (75) (61) (3D)   ;(00010010110) (226) (150) (96)   ;(11110100100) (3644) (1956) (7A4)   ;(11000110010) (3062) (1586) (632)   ;(11110000001) (3601) (1921) (781)   ;
;4120;(00001010000) (120) (80) (50)    ;(11101100000) (3540) (1888) (760)   ;(11111000000) (3700) (1984) (7C0)   ;(00000110010) (62) (50) (32)   ;(11111011100) (3734) (2012) (7DC)   ;(11110000100) (3604) (1924) (784)   ;(11110001110) (3616) (1934) (78E)   ;(11110001001) (3611) (1929) (789)   ;
;4128;(00000010101) (25) (21) (15)    ;(11111011100) (3734) (2012) (7DC)   ;(00000010011) (23) (19) (13)   ;(00001011000) (130) (88) (58)   ;(11111001110) (3716) (1998) (7CE)   ;(00000101011) (53) (43) (2B)   ;(00001101011) (153) (107) (6B)   ;(11101110110) (3566) (1910) (776)   ;
;4136;(00000001101) (15) (13) (0D)    ;(11101001101) (3515) (1869) (74D)   ;(00010110111) (267) (183) (B7)   ;(00000000010) (2) (2) (02)   ;(11110101101) (3655) (1965) (7AD)   ;(00000100110) (46) (38) (26)   ;(11111110110) (3766) (2038) (7F6)   ;(11110100101) (3645) (1957) (7A5)   ;
;4144;(00001000110) (106) (70) (46)    ;(00001010000) (120) (80) (50)   ;(11111110000) (3760) (2032) (7F0)   ;(00010111010) (272) (186) (BA)   ;(00001011000) (130) (88) (58)   ;(00010001011) (213) (139) (8B)   ;(11110101011) (3653) (1963) (7AB)   ;(00001010010) (122) (82) (52)   ;
;4152;(00001101101) (155) (109) (6D)    ;(00000100011) (43) (35) (23)   ;(00001011100) (134) (92) (5C)   ;(00010110100) (264) (180) (B4)   ;(11110000101) (3605) (1925) (785)   ;(11110101000) (3650) (1960) (7A8)   ;(11111010001) (3721) (2001) (7D1)   ;(11111010100) (3724) (2004) (7D4)   ;
;4160;(00001111110) (176) (126) (7E)    ;(11110011010) (3632) (1946) (79A)   ;(11100100111) (3447) (1831) (727)   ;(11110011011) (3633) (1947) (79B)   ;(11111110000) (3760) (2032) (7F0)   ;(11101101110) (3556) (1902) (76E)   ;(11110100010) (3642) (1954) (7A2)   ;(11111110011) (3763) (2035) (7F3)   ;
;4168;(00001001010) (112) (74) (4A)    ;(00000000010) (2) (2) (02)   ;(00000000100) (4) (4) (04)   ;(00001101001) (151) (105) (69)   ;(11111010011) (3723) (2003) (7D3)   ;(00010110111) (267) (183) (B7)   ;(11111111001) (3771) (2041) (7F9)   ;(11111100011) (3743) (2019) (7E3)   ;
;4176;(11110100100) (3644) (1956) (7A4)    ;(11111001100) (3714) (1996) (7CC)   ;(11111111111) (3777) (2047) (7FF)   ;(00000000101) (5) (5) (05)   ;(00000110101) (65) (53) (35)   ;(00001011000) (130) (88) (58)   ;(00001110010) (162) (114) (72)   ;(00000010010) (22) (18) (12)   ;
;4184;(00001001010) (112) (74) (4A)    ;(00001000111) (107) (71) (47)   ;(00000100100) (44) (36) (24)   ;(11111101111) (3757) (2031) (7EF)   ;(11110111110) (3676) (1982) (7BE)   ;(00001001000) (110) (72) (48)   ;(00000001011) (13) (11) (0B)   ;(00001011111) (137) (95) (5F)   ;
;4192;(00000011110) (36) (30) (1E)    ;(11111001001) (3711) (1993) (7C9)   ;(00000101011) (53) (43) (2B)   ;(11111110011) (3763) (2035) (7F3)   ;(00000000000) (0) (0) (00)   ;(00000001011) (13) (11) (0B)   ;(11111000100) (3704) (1988) (7C4)   ;(11101111100) (3574) (1916) (77C)   ;
;4200;(00000100010) (42) (34) (22)    ;(00000101111) (57) (47) (2F)   ;(11111111100) (3774) (2044) (7FC)   ;(11110100001) (3641) (1953) (7A1)   ;(11111000100) (3704) (1988) (7C4)   ;(11110101011) (3653) (1963) (7AB)   ;(11110110111) (3667) (1975) (7B7)   ;(00000000001) (1) (1) (01)   ;
;4208;(00000101010) (52) (42) (2A)    ;(00001101000) (150) (104) (68)   ;(11111010101) (3725) (2005) (7D5)   ;(00000100001) (41) (33) (21)   ;(00001001000) (110) (72) (48)   ;(00000010011) (23) (19) (13)   ;(00000101100) (54) (44) (2C)   ;(00000111110) (76) (62) (3E)   ;
;4216;(11101111011) (3573) (1915) (77B)    ;(11111101110) (3756) (2030) (7EE)   ;(00010000001) (201) (129) (81)   ;(11110101010) (3652) (1962) (7AA)   ;(11101010001) (3521) (1873) (751)   ;(11101110001) (3561) (1905) (771)   ;(11110001111) (3617) (1935) (78F)   ;(11101010010) (3522) (1874) (752)   ;
;4224;(11101100011) (3543) (1891) (763)    ;(11111010100) (3724) (2004) (7D4)   ;(00001001000) (110) (72) (48)   ;(00000010001) (21) (17) (11)   ;(00000001110) (16) (14) (0E)   ;(00000100110) (46) (38) (26)   ;(00001010001) (121) (81) (51)   ;(00000011010) (32) (26) (1A)   ;
;4232;(00000110011) (63) (51) (33)    ;(00010010100) (224) (148) (94)   ;(11110101110) (3656) (1966) (7AE)   ;(11110001000) (3610) (1928) (788)   ;(11111111100) (3774) (2044) (7FC)   ;(00010011011) (233) (155) (9B)   ;(00001010011) (123) (83) (53)   ;(11101111111) (3577) (1919) (77F)   ;
;4240;(00000101111) (57) (47) (2F)    ;(00000000101) (5) (5) (05)   ;(11111011010) (3732) (2010) (7DA)   ;(11111111010) (3772) (2042) (7FA)   ;(00000010111) (27) (23) (17)   ;(00000110011) (63) (51) (33)   ;(11101111010) (3572) (1914) (77A)   ;(11111001011) (3713) (1995) (7CB)   ;
;4248;(00001110000) (160) (112) (70)    ;(00000010111) (27) (23) (17)   ;(11111011000) (3730) (2008) (7D8)   ;(11100010011) (3423) (1811) (713)   ;(11101001110) (3516) (1870) (74E)   ;(11111110110) (3766) (2038) (7F6)   ;(11101000111) (3507) (1863) (747)   ;(11111011110) (3736) (2014) (7DE)   ;
;4256;(00001100001) (141) (97) (61)    ;(00000000011) (3) (3) (03)   ;(00000011000) (30) (24) (18)   ;(11100100001) (3441) (1825) (721)   ;(11011000001) (3301) (1729) (6C1)   ;(00001000100) (104) (68) (44)   ;(00000110000) (60) (48) (30)   ;(11110111100) (3674) (1980) (7BC)   ;
;4264;(00000010101) (25) (21) (15)    ;(11111110100) (3764) (2036) (7F4)   ;(00000001111) (17) (15) (0F)   ;(00000100101) (45) (37) (25)   ;(00001011100) (134) (92) (5C)   ;(00001011111) (137) (95) (5F)   ;(00001000010) (102) (66) (42)   ;(00001010111) (127) (87) (57)   ;
;4272;(00001100000) (140) (96) (60)    ;(00000011000) (30) (24) (18)   ;(11111010011) (3723) (2003) (7D3)   ;(11111000011) (3703) (1987) (7C3)   ;(11110110001) (3661) (1969) (7B1)   ;(11101011000) (3530) (1880) (758)   ;(11110011101) (3635) (1949) (79D)   ;(11110111110) (3676) (1982) (7BE)   ;
;4280;(11101111000) (3570) (1912) (778)    ;(00000001001) (11) (9) (09)   ;(00000100000) (40) (32) (20)   ;(11101101100) (3554) (1900) (76C)   ;(00001101010) (152) (106) (6A)   ;(11111011100) (3734) (2012) (7DC)   ;(11111001111) (3717) (1999) (7CF)   ;(11111111111) (3777) (2047) (7FF)   ;
;4288;(11111101010) (3752) (2026) (7EA)    ;(00000011110) (36) (30) (1E)   ;(00000001100) (14) (12) (0C)   ;(00000011100) (34) (28) (1C)   ;(00010000101) (205) (133) (85)   ;(11111100010) (3742) (2018) (7E2)   ;(00000110101) (65) (53) (35)   ;(00000001110) (16) (14) (0E)   ;
;4296;(11111101011) (3753) (2027) (7EB)    ;(11110110111) (3667) (1975) (7B7)   ;(11111100011) (3743) (2019) (7E3)   ;(00001000010) (102) (66) (42)   ;(11110101111) (3657) (1967) (7AF)   ;(11110011011) (3633) (1947) (79B)   ;(11001110110) (3166) (1654) (676)   ;(00011010010) (322) (210) (D2)   ;
;4304;(00010001100) (214) (140) (8C)    ;(00001110011) (163) (115) (73)   ;(00001111011) (173) (123) (7B)   ;(00000101010) (52) (42) (2A)   ;(00011001010) (312) (202) (CA)   ;(00000010101) (25) (21) (15)   ;(00000010110) (26) (22) (16)   ;(00001001000) (110) (72) (48)   ;
;4312;(00001011011) (133) (91) (5B)    ;(11111001110) (3716) (1998) (7CE)   ;(11110010101) (3625) (1941) (795)   ;(00000001110) (16) (14) (0E)   ;(00000100010) (42) (34) (22)   ;(00000111100) (74) (60) (3C)   ;(11111101100) (3754) (2028) (7EC)   ;(00001001000) (110) (72) (48)   ;
;4320;(11110111011) (3673) (1979) (7BB)    ;(11111110010) (3762) (2034) (7F2)   ;(00000100010) (42) (34) (22)   ;(00001100110) (146) (102) (66)   ;(11111111011) (3773) (2043) (7FB)   ;(00000110010) (62) (50) (32)   ;(00000011001) (31) (25) (19)   ;(11111011011) (3733) (2011) (7DB)   ;
;4328;(00000001110) (16) (14) (0E)    ;(00010101000) (250) (168) (A8)   ;(00001001100) (114) (76) (4C)   ;(00000110011) (63) (51) (33)   ;(11111000000) (3700) (1984) (7C0)   ;(11111011110) (3736) (2014) (7DE)   ;(00000010001) (21) (17) (11)   ;(11111100111) (3747) (2023) (7E7)   ;
;4336;(00000100101) (45) (37) (25)    ;(00000011000) (30) (24) (18)   ;(00000010011) (23) (19) (13)   ;(11110011110) (3636) (1950) (79E)   ;(11111001010) (3712) (1994) (7CA)   ;(11110000101) (3605) (1925) (785)   ;(00001110000) (160) (112) (70)   ;(00010011101) (235) (157) (9D)   ;
;4344;(11111100000) (3740) (2016) (7E0)    ;(00000100110) (46) (38) (26)   ;(00000101001) (51) (41) (29)   ;(11111100011) (3743) (2019) (7E3)   ;(00001001011) (113) (75) (4B)   ;(11110111111) (3677) (1983) (7BF)   ;(11111010110) (3726) (2006) (7D6)   ;(00000010011) (23) (19) (13)   ;
;4352;(00001010100) (124) (84) (54)    ;(00000100010) (42) (34) (22)   ;(11110110100) (3664) (1972) (7B4)   ;(00001000101) (105) (69) (45)   ;(00010010100) (224) (148) (94)   ;(00001001000) (110) (72) (48)   ;(11111111100) (3774) (2044) (7FC)   ;(00000101110) (56) (46) (2E)   ;
;4360;(11111110111) (3767) (2039) (7F7)    ;(00001010101) (125) (85) (55)   ;(11111011000) (3730) (2008) (7D8)   ;(11111001010) (3712) (1994) (7CA)   ;(11111011010) (3732) (2010) (7DA)   ;(00000011110) (36) (30) (1E)   ;(00001101011) (153) (107) (6B)   ;(00001101100) (154) (108) (6C)   ;
;4368;(00000000010) (2) (2) (02)    ;(11111010110) (3726) (2006) (7D6)   ;(11111001101) (3715) (1997) (7CD)   ;(11101100011) (3543) (1891) (763)   ;(11110110100) (3664) (1972) (7B4)   ;(11110001100) (3614) (1932) (78C)   ;(11111011101) (3735) (2013) (7DD)   ;(00001000110) (106) (70) (46)   ;
;4376;(00000011000) (30) (24) (18)    ;(00000010011) (23) (19) (13)   ;(11110011001) (3631) (1945) (799)   ;(11111001110) (3716) (1998) (7CE)   ;(00001011000) (130) (88) (58)   ;(11110011001) (3631) (1945) (799)   ;(11110011000) (3630) (1944) (798)   ;(00000100100) (44) (36) (24)   ;
;4384;(00001000110) (106) (70) (46)    ;(00000101010) (52) (42) (2A)   ;(00001010010) (122) (82) (52)   ;(00000000110) (6) (6) (06)   ;(11111010010) (3722) (2002) (7D2)   ;(11110111001) (3671) (1977) (7B9)   ;(11111001101) (3715) (1997) (7CD)   ;(11111110101) (3765) (2037) (7F5)   ;
;4392;(11110101011) (3653) (1963) (7AB)    ;(00000101100) (54) (44) (2C)   ;(00000000110) (6) (6) (06)   ;(11110101100) (3654) (1964) (7AC)   ;(11110101001) (3651) (1961) (7A9)   ;(11110011100) (3634) (1948) (79C)   ;(00000111100) (74) (60) (3C)   ;(11111010101) (3725) (2005) (7D5)   ;
;4400;(00000010011) (23) (19) (13)    ;(00000000100) (4) (4) (04)   ;(11111100110) (3746) (2022) (7E6)   ;(00000010010) (22) (18) (12)   ;(00001000101) (105) (69) (45)   ;(00000100101) (45) (37) (25)   ;(11111010111) (3727) (2007) (7D7)   ;(00000011101) (35) (29) (1D)   ;
;4408;(00000000110) (6) (6) (06)    ;(11101100001) (3541) (1889) (761)   ;(11100101011) (3453) (1835) (72B)   ;(00000011010) (32) (26) (1A)   ;(00000110000) (60) (48) (30)   ;(00000100011) (43) (35) (23)   ;(00000101100) (54) (44) (2C)   ;(00000100111) (47) (39) (27)   ;
;4416;(00001100011) (143) (99) (63)    ;(00001001110) (116) (78) (4E)   ;(00001110101) (165) (117) (75)   ;(00010000001) (201) (129) (81)   ;(11100101010) (3452) (1834) (72A)   ;(11111001100) (3714) (1996) (7CC)   ;(00000101111) (57) (47) (2F)   ;(11110100000) (3640) (1952) (7A0)   ;
;4424;(11101100011) (3543) (1891) (763)    ;(11110101111) (3657) (1967) (7AF)   ;(11110000010) (3602) (1922) (782)   ;(11100110111) (3467) (1847) (737)   ;(11101100111) (3547) (1895) (767)   ;(11111111011) (3773) (2043) (7FB)   ;(11111000111) (3707) (1991) (7C7)   ;(11110100101) (3645) (1957) (7A5)   ;
;4432;(11111010000) (3720) (2000) (7D0)    ;(11110110010) (3662) (1970) (7B2)   ;(11111001010) (3712) (1994) (7CA)   ;(00000000110) (6) (6) (06)   ;(00000011011) (33) (27) (1B)   ;(00000100001) (41) (33) (21)   ;(11111001010) (3712) (1994) (7CA)   ;(11110001100) (3614) (1932) (78C)   ;
;4440;(00000010010) (22) (18) (12)    ;(11110110001) (3661) (1969) (7B1)   ;(11110101010) (3652) (1962) (7AA)   ;(11110101010) (3652) (1962) (7AA)   ;(11111100101) (3745) (2021) (7E5)   ;(00000100011) (43) (35) (23)   ;(11111011011) (3733) (2011) (7DB)   ;(00100011000) (430) (280) (118)   ;
;4448;(00010101111) (257) (175) (AF)    ;(00000111011) (73) (59) (3B)   ;(00010011111) (237) (159) (9F)   ;(00001001101) (115) (77) (4D)   ;(00000011110) (36) (30) (1E)   ;(00001001011) (113) (75) (4B)   ;(11111000111) (3707) (1991) (7C7)   ;(11101100000) (3540) (1888) (760)   ;
;4456;(11110111010) (3672) (1978) (7BA)    ;(11111101000) (3750) (2024) (7E8)   ;(11111110101) (3765) (2037) (7F5)   ;(00000101110) (56) (46) (2E)   ;(00000011001) (31) (25) (19)   ;(00000010110) (26) (22) (16)   ;(00000000111) (7) (7) (07)   ;(11111110110) (3766) (2038) (7F6)   ;
;4464;(00001001001) (111) (73) (49)    ;(11101110100) (3564) (1908) (774)   ;(00000101010) (52) (42) (2A)   ;(00010011111) (237) (159) (9F)   ;(11110010001) (3621) (1937) (791)   ;(00000111111) (77) (63) (3F)   ;(00000111001) (71) (57) (39)   ;(11110000010) (3602) (1922) (782)   ;
;4472;(00000010100) (24) (20) (14)    ;(00000101100) (54) (44) (2C)   ;(11111010110) (3726) (2006) (7D6)   ;(00000000011) (3) (3) (03)   ;(11110101110) (3656) (1966) (7AE)   ;(00000011001) (31) (25) (19)   ;(00001100001) (141) (97) (61)   ;(00000100000) (40) (32) (20)   ;
;4480;(00000011000) (30) (24) (18)    ;(11111010011) (3723) (2003) (7D3)   ;(00001000110) (106) (70) (46)   ;(11110010000) (3620) (1936) (790)   ;(11110111111) (3677) (1983) (7BF)   ;(11110011011) (3633) (1947) (79B)   ;(00001011010) (132) (90) (5A)   ;(11111101110) (3756) (2030) (7EE)   ;
;4488;(11111000111) (3707) (1991) (7C7)    ;(00010101010) (252) (170) (AA)   ;(00000111001) (71) (57) (39)   ;(00000011111) (37) (31) (1F)   ;(00001010001) (121) (81) (51)   ;(00000000111) (7) (7) (07)   ;(11101100010) (3542) (1890) (762)   ;(00000010111) (27) (23) (17)   ;
;4496;(11110111000) (3670) (1976) (7B8)    ;(00000001000) (10) (8) (08)   ;(11111110001) (3761) (2033) (7F1)   ;(11111011110) (3736) (2014) (7DE)   ;(00000011010) (32) (26) (1A)   ;(00000010000) (20) (16) (10)   ;(11111001011) (3713) (1995) (7CB)   ;(11110011001) (3631) (1945) (799)   ;
;4504;(00000001000) (10) (8) (08)    ;(11111111111) (3777) (2047) (7FF)   ;(11111011100) (3734) (2012) (7DC)   ;(00000110101) (65) (53) (35)   ;(11111010100) (3724) (2004) (7D4)   ;(11111011000) (3730) (2008) (7D8)   ;(00000101101) (55) (45) (2D)   ;(11111000000) (3700) (1984) (7C0)   ;
;4512;(11110010011) (3623) (1939) (793)    ;(11111111000) (3770) (2040) (7F8)   ;(00000111111) (77) (63) (3F)   ;(00001101111) (157) (111) (6F)   ;(00000010110) (26) (22) (16)   ;(11111101010) (3752) (2026) (7EA)   ;(00001101110) (156) (110) (6E)   ;(00000010100) (24) (20) (14)   ;
;4520;(00001010001) (121) (81) (51)    ;(00001111101) (175) (125) (7D)   ;(00000001100) (14) (12) (0C)   ;(00000001011) (13) (11) (0B)   ;(00000011101) (35) (29) (1D)   ;(11101110111) (3567) (1911) (777)   ;(11101111001) (3571) (1913) (779)   ;(11111101011) (3753) (2027) (7EB)   ;
;4528;(11101000000) (3500) (1856) (740)    ;(00000011011) (33) (27) (1B)   ;(00010000111) (207) (135) (87)   ;(11110111011) (3673) (1979) (7BB)   ;(00000100000) (40) (32) (20)   ;(00001000011) (103) (67) (43)   ;(00001011011) (133) (91) (5B)   ;(11111110101) (3765) (2037) (7F5)   ;
;4536;(11110111010) (3672) (1978) (7BA)    ;(00000110111) (67) (55) (37)   ;(11101010101) (3525) (1877) (755)   ;(11101011001) (3531) (1881) (759)   ;(00000111001) (71) (57) (39)   ;(11110000101) (3605) (1925) (785)   ;(00000101110) (56) (46) (2E)   ;(00000001011) (13) (11) (0B)   ;
;4544;(11111101000) (3750) (2024) (7E8)    ;(00001110000) (160) (112) (70)   ;(11110110000) (3660) (1968) (7B0)   ;(11110011001) (3631) (1945) (799)   ;(11111011110) (3736) (2014) (7DE)   ;(00000001110) (16) (14) (0E)   ;(00000011010) (32) (26) (1A)   ;(11111111010) (3772) (2042) (7FA)   ;
;4552;(00010100111) (247) (167) (A7)    ;(11111110100) (3764) (2036) (7F4)   ;(11111010001) (3721) (2001) (7D1)   ;(00001010101) (125) (85) (55)   ;(00010000001) (201) (129) (81)   ;(11111110110) (3766) (2038) (7F6)   ;(11111001110) (3716) (1998) (7CE)   ;(00000010010) (22) (18) (12)   ;
;4560;(00000000010) (2) (2) (02)    ;(11101100101) (3545) (1893) (765)   ;(11110110010) (3662) (1970) (7B2)   ;(11111111010) (3772) (2042) (7FA)   ;(11111111101) (3775) (2045) (7FD)   ;(11110011110) (3636) (1950) (79E)   ;(00001101011) (153) (107) (6B)   ;(00000000100) (4) (4) (04)   ;
;4568;(00000010001) (21) (17) (11)    ;(00000111111) (77) (63) (3F)   ;(11111010110) (3726) (2006) (7D6)   ;(11100011000) (3430) (1816) (718)   ;(11110101100) (3654) (1964) (7AC)   ;(00001000010) (102) (66) (42)   ;(00001100001) (141) (97) (61)   ;(00001101111) (157) (111) (6F)   ;
;4576;(11110011010) (3632) (1946) (79A)    ;(00000110001) (61) (49) (31)   ;(00001001010) (112) (74) (4A)   ;(11110011111) (3637) (1951) (79F)   ;(11110110010) (3662) (1970) (7B2)   ;(11101011110) (3536) (1886) (75E)   ;(11111110010) (3762) (2034) (7F2)   ;(11111010001) (3721) (2001) (7D1)   ;
;4584;(11110011111) (3637) (1951) (79F)    ;(11101101111) (3557) (1903) (76F)   ;(11110110100) (3664) (1972) (7B4)   ;(11101110110) (3566) (1910) (776)   ;(11110101101) (3655) (1965) (7AD)   ;(11110110010) (3662) (1970) (7B2)   ;(00000101111) (57) (47) (2F)   ;(11110100011) (3643) (1955) (7A3)   ;
;4592;(11111100011) (3743) (2019) (7E3)    ;(00000111010) (72) (58) (3A)   ;(11111111000) (3770) (2040) (7F8)   ;(00000100111) (47) (39) (27)   ;(11111001011) (3713) (1995) (7CB)   ;(11111011001) (3731) (2009) (7D9)   ;(00001001101) (115) (77) (4D)   ;(11111110010) (3762) (2034) (7F2)   ;
;4600;(00000101000) (50) (40) (28)    ;(11111011000) (3730) (2008) (7D8)   ;(11111000110) (3706) (1990) (7C6)   ;(00000100011) (43) (35) (23)   ;(11111001100) (3714) (1996) (7CC)   ;(11110100100) (3644) (1956) (7A4)   ;(00001000110) (106) (70) (46)   ;(00000110010) (62) (50) (32)   ;
;4608;(00000100100) (44) (36) (24)    ;(11111010110) (3726) (2006) (7D6)   ;(00010100010) (242) (162) (A2)   ;(00001001001) (111) (73) (49)   ;(11111010111) (3727) (2007) (7D7)   ;(00001011111) (137) (95) (5F)   ;(11111000010) (3702) (1986) (7C2)   ;(00001011001) (131) (89) (59)   ;
;4616;(00010000110) (206) (134) (86)    ;(11111100110) (3746) (2022) (7E6)   ;(00001010100) (124) (84) (54)   ;(11111110110) (3766) (2038) (7F6)   ;(11111100101) (3745) (2021) (7E5)   ;(00000000110) (6) (6) (06)   ;(11110101000) (3650) (1960) (7A8)   ;(00000001000) (10) (8) (08)   ;
;4624;(11101110110) (3566) (1910) (776)    ;(00000010001) (21) (17) (11)   ;(11101111101) (3575) (1917) (77D)   ;(11111101000) (3750) (2024) (7E8)   ;(11111111010) (3772) (2042) (7FA)   ;(11111001001) (3711) (1993) (7C9)   ;(00000100001) (41) (33) (21)   ;(00001010001) (121) (81) (51)   ;
;4632;(11111101100) (3754) (2028) (7EC)    ;(00000101101) (55) (45) (2D)   ;(00000011110) (36) (30) (1E)   ;(11101011010) (3532) (1882) (75A)   ;(11110110011) (3663) (1971) (7B3)   ;(00001001100) (114) (76) (4C)   ;(00000101010) (52) (42) (2A)   ;(11110101010) (3652) (1962) (7AA)   ;
;4640;(11111101100) (3754) (2028) (7EC)    ;(11110111110) (3676) (1982) (7BE)   ;(11101011101) (3535) (1885) (75D)   ;(11110110111) (3667) (1975) (7B7)   ;(11111100101) (3745) (2021) (7E5)   ;(00001100000) (140) (96) (60)   ;(00000111011) (73) (59) (3B)   ;(00000110001) (61) (49) (31)   ;
;4648;(00001110001) (161) (113) (71)    ;(00001001100) (114) (76) (4C)   ;(00010010011) (223) (147) (93)   ;(11111111110) (3776) (2046) (7FE)   ;(00000101110) (56) (46) (2E)   ;(00000010111) (27) (23) (17)   ;(00001100011) (143) (99) (63)   ;(11111010111) (3727) (2007) (7D7)   ;
;4656;(00001000111) (107) (71) (47)    ;(00000101111) (57) (47) (2F)   ;(00000101101) (55) (45) (2D)   ;(00010001010) (212) (138) (8A)   ;(00000000000) (0) (0) (00)   ;(11111011110) (3736) (2014) (7DE)   ;(00001110100) (164) (116) (74)   ;(11101000011) (3503) (1859) (743)   ;
;4664;(11011010011) (3323) (1747) (6D3)    ;(11110010010) (3622) (1938) (792)   ;(11101000011) (3503) (1859) (743)   ;(11100100110) (3446) (1830) (726)   ;(00000001100) (14) (12) (0C)   ;(11001101000) (3150) (1640) (668)   ;(11111011011) (3733) (2011) (7DB)   ;(00001100101) (145) (101) (65)   ;
;4672;(11111111100) (3774) (2044) (7FC)    ;(11111101001) (3751) (2025) (7E9)   ;(11111001111) (3717) (1999) (7CF)   ;(00000100100) (44) (36) (24)   ;(00001010110) (126) (86) (56)   ;(00010000101) (205) (133) (85)   ;(00001001010) (112) (74) (4A)   ;(00010010000) (220) (144) (90)   ;
;4680;(11111110111) (3767) (2039) (7F7)    ;(11111011111) (3737) (2015) (7DF)   ;(11110000110) (3606) (1926) (786)   ;(00001001000) (110) (72) (48)   ;(11110110111) (3667) (1975) (7B7)   ;(00000010010) (22) (18) (12)   ;(00010010110) (226) (150) (96)   ;(11111011101) (3735) (2013) (7DD)   ;
;4688;(11101011110) (3536) (1886) (75E)    ;(11101100100) (3544) (1892) (764)   ;(00000000011) (3) (3) (03)   ;(11101000101) (3505) (1861) (745)   ;(00000010110) (26) (22) (16)   ;(00000010111) (27) (23) (17)   ;(00000001010) (12) (10) (0A)   ;(00001011000) (130) (88) (58)   ;
;4696;(00001110101) (165) (117) (75)    ;(00001000000) (100) (64) (40)   ;(00000111011) (73) (59) (3B)   ;(11110000111) (3607) (1927) (787)   ;(00000000001) (1) (1) (01)   ;(00000110000) (60) (48) (30)   ;(11110011000) (3630) (1944) (798)   ;(11110101110) (3656) (1966) (7AE)   ;
;4704;(00000000010) (2) (2) (02)    ;(11110010001) (3621) (1937) (791)   ;(11100110010) (3462) (1842) (732)   ;(11010001011) (3213) (1675) (68B)   ;(00000010100) (24) (20) (14)   ;(11111000100) (3704) (1988) (7C4)   ;(11111010111) (3727) (2007) (7D7)   ;(11110011000) (3630) (1944) (798)   ;
;4712;(11101011111) (3537) (1887) (75F)    ;(11111000101) (3705) (1989) (7C5)   ;(00000111101) (75) (61) (3D)   ;(11111111000) (3770) (2040) (7F8)   ;(00000111111) (77) (63) (3F)   ;(11110111001) (3671) (1977) (7B9)   ;(11110010111) (3627) (1943) (797)   ;(11111111001) (3771) (2041) (7F9)   ;
;4720;(11110011001) (3631) (1945) (799)    ;(11110010100) (3624) (1940) (794)   ;(00000011000) (30) (24) (18)   ;(11111010000) (3720) (2000) (7D0)   ;(00000001000) (10) (8) (08)   ;(11110101111) (3657) (1967) (7AF)   ;(00001110000) (160) (112) (70)   ;(11101110110) (3566) (1910) (776)   ;
;4728;(11101001001) (3511) (1865) (749)    ;(11110011111) (3637) (1951) (79F)   ;(11111100111) (3747) (2023) (7E7)   ;(00010000101) (205) (133) (85)   ;(11111100101) (3745) (2021) (7E5)   ;(00001011001) (131) (89) (59)   ;(00001111010) (172) (122) (7A)   ;(00001110110) (166) (118) (76)   ;
;4736;(00001010010) (122) (82) (52)    ;(11111100111) (3747) (2023) (7E7)   ;(00001111010) (172) (122) (7A)   ;(00000101111) (57) (47) (2F)   ;(11111001001) (3711) (1993) (7C9)   ;(00000001110) (16) (14) (0E)   ;(00010010100) (224) (148) (94)   ;(00000101001) (51) (41) (29)   ;
;4744;(00001001000) (110) (72) (48)    ;(00000000110) (6) (6) (06)   ;(00001000111) (107) (71) (47)   ;(00001101000) (150) (104) (68)   ;(11111111011) (3773) (2043) (7FB)   ;(11111110100) (3764) (2036) (7F4)   ;(11111100001) (3741) (2017) (7E1)   ;(00001010001) (121) (81) (51)   ;
;4752;(11111111000) (3770) (2040) (7F8)    ;(00000001001) (11) (9) (09)   ;(00000101101) (55) (45) (2D)   ;(11111101111) (3757) (2031) (7EF)   ;(00001001001) (111) (73) (49)   ;(00001000101) (105) (69) (45)   ;(11111011011) (3733) (2011) (7DB)   ;(11111010010) (3722) (2002) (7D2)   ;
;4760;(11111111100) (3774) (2044) (7FC)    ;(11101011001) (3531) (1881) (759)   ;(00001000101) (105) (69) (45)   ;(11111010011) (3723) (2003) (7D3)   ;(00000011110) (36) (30) (1E)   ;(11110011110) (3636) (1950) (79E)   ;(11100110010) (3462) (1842) (732)   ;(11100111011) (3473) (1851) (73B)   ;
;4768;(11111001011) (3713) (1995) (7CB)    ;(11011000000) (3300) (1728) (6C0)   ;(11000010101) (3025) (1557) (615)   ;(00000100011) (43) (35) (23)   ;(00000000010) (2) (2) (02)   ;(00000110111) (67) (55) (37)   ;(00010111010) (272) (186) (BA)   ;(00000011101) (35) (29) (1D)   ;
;4776;(11110011110) (3636) (1950) (79E)    ;(00000110100) (64) (52) (34)   ;(00001011000) (130) (88) (58)   ;(00000001111) (17) (15) (0F)   ;(00001101100) (154) (108) (6C)   ;(11111111111) (3777) (2047) (7FF)   ;(00000001111) (17) (15) (0F)   ;(00000011100) (34) (28) (1C)   ;
;4784;(00001010111) (127) (87) (57)    ;(00001010100) (124) (84) (54)   ;(11111100101) (3745) (2021) (7E5)   ;(11111010100) (3724) (2004) (7D4)   ;(11111011100) (3734) (2012) (7DC)   ;(00000011101) (35) (29) (1D)   ;(11110000010) (3602) (1922) (782)   ;(11110100101) (3645) (1957) (7A5)   ;
;4792;(00001110110) (166) (118) (76)    ;(11110111110) (3676) (1982) (7BE)   ;(11111100011) (3743) (2019) (7E3)   ;(00000000001) (1) (1) (01)   ;(11110001010) (3612) (1930) (78A)   ;(11110111101) (3675) (1981) (7BD)   ;(11111010011) (3723) (2003) (7D3)   ;(00001110010) (162) (114) (72)   ;
;4800;(00010101010) (252) (170) (AA)    ;(11110100101) (3645) (1957) (7A5)   ;(00001000000) (100) (64) (40)   ;(11111111110) (3776) (2046) (7FE)   ;(11100010010) (3422) (1810) (712)   ;(11111100010) (3742) (2018) (7E2)   ;(11111010001) (3721) (2001) (7D1)   ;(11110010110) (3626) (1942) (796)   ;
;4808;(11101111001) (3571) (1913) (779)    ;(11110010101) (3625) (1941) (795)   ;(11110001001) (3611) (1929) (789)   ;(11110001001) (3611) (1929) (789)   ;(00000010011) (23) (19) (13)   ;(11100110101) (3465) (1845) (735)   ;(00000110000) (60) (48) (30)   ;(00000011000) (30) (24) (18)   ;
;4816;(00001000100) (104) (68) (44)    ;(00010000100) (204) (132) (84)   ;(00010011111) (237) (159) (9F)   ;(00000000101) (5) (5) (05)   ;(11111110101) (3765) (2037) (7F5)   ;(00001011110) (136) (94) (5E)   ;(00000001001) (11) (9) (09)   ;(00000100000) (40) (32) (20)   ;
;4824;(11011100110) (3346) (1766) (6E6)    ;(11101011001) (3531) (1881) (759)   ;(11110111000) (3670) (1976) (7B8)   ;(00000000100) (4) (4) (04)   ;(00001000110) (106) (70) (46)   ;(00010100000) (240) (160) (A0)   ;(11111100010) (3742) (2018) (7E2)   ;(11110100110) (3646) (1958) (7A6)   ;
;4832;(11110001000) (3610) (1928) (788)    ;(11110011111) (3637) (1951) (79F)   ;(11110110111) (3667) (1975) (7B7)   ;(11111000100) (3704) (1988) (7C4)   ;(00001101100) (154) (108) (6C)   ;(00001011000) (130) (88) (58)   ;(11111010111) (3727) (2007) (7D7)   ;(00000100011) (43) (35) (23)   ;
;4840;(00000011010) (32) (26) (1A)    ;(00000110111) (67) (55) (37)   ;(00001001001) (111) (73) (49)   ;(11111111001) (3771) (2041) (7F9)   ;(11111111000) (3770) (2040) (7F8)   ;(11101111101) (3575) (1917) (77D)   ;(11111011001) (3731) (2009) (7D9)   ;(11111000001) (3701) (1985) (7C1)   ;
;4848;(11111110100) (3764) (2036) (7F4)    ;(11111101001) (3751) (2025) (7E9)   ;(11100001111) (3417) (1807) (70F)   ;(11101111111) (3577) (1919) (77F)   ;(11111111100) (3774) (2044) (7FC)   ;(11111001110) (3716) (1998) (7CE)   ;(11110111110) (3676) (1982) (7BE)   ;(11111111101) (3775) (2045) (7FD)   ;
;4856;(00000011110) (36) (30) (1E)    ;(11111110111) (3767) (2039) (7F7)   ;(11111001101) (3715) (1997) (7CD)   ;(11110101110) (3656) (1966) (7AE)   ;(11111000111) (3707) (1991) (7C7)   ;(00000101000) (50) (40) (28)   ;(11111000110) (3706) (1990) (7C6)   ;(11111111100) (3774) (2044) (7FC)   ;
;4864;(11111110101) (3765) (2037) (7F5)    ;(11111100111) (3747) (2023) (7E7)   ;(00000001011) (13) (11) (0B)   ;(11111001010) (3712) (1994) (7CA)   ;(11111010110) (3726) (2006) (7D6)   ;(11111101000) (3750) (2024) (7E8)   ;(11111010011) (3723) (2003) (7D3)   ;(11110101110) (3656) (1966) (7AE)   ;
;4872;(11111111010) (3772) (2042) (7FA)    ;(11111100110) (3746) (2022) (7E6)   ;(00000101101) (55) (45) (2D)   ;(11110101100) (3654) (1964) (7AC)   ;(00000000111) (7) (7) (07)   ;(11111000001) (3701) (1985) (7C1)   ;(11110110100) (3664) (1972) (7B4)   ;(11111100111) (3747) (2023) (7E7)   ;
;4880;(11110111101) (3675) (1981) (7BD)    ;(11111011100) (3734) (2012) (7DC)   ;(11111111111) (3777) (2047) (7FF)   ;(11111000101) (3705) (1989) (7C5)   ;(11111110010) (3762) (2034) (7F2)   ;(11111110110) (3766) (2038) (7F6)   ;(11110111110) (3676) (1982) (7BE)   ;(00000011010) (32) (26) (1A)   ;
;4888;(00000010000) (20) (16) (10)    ;(11110101111) (3657) (1967) (7AF)   ;(11111100001) (3741) (2017) (7E1)   ;(11110111100) (3674) (1980) (7BC)   ;(11110011010) (3632) (1946) (79A)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111010) (3772) (2042) (7FA)   ;(11111110010) (3762) (2034) (7F2)   ;
;4896;(11111001001) (3711) (1993) (7C9)    ;(11110100010) (3642) (1954) (7A2)   ;(00000010001) (21) (17) (11)   ;(11110100101) (3645) (1957) (7A5)   ;(00000101000) (50) (40) (28)   ;(11111110010) (3762) (2034) (7F2)   ;(11110101000) (3650) (1960) (7A8)   ;(11111111001) (3771) (2041) (7F9)   ;
;4904;(11111001100) (3714) (1996) (7CC)    ;(00000001001) (11) (9) (09)   ;(00000011100) (34) (28) (1C)   ;(00000100111) (47) (39) (27)   ;(11111010001) (3721) (2001) (7D1)   ;(00000110001) (61) (49) (31)   ;(11111111100) (3774) (2044) (7FC)   ;(00000001001) (11) (9) (09)   ;
;4912;(11110101010) (3652) (1962) (7AA)    ;(11111011101) (3735) (2013) (7DD)   ;(00000100011) (43) (35) (23)   ;(00000001011) (13) (11) (0B)   ;(00000100111) (47) (39) (27)   ;(00000010100) (24) (20) (14)   ;(11111000101) (3705) (1989) (7C5)   ;(00001000001) (101) (65) (41)   ;
;4920;(00000010110) (26) (22) (16)    ;(00000101110) (56) (46) (2E)   ;(11110111111) (3677) (1983) (7BF)   ;(11111001001) (3711) (1993) (7C9)   ;(11111011101) (3735) (2013) (7DD)   ;(00000000010) (2) (2) (02)   ;(00000001101) (15) (13) (0D)   ;(11111010110) (3726) (2006) (7D6)   ;
;4928;(11110111001) (3671) (1977) (7B9)    ;(11111000111) (3707) (1991) (7C7)   ;(11110100011) (3643) (1955) (7A3)   ;(00000001010) (12) (10) (0A)   ;(11111001110) (3716) (1998) (7CE)   ;(11111100110) (3746) (2022) (7E6)   ;(11110100001) (3641) (1953) (7A1)   ;(11110110111) (3667) (1975) (7B7)   ;
;4936;(00000010010) (22) (18) (12)    ;(11111000101) (3705) (1989) (7C5)   ;(00000010111) (27) (23) (17)   ;(11111101001) (3751) (2025) (7E9)   ;(00000010011) (23) (19) (13)   ;(11111001110) (3716) (1998) (7CE)   ;(00000001001) (11) (9) (09)   ;(00000100110) (46) (38) (26)   ;
;4944;(11111100111) (3747) (2023) (7E7)    ;(11110110111) (3667) (1975) (7B7)   ;(11111111101) (3775) (2045) (7FD)   ;(00000000011) (3) (3) (03)   ;(00000010111) (27) (23) (17)   ;(11111110000) (3760) (2032) (7F0)   ;(11110101101) (3655) (1965) (7AD)   ;(00000100000) (40) (32) (20)   ;
;4952;(00000010001) (21) (17) (11)    ;(11111010110) (3726) (2006) (7D6)   ;(11111010111) (3727) (2007) (7D7)   ;(00000100111) (47) (39) (27)   ;(11110111001) (3671) (1977) (7B9)   ;(11111101100) (3754) (2028) (7EC)   ;(11111010101) (3725) (2005) (7D5)   ;(11111111000) (3770) (2040) (7F8)   ;
;4960;(11110110111) (3667) (1975) (7B7)    ;(11111111001) (3771) (2041) (7F9)   ;(00000100011) (43) (35) (23)   ;(11110111101) (3675) (1981) (7BD)   ;(11111100010) (3742) (2018) (7E2)   ;(11111111111) (3777) (2047) (7FF)   ;(00000100111) (47) (39) (27)   ;(11111100000) (3740) (2016) (7E0)   ;
;4968;(11111001001) (3711) (1993) (7C9)    ;(11111010111) (3727) (2007) (7D7)   ;(11111011100) (3734) (2012) (7DC)   ;(11111110011) (3763) (2035) (7F3)   ;(11111011001) (3731) (2009) (7D9)   ;(00000101110) (56) (46) (2E)   ;(11111000110) (3706) (1990) (7C6)   ;(11111000001) (3701) (1985) (7C1)   ;
;4976;(00000011110) (36) (30) (1E)    ;(11111110110) (3766) (2038) (7F6)   ;(11111001000) (3710) (1992) (7C8)   ;(00000100100) (44) (36) (24)   ;(11111111101) (3775) (2045) (7FD)   ;(00000100111) (47) (39) (27)   ;(11111000100) (3704) (1988) (7C4)   ;(11111000000) (3700) (1984) (7C0)   ;
;4984;(11111000110) (3706) (1990) (7C6)    ;(11111000100) (3704) (1988) (7C4)   ;(00000010001) (21) (17) (11)   ;(11111111110) (3776) (2046) (7FE)   ;(11111100001) (3741) (2017) (7E1)   ;(11111000011) (3703) (1987) (7C3)   ;(11111001100) (3714) (1996) (7CC)   ;(00000000111) (7) (7) (07)   ;
;4992;(00000001010) (12) (10) (0A)    ;(11110111011) (3673) (1979) (7BB)   ;(11110111010) (3672) (1978) (7BA)   ;(11111100110) (3746) (2022) (7E6)   ;(11110011001) (3631) (1945) (799)   ;(00010001001) (211) (137) (89)   ;(00001110001) (161) (113) (71)   ;(11110010001) (3621) (1937) (791)   ;
;5000;(00000100101) (45) (37) (25)    ;(00000011011) (33) (27) (1B)   ;(00000101101) (55) (45) (2D)   ;(00000101001) (51) (41) (29)   ;(00000000101) (5) (5) (05)   ;(11110101010) (3652) (1962) (7AA)   ;(11101111000) (3570) (1912) (778)   ;(00000100000) (40) (32) (20)   ;
;5008;(11101111110) (3576) (1918) (77E)    ;(11001011011) (3133) (1627) (65B)   ;(11101110000) (3560) (1904) (770)   ;(11101111000) (3570) (1912) (778)   ;(11110111000) (3670) (1976) (7B8)   ;(11100110001) (3461) (1841) (731)   ;(11110100011) (3643) (1955) (7A3)   ;(11101111000) (3570) (1912) (778)   ;
;5016;(11110111101) (3675) (1981) (7BD)    ;(00000000001) (1) (1) (01)   ;(00000011110) (36) (30) (1E)   ;(00000001001) (11) (9) (09)   ;(00001101010) (152) (106) (6A)   ;(00000010111) (27) (23) (17)   ;(11110100101) (3645) (1957) (7A5)   ;(11110111100) (3674) (1980) (7BC)   ;
;5024;(00000010101) (25) (21) (15)    ;(00001011111) (137) (95) (5F)   ;(11111110100) (3764) (2036) (7F4)   ;(11110000101) (3605) (1925) (785)   ;(11111110010) (3762) (2034) (7F2)   ;(11111100100) (3744) (2020) (7E4)   ;(00000011100) (34) (28) (1C)   ;(11110110111) (3667) (1975) (7B7)   ;
;5032;(11110001011) (3613) (1931) (78B)    ;(11110111101) (3675) (1981) (7BD)   ;(00010010101) (225) (149) (95)   ;(00001010010) (122) (82) (52)   ;(11111111001) (3771) (2041) (7F9)   ;(00000110101) (65) (53) (35)   ;(11110111101) (3675) (1981) (7BD)   ;(00010000010) (202) (130) (82)   ;
;5040;(00001110111) (167) (119) (77)    ;(00001011110) (136) (94) (5E)   ;(00010100111) (247) (167) (A7)   ;(11110101011) (3653) (1963) (7AB)   ;(11110011110) (3636) (1950) (79E)   ;(00000101001) (51) (41) (29)   ;(11100101001) (3451) (1833) (729)   ;(11111111010) (3772) (2042) (7FA)   ;
;5048;(11101000010) (3502) (1858) (742)    ;(11100101011) (3453) (1835) (72B)   ;(00000000110) (6) (6) (06)   ;(11111101110) (3756) (2030) (7EE)   ;(11111110110) (3766) (2038) (7F6)   ;(11101111111) (3577) (1919) (77F)   ;(11111111110) (3776) (2046) (7FE)   ;(00000011010) (32) (26) (1A)   ;
;5056;(11111000110) (3706) (1990) (7C6)    ;(00001001011) (113) (75) (4B)   ;(11111011001) (3731) (2009) (7D9)   ;(11111000110) (3706) (1990) (7C6)   ;(00000100000) (40) (32) (20)   ;(11110101111) (3657) (1967) (7AF)   ;(11111101111) (3757) (2031) (7EF)   ;(00000010101) (25) (21) (15)   ;
;5064;(00000000010) (2) (2) (02)    ;(00001101100) (154) (108) (6C)   ;(11110110101) (3665) (1973) (7B5)   ;(11110110111) (3667) (1975) (7B7)   ;(11110100011) (3643) (1955) (7A3)   ;(11110111100) (3674) (1980) (7BC)   ;(11100110000) (3460) (1840) (730)   ;(11111010011) (3723) (2003) (7D3)   ;
;5072;(00001010010) (122) (82) (52)    ;(00000010001) (21) (17) (11)   ;(11110110111) (3667) (1975) (7B7)   ;(11101100011) (3543) (1891) (763)   ;(11100110001) (3461) (1841) (731)   ;(11101001101) (3515) (1869) (74D)   ;(11111101000) (3750) (2024) (7E8)   ;(11111111110) (3776) (2046) (7FE)   ;
;5080;(11100111000) (3470) (1848) (738)    ;(11101001101) (3515) (1869) (74D)   ;(11111000001) (3701) (1985) (7C1)   ;(11111100110) (3746) (2022) (7E6)   ;(00001101010) (152) (106) (6A)   ;(11111101101) (3755) (2029) (7ED)   ;(00001100110) (146) (102) (66)   ;(00001010000) (120) (80) (50)   ;
;5088;(11111100111) (3747) (2023) (7E7)    ;(00000011001) (31) (25) (19)   ;(00001011001) (131) (89) (59)   ;(00001010110) (126) (86) (56)   ;(11111010001) (3721) (2001) (7D1)   ;(11111100000) (3740) (2016) (7E0)   ;(11100010100) (3424) (1812) (714)   ;(00000100000) (40) (32) (20)   ;
;5096;(11111100100) (3744) (2020) (7E4)    ;(00000101101) (55) (45) (2D)   ;(11110101011) (3653) (1963) (7AB)   ;(00000100011) (43) (35) (23)   ;(11110000100) (3604) (1924) (784)   ;(00010010011) (223) (147) (93)   ;(11111101111) (3757) (2031) (7EF)   ;(00000010011) (23) (19) (13)   ;
;5104;(00011101001) (351) (233) (E9)    ;(00001110010) (162) (114) (72)   ;(00000011000) (30) (24) (18)   ;(00010011111) (237) (159) (9F)   ;(11111110000) (3760) (2032) (7F0)   ;(11100010010) (3422) (1810) (712)   ;(00000010010) (22) (18) (12)   ;(00000011111) (37) (31) (1F)   ;
;5112;(00000011100) (34) (28) (1C)    ;(11110011000) (3630) (1944) (798)   ;(00000011100) (34) (28) (1C)   ;(00001001010) (112) (74) (4A)   ;(11110110000) (3660) (1968) (7B0)   ;(00000110100) (64) (52) (34)   ;(00000000001) (1) (1) (01)   ;(00000011111) (37) (31) (1F)   ;
;5120;(00010010111) (227) (151) (97)    ;(00001100011) (143) (99) (63)   ;(00001001110) (116) (78) (4E)   ;(00000011010) (32) (26) (1A)   ;(11110100001) (3641) (1953) (7A1)   ;(00001000101) (105) (69) (45)   ;(00001001101) (115) (77) (4D)   ;(00001101011) (153) (107) (6B)   ;
;5128;(11110001100) (3614) (1932) (78C)    ;(00000111011) (73) (59) (3B)   ;(00001111010) (172) (122) (7A)   ;(00000010101) (25) (21) (15)   ;(11110101000) (3650) (1960) (7A8)   ;(11100000110) (3406) (1798) (706)   ;(11110111111) (3677) (1983) (7BF)   ;(11110110001) (3661) (1969) (7B1)   ;
;5136;(11101101101) (3555) (1901) (76D)    ;(11111000110) (3706) (1990) (7C6)   ;(11111101110) (3756) (2030) (7EE)   ;(00000010011) (23) (19) (13)   ;(11111110000) (3760) (2032) (7F0)   ;(11110010000) (3620) (1936) (790)   ;(11010010100) (3224) (1684) (694)   ;(00000000101) (5) (5) (05)   ;
;5144;(11111000100) (3704) (1988) (7C4)    ;(11011101111) (3357) (1775) (6EF)   ;(11111111001) (3771) (2041) (7F9)   ;(11011111010) (3372) (1786) (6FA)   ;(11111010111) (3727) (2007) (7D7)   ;(00000010111) (27) (23) (17)   ;(11111101000) (3750) (2024) (7E8)   ;(11110000000) (3600) (1920) (780)   ;
;5152;(00000110000) (60) (48) (30)    ;(11110111011) (3673) (1979) (7BB)   ;(11111000110) (3706) (1990) (7C6)   ;(11111110000) (3760) (2032) (7F0)   ;(11111110011) (3763) (2035) (7F3)   ;(11111111000) (3770) (2040) (7F8)   ;(00001110010) (162) (114) (72)   ;(00011010100) (324) (212) (D4)   ;
;5160;(11101101110) (3556) (1902) (76E)    ;(11110111100) (3674) (1980) (7BC)   ;(00001010001) (121) (81) (51)   ;(11101000111) (3507) (1863) (747)   ;(00000011110) (36) (30) (1E)   ;(11111001010) (3712) (1994) (7CA)   ;(11100011101) (3435) (1821) (71D)   ;(00100110011) (463) (307) (133)   ;
;5168;(00001110001) (161) (113) (71)    ;(00000011010) (32) (26) (1A)   ;(00001001100) (114) (76) (4C)   ;(00001101000) (150) (104) (68)   ;(00001101101) (155) (109) (6D)   ;(00000010001) (21) (17) (11)   ;(00000101111) (57) (47) (2F)   ;(00001111000) (170) (120) (78)   ;
;5176;(11100111001) (3471) (1849) (739)    ;(11101110101) (3565) (1909) (775)   ;(11111100000) (3740) (2016) (7E0)   ;(00000010001) (21) (17) (11)   ;(00000110010) (62) (50) (32)   ;(00000111101) (75) (61) (3D)   ;(11111111011) (3773) (2043) (7FB)   ;(00000101011) (53) (43) (2B)   ;
;5184;(00000110111) (67) (55) (37)    ;(11100001111) (3417) (1807) (70F)   ;(11111111110) (3776) (2046) (7FE)   ;(00000010100) (24) (20) (14)   ;(11101110101) (3565) (1909) (775)   ;(00000000101) (5) (5) (05)   ;(00000001100) (14) (12) (0C)   ;(11111110000) (3760) (2032) (7F0)   ;
;5192;(00010010010) (222) (146) (92)    ;(00001010110) (126) (86) (56)   ;(00001000111) (107) (71) (47)   ;(00001001010) (112) (74) (4A)   ;(00001110011) (163) (115) (73)   ;(11111100011) (3743) (2019) (7E3)   ;(11111010010) (3722) (2002) (7D2)   ;(11101001000) (3510) (1864) (748)   ;
;5200;(11111111010) (3772) (2042) (7FA)    ;(00000100110) (46) (38) (26)   ;(00000000000) (0) (0) (00)   ;(11101000110) (3506) (1862) (746)   ;(11110110000) (3660) (1968) (7B0)   ;(11110100111) (3647) (1959) (7A7)   ;(00001010001) (121) (81) (51)   ;(00010111111) (277) (191) (BF)   ;
;5208;(00001011111) (137) (95) (5F)    ;(11111001011) (3713) (1995) (7CB)   ;(11111100000) (3740) (2016) (7E0)   ;(00000100000) (40) (32) (20)   ;(00001110011) (163) (115) (73)   ;(00001101000) (150) (104) (68)   ;(00001110110) (166) (118) (76)   ;(00001110110) (166) (118) (76)   ;
;5216;(00010000010) (202) (130) (82)    ;(00001000101) (105) (69) (45)   ;(00001010110) (126) (86) (56)   ;(00010000001) (201) (129) (81)   ;(00001010010) (122) (82) (52)   ;(00001000000) (100) (64) (40)   ;(11111110110) (3766) (2038) (7F6)   ;(11111000011) (3703) (1987) (7C3)   ;
;5224;(00000100110) (46) (38) (26)    ;(00001110011) (163) (115) (73)   ;(11110101111) (3657) (1967) (7AF)   ;(00001001101) (115) (77) (4D)   ;(00001000111) (107) (71) (47)   ;(00001100100) (144) (100) (64)   ;(00000100001) (41) (33) (21)   ;(00001000101) (105) (69) (45)   ;
;5232;(00011110110) (366) (246) (F6)    ;(11101000110) (3506) (1862) (746)   ;(11000101100) (3054) (1580) (62C)   ;(11101111101) (3575) (1917) (77D)   ;(00000010100) (24) (20) (14)   ;(11100001011) (3413) (1803) (70B)   ;(00001101011) (153) (107) (6B)   ;(11111010101) (3725) (2005) (7D5)   ;
;5240;(00000111100) (74) (60) (3C)    ;(11110111011) (3673) (1979) (7BB)   ;(11101000110) (3506) (1862) (746)   ;(11110010011) (3623) (1939) (793)   ;(11101101010) (3552) (1898) (76A)   ;(11110001111) (3617) (1935) (78F)   ;(00010000100) (204) (132) (84)   ;(00000111101) (75) (61) (3D)   ;
;5248;(11111001000) (3710) (1992) (7C8)    ;(00000100101) (45) (37) (25)   ;(00000111001) (71) (57) (39)   ;(11110111011) (3673) (1979) (7BB)   ;(00010000000) (200) (128) (80)   ;(00010001011) (213) (139) (8B)   ;(11111000011) (3703) (1987) (7C3)   ;(00000011100) (34) (28) (1C)   ;
;5256;(00000000100) (4) (4) (04)    ;(00001110110) (166) (118) (76)   ;(11111001011) (3713) (1995) (7CB)   ;(11111110001) (3761) (2033) (7F1)   ;(11101111101) (3575) (1917) (77D)   ;(11011101011) (3353) (1771) (6EB)   ;(11101110011) (3563) (1907) (773)   ;(00000001111) (17) (15) (0F)   ;
;5264;(11110100001) (3641) (1953) (7A1)    ;(00001110001) (161) (113) (71)   ;(00001011100) (134) (92) (5C)   ;(00001011010) (132) (90) (5A)   ;(11100001000) (3410) (1800) (708)   ;(11111010111) (3727) (2007) (7D7)   ;(11111111010) (3772) (2042) (7FA)   ;(11100110110) (3466) (1846) (736)   ;
;5272;(00000010011) (23) (19) (13)    ;(11110110111) (3667) (1975) (7B7)   ;(00001001011) (113) (75) (4B)   ;(00000010111) (27) (23) (17)   ;(11110010110) (3626) (1942) (796)   ;(11110000111) (3607) (1927) (787)   ;(00000011111) (37) (31) (1F)   ;(11111100001) (3741) (2017) (7E1)   ;
;5280;(00001001101) (115) (77) (4D)    ;(00000000110) (6) (6) (06)   ;(00000111001) (71) (57) (39)   ;(00000011111) (37) (31) (1F)   ;(00001001001) (111) (73) (49)   ;(00011101101) (355) (237) (ED)   ;(00001010101) (125) (85) (55)   ;(11111001101) (3715) (1997) (7CD)   ;
;5288;(11010011000) (3230) (1688) (698)    ;(11111101101) (3755) (2029) (7ED)   ;(11100001011) (3413) (1803) (70B)   ;(00011100001) (341) (225) (E1)   ;(00010011111) (237) (159) (9F)   ;(11110000000) (3600) (1920) (780)   ;(11111000001) (3701) (1985) (7C1)   ;(11101001111) (3517) (1871) (74F)   ;
;5296;(00100100000) (440) (288) (120)    ;(00100010100) (424) (276) (114)   ;(11111100110) (3746) (2022) (7E6)   ;(00010001001) (211) (137) (89)   ;(00010101011) (253) (171) (AB)   ;(00001001011) (113) (75) (4B)   ;(00011110101) (365) (245) (F5)   ;(00010011000) (230) (152) (98)   ;
;5304;(11111011000) (3730) (2008) (7D8)    ;(00010111111) (277) (191) (BF)   ;(00000110100) (64) (52) (34)   ;(00001010011) (123) (83) (53)   ;(11110001100) (3614) (1932) (78C)   ;(00000110100) (64) (52) (34)   ;(11001010001) (3121) (1617) (651)   ;(11101101010) (3552) (1898) (76A)   ;
;5312;(11110001110) (3616) (1934) (78E)    ;(00100100001) (441) (289) (121)   ;(11110111000) (3670) (1976) (7B8)   ;(11100001001) (3411) (1801) (709)   ;(00001110110) (166) (118) (76)   ;(11111101011) (3753) (2027) (7EB)   ;(11101101100) (3554) (1900) (76C)   ;(11111111101) (3775) (2045) (7FD)   ;
;5320;(00001110011) (163) (115) (73)    ;(11110110011) (3663) (1971) (7B3)   ;(00101000110) (506) (326) (146)   ;(11101000101) (3505) (1861) (745)   ;(00101110111) (567) (375) (177)   ;(11100111010) (3472) (1850) (73A)   ;(00000011111) (37) (31) (1F)   ;(11001100010) (3142) (1634) (662)   ;
;5328;(11111011100) (3734) (2012) (7DC)    ;(00010001101) (215) (141) (8D)   ;(11110111000) (3670) (1976) (7B8)   ;(11111110101) (3765) (2037) (7F5)   ;(00001011000) (130) (88) (58)   ;(11101011110) (3536) (1886) (75E)   ;(00011001010) (312) (202) (CA)   ;(00010001000) (210) (136) (88)   ;
;5336;(00000100000) (40) (32) (20)    ;(11010111110) (3276) (1726) (6BE)   ;(00001110111) (167) (119) (77)   ;(11010000011) (3203) (1667) (683)   ;(00010110111) (267) (183) (B7)   ;(00100001111) (417) (271) (10F)   ;(11111100000) (3740) (2016) (7E0)   ;(00010010000) (220) (144) (90)   ;
;5344;(00000010001) (21) (17) (11)    ;(11111110000) (3760) (2032) (7F0)   ;(00010011011) (233) (155) (9B)   ;(11101010100) (3524) (1876) (754)   ;(11110010110) (3626) (1942) (796)   ;(11001011111) (3137) (1631) (65F)   ;(11100110111) (3467) (1847) (737)   ;(11110110100) (3664) (1972) (7B4)   ;
;5352;(11100011001) (3431) (1817) (719)    ;(00010111010) (272) (186) (BA)   ;(00001110011) (163) (115) (73)   ;(11101011010) (3532) (1882) (75A)   ;(11111111010) (3772) (2042) (7FA)   ;(00010011101) (235) (157) (9D)   ;(11011010100) (3324) (1748) (6D4)   ;(00000100111) (47) (39) (27)   ;
;5360;(11010011110) (3236) (1694) (69E)    ;(11100011000) (3430) (1816) (718)   ;(11101100001) (3541) (1889) (761)   ;(00110010011) (623) (403) (193)   ;(11101101111) (3557) (1903) (76F)   ;(11110111010) (3672) (1978) (7BA)   ;(11110101011) (3653) (1963) (7AB)   ;(10111110110) (2766) (1526) (5F6)   ;
;5368;(11010110101) (3265) (1717) (6B5)    ;(11100110111) (3467) (1847) (737)   ;(11111010110) (3726) (2006) (7D6)   ;(00010111011) (273) (187) (BB)   ;(00100010100) (424) (276) (114)   ;(00101111010) (572) (378) (17A)   ;(11111010000) (3720) (2000) (7D0)   ;(00000111001) (71) (57) (39)   ;
;5376;(00000001100) (14) (12) (0C)    ;(11111011110) (3736) (2014) (7DE)   ;(00100010110) (426) (278) (116)   ;(11111110011) (3763) (2035) (7F3)   ;(00010111111) (277) (191) (BF)   ;(11110011000) (3630) (1944) (798)   ;(11111100101) (3745) (2021) (7E5)   ;(11011011000) (3330) (1752) (6D8)   ;
;5384;(11011010101) (3325) (1749) (6D5)    ;(11101000001) (3501) (1857) (741)   ;(00011101001) (351) (233) (E9)   ;(00011110000) (360) (240) (F0)   ;(11101001111) (3517) (1871) (74F)   ;(00010111110) (276) (190) (BE)   ;(00010110011) (263) (179) (B3)   ;(11010100101) (3245) (1701) (6A5)   ;
;5392;(00001100000) (140) (96) (60)    ;(11111110010) (3762) (2034) (7F2)   ;(00010111111) (277) (191) (BF)   ;(00001011011) (133) (91) (5B)   ;(11010000010) (3202) (1666) (682)   ;(11110000110) (3606) (1926) (786)   ;(00001111101) (175) (125) (7D)   ;(00001111010) (172) (122) (7A)   ;
;5400;(00001110011) (163) (115) (73)    ;(00010000000) (200) (128) (80)   ;(11111010000) (3720) (2000) (7D0)   ;(11111011001) (3731) (2009) (7D9)   ;(00011100100) (344) (228) (E4)   ;(11110101001) (3651) (1961) (7A9)   ;(00010011000) (230) (152) (98)   ;(00000111010) (72) (58) (3A)   ;
;5408;(11000011011) (3033) (1563) (61B)    ;(00010011111) (237) (159) (9F)   ;(11110010100) (3624) (1940) (794)   ;(11101111000) (3570) (1912) (778)   ;(11110010001) (3621) (1937) (791)   ;(11110100011) (3643) (1955) (7A3)   ;(11110011011) (3633) (1947) (79B)   ;(11101010011) (3523) (1875) (753)   ;
;5416;(00011001011) (313) (203) (CB)    ;(11110110101) (3665) (1973) (7B5)   ;(11111010111) (3727) (2007) (7D7)   ;(11111100000) (3740) (2016) (7E0)   ;(11110010001) (3621) (1937) (791)   ;(00011111110) (376) (254) (FE)   ;(11110011110) (3636) (1950) (79E)   ;(11011100110) (3346) (1766) (6E6)   ;
;5424;(00000011010) (32) (26) (1A)    ;(00011101110) (356) (238) (EE)   ;(00011010010) (322) (210) (D2)   ;(00001001011) (113) (75) (4B)   ;(11101000010) (3502) (1858) (742)   ;(00001000001) (101) (65) (41)   ;(11101100010) (3542) (1890) (762)   ;(11111011110) (3736) (2014) (7DE)   ;
;5432;(11100100111) (3447) (1831) (727)    ;(00001001001) (111) (73) (49)   ;(11100011110) (3436) (1822) (71E)   ;(11110111000) (3670) (1976) (7B8)   ;(00000010100) (24) (20) (14)   ;(00010111110) (276) (190) (BE)   ;(00001001010) (112) (74) (4A)   ;(00001101111) (157) (111) (6F)   ;
;5440;(11001111010) (3172) (1658) (67A)    ;(00001000101) (105) (69) (45)   ;(00000110010) (62) (50) (32)   ;(00100001100) (414) (268) (10C)   ;(11010110010) (3262) (1714) (6B2)   ;(11011111001) (3371) (1785) (6F9)   ;(11101100111) (3547) (1895) (767)   ;(10101110000) (2560) (1392) (570)   ;
;5448;(11101100000) (3540) (1888) (760)    ;(00111011101) (735) (477) (1DD)   ;(00101100001) (541) (353) (161)   ;(10001011101) (2135) (1117) (45D)   ;(00000111101) (75) (61) (3D)   ;(11111000001) (3701) (1985) (7C1)   ;(00001110010) (162) (114) (72)   ;(10101111010) (2572) (1402) (57A)   ;
;5456;(00000100011) (43) (35) (23)    ;(11101011011) (3533) (1883) (75B)   ;(01010101000) (1250) (680) (2A8)   ;(11101110011) (3563) (1907) (773)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 12          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 13          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 25          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 9           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                             ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; TOP:neiroset|lpm_mult:Mult5|mult_gbt:auto_generated|mac_out2                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|lpm_mult:Mult5|mult_gbt:auto_generated|mac_mult1                 ;                            ; DSPMULT_X13_Y23_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; TOP:neiroset|lpm_mult:Mult7|mult_u9t:auto_generated|mac_out2                     ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|lpm_mult:Mult7|mult_u9t:auto_generated|mac_mult1                 ;                            ; DSPMULT_X13_Y22_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y25_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; TOP:neiroset|conv:conv1|lpm_mult:Mult1|mult_p5t:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv:conv1|lpm_mult:Mult1|mult_p5t:auto_generated|mac_mult1      ;                            ; DSPMULT_X42_Y18_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|conv:conv1|lpm_mult:Mult0|mult_p5t:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv:conv1|lpm_mult:Mult0|mult_p5t:auto_generated|mac_mult1      ;                            ; DSPMULT_X42_Y19_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|conv:conv1|lpm_mult:Mult2|mult_p5t:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv:conv1|lpm_mult:Mult2|mult_p5t:auto_generated|mac_mult1      ;                            ; DSPMULT_X42_Y17_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|conv:conv1|lpm_mult:Mult3|mult_p5t:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv:conv1|lpm_mult:Mult3|mult_p5t:auto_generated|mac_mult1      ;                            ; DSPMULT_X42_Y16_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|conv:conv1|lpm_mult:Mult4|mult_p5t:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv:conv1|lpm_mult:Mult4|mult_p5t:auto_generated|mac_mult1      ;                            ; DSPMULT_X42_Y24_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|conv:conv1|lpm_mult:Mult5|mult_p5t:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv:conv1|lpm_mult:Mult5|mult_p5t:auto_generated|mac_mult1      ;                            ; DSPMULT_X42_Y23_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|conv:conv1|lpm_mult:Mult6|mult_p5t:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv:conv1|lpm_mult:Mult6|mult_p5t:auto_generated|mac_mult1      ;                            ; DSPMULT_X42_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|conv:conv1|lpm_mult:Mult7|mult_p5t:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv:conv1|lpm_mult:Mult7|mult_p5t:auto_generated|mac_mult1      ;                            ; DSPMULT_X42_Y20_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|conv:conv1|lpm_mult:Mult8|mult_p5t:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv:conv1|lpm_mult:Mult8|mult_p5t:auto_generated|mac_mult1      ;                            ; DSPMULT_X42_Y22_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1|mult_gbt:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1|mult_gbt:auto_generated|mac_mult1   ;                            ; DSPMULT_X13_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 9,969 / 71,559 ( 14 % ) ;
; C16 interconnects     ; 108 / 2,597 ( 4 % )     ;
; C4 interconnects      ; 5,099 / 46,848 ( 11 % ) ;
; Direct links          ; 1,524 / 71,559 ( 2 % )  ;
; Global clocks         ; 10 / 20 ( 50 % )        ;
; Local interconnects   ; 2,905 / 24,624 ( 12 % ) ;
; R24 interconnects     ; 180 / 2,496 ( 7 % )     ;
; R4 interconnects      ; 6,551 / 62,424 ( 10 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.06) ; Number of LABs  (Total = 464) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 21                            ;
; 2                                           ; 10                            ;
; 3                                           ; 9                             ;
; 4                                           ; 7                             ;
; 5                                           ; 7                             ;
; 6                                           ; 7                             ;
; 7                                           ; 8                             ;
; 8                                           ; 5                             ;
; 9                                           ; 12                            ;
; 10                                          ; 12                            ;
; 11                                          ; 12                            ;
; 12                                          ; 19                            ;
; 13                                          ; 20                            ;
; 14                                          ; 27                            ;
; 15                                          ; 41                            ;
; 16                                          ; 247                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.33) ; Number of LABs  (Total = 464) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 82                            ;
; 1 Clock                            ; 265                           ;
; 1 Clock enable                     ; 152                           ;
; 1 Sync. clear                      ; 42                            ;
; 1 Sync. load                       ; 18                            ;
; 2 Clock enables                    ; 42                            ;
; 2 Clocks                           ; 14                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.64) ; Number of LABs  (Total = 464) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 17                            ;
; 2                                            ; 9                             ;
; 3                                            ; 5                             ;
; 4                                            ; 10                            ;
; 5                                            ; 4                             ;
; 6                                            ; 11                            ;
; 7                                            ; 4                             ;
; 8                                            ; 7                             ;
; 9                                            ; 11                            ;
; 10                                           ; 9                             ;
; 11                                           ; 10                            ;
; 12                                           ; 10                            ;
; 13                                           ; 19                            ;
; 14                                           ; 19                            ;
; 15                                           ; 22                            ;
; 16                                           ; 82                            ;
; 17                                           ; 19                            ;
; 18                                           ; 6                             ;
; 19                                           ; 13                            ;
; 20                                           ; 19                            ;
; 21                                           ; 18                            ;
; 22                                           ; 7                             ;
; 23                                           ; 12                            ;
; 24                                           ; 18                            ;
; 25                                           ; 7                             ;
; 26                                           ; 5                             ;
; 27                                           ; 10                            ;
; 28                                           ; 16                            ;
; 29                                           ; 7                             ;
; 30                                           ; 9                             ;
; 31                                           ; 10                            ;
; 32                                           ; 39                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.69) ; Number of LABs  (Total = 464) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 32                            ;
; 2                                               ; 26                            ;
; 3                                               ; 19                            ;
; 4                                               ; 30                            ;
; 5                                               ; 12                            ;
; 6                                               ; 27                            ;
; 7                                               ; 24                            ;
; 8                                               ; 32                            ;
; 9                                               ; 27                            ;
; 10                                              ; 40                            ;
; 11                                              ; 75                            ;
; 12                                              ; 32                            ;
; 13                                              ; 31                            ;
; 14                                              ; 16                            ;
; 15                                              ; 19                            ;
; 16                                              ; 17                            ;
; 17                                              ; 2                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.13) ; Number of LABs  (Total = 464) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 9                             ;
; 3                                            ; 10                            ;
; 4                                            ; 15                            ;
; 5                                            ; 15                            ;
; 6                                            ; 12                            ;
; 7                                            ; 19                            ;
; 8                                            ; 11                            ;
; 9                                            ; 13                            ;
; 10                                           ; 11                            ;
; 11                                           ; 17                            ;
; 12                                           ; 16                            ;
; 13                                           ; 47                            ;
; 14                                           ; 22                            ;
; 15                                           ; 15                            ;
; 16                                           ; 19                            ;
; 17                                           ; 23                            ;
; 18                                           ; 17                            ;
; 19                                           ; 14                            ;
; 20                                           ; 19                            ;
; 21                                           ; 14                            ;
; 22                                           ; 15                            ;
; 23                                           ; 13                            ;
; 24                                           ; 10                            ;
; 25                                           ; 16                            ;
; 26                                           ; 14                            ;
; 27                                           ; 16                            ;
; 28                                           ; 4                             ;
; 29                                           ; 8                             ;
; 30                                           ; 9                             ;
; 31                                           ; 4                             ;
; 32                                           ; 4                             ;
; 33                                           ; 2                             ;
; 34                                           ; 2                             ;
; 35                                           ; 2                             ;
; 36                                           ; 3                             ;
; 37                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 74           ; 74           ; 0            ; 0            ; 87        ; 74           ; 0            ; 0            ; 2            ; 0            ; 2            ; 3            ; 0            ; 0            ; 0            ; 0            ; 31           ; 3            ; 0            ; 31           ; 2            ; 0            ; 3            ; 0            ; 87        ; 87        ; 87        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 87           ; 13           ; 13           ; 87           ; 87           ; 0         ; 13           ; 87           ; 87           ; 85           ; 87           ; 85           ; 84           ; 87           ; 87           ; 87           ; 87           ; 56           ; 84           ; 87           ; 56           ; 85           ; 87           ; 84           ; 87           ; 0         ; 0         ; 0         ; 87           ; 87           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; start_gray_kn      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VSYNC_cam          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; XCLK_cam           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; res_cam            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; on_off_cam         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sioc               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; siod               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; r[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; r[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; r[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; r[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; r[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; g[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; g[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; g[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; g[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; g[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; g[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; b[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; b[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; b[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; b[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; b[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cs_n               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ras_n              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cas_n              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; we_n               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; dqm[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; dqm[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[8]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[9]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[10]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[11]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ba[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ba[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; Cke                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; tft_sdo            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; tft_sck            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; tft_sdi            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; tft_dc             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; tft_reset          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; tft_cs             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[8]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[9]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[10]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[11]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[12]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[13]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[14]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[15]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; clk50              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PCLK_cam           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HREF_cam           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; data_cam[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; data_cam[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; data_cam[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; data_cam[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; data_cam[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; data_cam[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; data_cam[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; data_cam[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                       ;
+-------------------------------------------------------------------+---------------------------------------------+-------------------+
; Source Clock(s)                                                   ; Destination Clock(s)                        ; Delay Added in ns ;
+-------------------------------------------------------------------+---------------------------------------------+-------------------+
; clk50,TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]       ; 152.9             ;
; pll2|altpll_component|auto_generated|pll1|clk[0]                  ; sdram_controller:SDRAM|rd_ready_r           ; 64.4              ;
; clk50                                                             ; clk50                                       ; 15.1              ;
; clk50,TOP:neiroset|nextstep                                       ; clk50,TOP:neiroset|memorywork:block|step[0] ; 12.7              ;
; clk50,TOP:neiroset|nextstep,TOP:neiroset|memorywork:block|step[0] ; clk50                                       ; 7.7               ;
; clk50,TOP:neiroset|nextstep                                       ; clk50                                       ; 6.0               ;
; sdram_controller:SDRAM|rd_ready_r,sdram_controller:SDRAM|busy     ; sdram_controller:SDRAM|rd_ready_r           ; 4.1               ;
+-------------------------------------------------------------------+---------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                       ;
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                               ; Destination Register                                                                                                                            ; Delay Added in ns ;
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; TOP:neiroset|memorywork:block|step[0]                         ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]                                                                                    ; 5.637             ;
; TOP:neiroset|memorywork:block|step_n[0]                       ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]                                                                                    ; 5.637             ;
; TOP:neiroset|memorywork:block|step[1]                         ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12]                                                                                   ; 5.452             ;
; TOP:neiroset|memorywork:block|step_n[1]                       ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12]                                                                                   ; 5.452             ;
; TOP:neiroset|memorywork:block|step[2]                         ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12]                                                                                   ; 5.246             ;
; TOP:neiroset|memorywork:block|step_n[2]                       ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12]                                                                                   ; 5.246             ;
; TOP:neiroset|memorywork:block|step[3]                         ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12]                                                                                   ; 5.110             ;
; TOP:neiroset|memorywork:block|step_n[3]                       ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12]                                                                                   ; 5.110             ;
; sdram_controller:SDRAM|rd_data_r[7]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a7~porta_datain_reg0  ; 4.405             ;
; sdram_controller:SDRAM|rd_data_r[6]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; 4.405             ;
; sdram_controller:SDRAM|rd_data_r[8]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; 4.352             ;
; sdram_controller:SDRAM|rd_data_r[9]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a9~porta_datain_reg0  ; 4.146             ;
; sdram_controller:SDRAM|rd_data_r[5]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; 3.998             ;
; sdram_controller:SDRAM|rd_data_r[4]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0  ; 3.992             ;
; sdram_controller:SDRAM|rd_data_r[3]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; 3.992             ;
; sdram_controller:SDRAM|rd_data_r[0]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; 3.983             ;
; sdram_controller:SDRAM|rd_data_r[1]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; 3.940             ;
; sdram_controller:SDRAM|rd_data_r[15]                          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a15~porta_datain_reg0 ; 3.940             ;
; sdram_controller:SDRAM|rd_data_r[2]                           ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0  ; 3.933             ;
; sdram_controller:SDRAM|rd_data_r[11]                          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; 3.932             ;
; sdram_controller:SDRAM|rd_data_r[10]                          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0 ; 3.907             ;
; sdram_controller:SDRAM|rd_data_r[12]                          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0 ; 3.894             ;
; sdram_controller:SDRAM|rd_data_r[13]                          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; 3.889             ;
; sdram_controller:SDRAM|rd_data_r[14]                          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0 ; 3.731             ;
; TOP:neiroset|conv_TOP:conv|STOP                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 2.277             ;
; TOP:neiroset|matrix[1]                                        ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|matrix[4]                                        ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|matrix[0]                                        ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[8]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[7]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[6]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[5]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[4]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[3]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[2]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[1]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[0]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|marker[1]                          ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|marker[0]                          ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|marker[2]                          ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|zagryzka_weight                    ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|marker[3]                          ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|conv_TOP:conv|i[9]                               ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; TOP:neiroset|matrix[3]                                        ; TOP:neiroset|conv_TOP:conv|STOP                                                                                                                 ; 1.711             ;
; GO_NEIROSET                                                   ; start_gray                                                                                                                                      ; 1.538             ;
; cam_wrp:cam_wrp_0|wr_enable                                   ; ready                                                                                                                                           ; 1.167             ;
; TOP:neiroset|memorywork:block|step[4]                         ; TOP:neiroset|memorywork:block|we_p                                                                                                              ; 1.110             ;
; TOP:neiroset|memorywork:block|step_n[4]                       ; TOP:neiroset|memorywork:block|we_p                                                                                                              ; 1.110             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[12]                           ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[11]                           ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[10]                           ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[9]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[8]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[7]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[6]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[5]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[4]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[3]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[2]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[1]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|i[0]                            ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; TOP:neiroset|memorywork:block|sh                              ; TOP:neiroset|memorywork:block|i[8]                                                                                                              ; 1.014             ;
; PCLK_cam                                                      ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                                  ; 0.797             ;
; x_sdram[8]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; x_sdram[7]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; x_sdram[6]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; x_sdram[5]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; x_sdram[4]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; x_sdram[3]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; x_sdram[2]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; x_sdram[1]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; x_sdram[0]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; x_sdram[9]                                                    ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; ready                                                         ; x_sdram[6]                                                                                                                                      ; 0.616             ;
; TOP:neiroset|memorywork:block|dp[10]                          ; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated|ram_block1a10~porta_datain_reg0                                     ; 0.418             ;
; TOP:neiroset|maxp:maxpooling|dp[10]                           ; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated|ram_block1a10~porta_datain_reg0                                     ; 0.418             ;
; TOP:neiroset|dense:dense|res[10]                              ; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated|ram_block1a10~porta_datain_reg0                                     ; 0.418             ;
; TOP:neiroset|dense_en                                         ; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated|ram_block1a10~porta_datain_reg0                                     ; 0.418             ;
; TOP:neiroset|conv_en                                          ; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated|ram_block1a10~porta_datain_reg0                                     ; 0.418             ;
; TOP:neiroset|maxp_en                                          ; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated|ram_block1a10~porta_datain_reg0                                     ; 0.418             ;
; TOP:neiroset|memorywork:block|i_d[2]                          ; TOP:neiroset|memorywork:block|buff[0]                                                                                                           ; 0.401             ;
; TOP:neiroset|memorywork:block|i_d[1]                          ; TOP:neiroset|memorywork:block|buff[0]                                                                                                           ; 0.401             ;
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "cam_proj"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 51
Warning (15536): Implemented PLL "pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v Line: 47
    Warning (15559): Can't achieve requested value multiplication of 143 for clock output pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] of parameter multiplication factor -- achieved value of multiplication of 103 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v Line: 47
    Warning (15559): Can't achieve requested value division of 50 for clock output pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] of parameter division factor -- achieved value of division of 36 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 103, clock division of 36, and phase shift of 0 degrees (0 ps) for pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] port File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v Line: 47
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 13 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (176127): The parameters of the PLL pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1 and the PLL pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v Line: 81
    Info (176120): The values of the parameter "M" do not match for the PLL atoms pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 12
        Info (176121): The value of the parameter "M" for the PLL atom pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1 is 103
    Info (176120): The values of the parameter "N" do not match for the PLL atoms pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1 is 9
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1 is 14000
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 18456
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1 is 17601
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 39996
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1 is 22222
Critical Warning (176598): PLL "pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_R8" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 106
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_kul1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_p0o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node TOP:neiroset|memorywork:block|step[1] File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 51
        Info (176357): Destination node TOP:neiroset|memorywork:block|step[2] File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 51
        Info (176357): Destination node TOP:neiroset|memorywork:block|step[3] File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 51
        Info (176357): Destination node TOP:neiroset|memorywork:block|step[4] File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 51
Info (176353): Automatically promoted node pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_4) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C2 of PLL_4) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble  File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 19
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node hellosoc_top:TFT|tft_ili9341:tft|Selector30~0 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 80
        Info (176357): Destination node hellosoc_top:TFT|tft_ili9341:tft|spiData[2]~3 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 69
Info (176353): Automatically promoted node sdram_controller:SDRAM|busy  File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v Line: 113
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sdram_controller:SDRAM|rd_ready_r  File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v Line: 171
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0~1  File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a10 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 360
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a9 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 328
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a8 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 296
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a7 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 264
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a6 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 232
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a5 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 200
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a4 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 168
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a3 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 136
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a2 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 104
        Info (176357): Destination node TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf Line: 72
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node TOP:neiroset|conv_TOP:conv|STOP  File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 38
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node TOP:neiroset|conv_en~0 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 34
        Info (176357): Destination node TOP:neiroset|conv_TOP:conv|STOP~0 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 38
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 15 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 15 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 0 input, 13 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  16 pins available
Warning (15064): PLL "pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "XCLK_cam~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 51
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "RxD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TxD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hsync" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vsync" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:23
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:16
Info (11888): Total time spent on timing analysis during the Fitter is 9.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 20 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin start_gray_kn uses I/O standard 3.3-V LVTTL at E1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 12
    Info (169178): Pin tft_sdo uses I/O standard 3.3-V LVTTL at B4 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 39
    Info (169178): Pin sd_data[0] uses I/O standard 3.3-V LVTTL at G2 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[1] uses I/O standard 3.3-V LVTTL at G1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[2] uses I/O standard 3.3-V LVTTL at L8 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[3] uses I/O standard 3.3-V LVTTL at K5 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[4] uses I/O standard 3.3-V LVTTL at K2 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[5] uses I/O standard 3.3-V LVTTL at J2 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[6] uses I/O standard 3.3-V LVTTL at J1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[7] uses I/O standard 3.3-V LVTTL at R7 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[8] uses I/O standard 3.3-V LVTTL at T4 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[9] uses I/O standard 3.3-V LVTTL at T2 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[10] uses I/O standard 3.3-V LVTTL at T3 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[11] uses I/O standard 3.3-V LVTTL at R3 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[12] uses I/O standard 3.3-V LVTTL at R5 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[13] uses I/O standard 3.3-V LVTTL at P3 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[14] uses I/O standard 3.3-V LVTTL at N3 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin sd_data[15] uses I/O standard 3.3-V LVTTL at K1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 36
    Info (169178): Pin rst uses I/O standard 3.3-V LVTTL at J15 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 11
    Info (169178): Pin clk50 uses I/O standard 3.3-V LVTTL at R8 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 10
Info (144001): Generated suppressed messages file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1476 megabytes
    Info: Processing ended: Tue Nov 12 14:38:11 2019
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:00


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj.fit.smsg.


