{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531075630550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531075630551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  8 14:47:10 2018 " "Processing started: Sun Jul  8 14:47:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531075630551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075630551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075630552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531075630740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../HDL/RegisterFile.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../HDL/PC.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryModesPackage (SystemVerilog) " "Found design unit 1: MemoryModesPackage (SystemVerilog)" {  } { { "../HDL/Memory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../HDL/Memory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv 3 1 " "Found 3 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSInstructionPackage (SystemVerilog) " "Found design unit 1: MIPSInstructionPackage (SystemVerilog)" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641245 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ControlLinePackage (SystemVerilog) " "Found design unit 2: ControlLinePackage (SystemVerilog)" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641245 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchModesPackage (SystemVerilog) " "Found design unit 1: BranchModesPackage (SystemVerilog)" {  } { { "../HDL/Branch.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641247 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch " "Found entity 1: Branch" {  } { { "../HDL/Branch.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUFunctCodesPackage (SystemVerilog) " "Found design unit 1: ALUFunctCodesPackage (SystemVerilog)" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641247 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessorPackage (SystemVerilog) " "Found design unit 1: ProcessorPackage (SystemVerilog)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM32Bit " "Found entity 1: RAM32Bit" {  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075641249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531075641307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_immediateExtended_d0 Processor.sv(295) " "Verilog HDL or VHDL warning at Processor.sv(295): object \"instruction_immediateExtended_d0\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641309 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instructionData_d1 Processor.sv(363) " "Verilog HDL or VHDL warning at Processor.sv(363): object \"instructionData_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641310 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_rtIn_d1 Processor.sv(364) " "Verilog HDL or VHDL warning at Processor.sv(364): object \"instruction_rtIn_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641310 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_rdIn_d1 Processor.sv(365) " "Verilog HDL or VHDL warning at Processor.sv(365): object \"instruction_rdIn_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641310 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_registerWriteAddressMode_d1 Processor.sv(367) " "Verilog HDL or VHDL warning at Processor.sv(367): object \"control_registerWriteAddressMode_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641310 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_registerWriteSource_d1 Processor.sv(368) " "Verilog HDL or VHDL warning at Processor.sv(368): object \"control_registerWriteSource_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 368 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641310 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_registerWrite_d1 Processor.sv(369) " "Verilog HDL or VHDL warning at Processor.sv(369): object \"control_registerWrite_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641310 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_outputZero_d1 Processor.sv(376) " "Verilog HDL or VHDL warning at Processor.sv(376): object \"alu_outputZero_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641310 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_outputPositive_d1 Processor.sv(377) " "Verilog HDL or VHDL warning at Processor.sv(377): object \"alu_outputPositive_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641310 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_outputNegative_d1 Processor.sv(378) " "Verilog HDL or VHDL warning at Processor.sv(378): object \"alu_outputNegative_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531075641310 "|Processor"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[31\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[31\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641321 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Processor.sv(443) " "Constant driver at Processor.sv(443)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 443 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[30\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[30\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[29\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[29\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[28\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[28\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[27\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[27\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[26\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[26\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[25\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[25\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[24\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[24\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[23\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[23\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[22\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[22\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[21\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[21\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[20\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[20\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[19\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[19\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[18\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[18\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[17\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[17\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[16\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[16\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[15\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[15\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "externalDataOut\[14\] Processor.sv(544) " "Can't resolve multiple constant drivers for net \"externalDataOut\[14\]\" at Processor.sv(544)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 544 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641322 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531075641323 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531075641357 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul  8 14:47:21 2018 " "Processing ended: Sun Jul  8 14:47:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531075641357 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531075641357 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531075641357 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075641357 ""}
