;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 108
	ADD 210, 30
	MOV -9, <-20
	SUB 900, 0
	MOV -1, <-20
	SUB 900, 0
	SUB -100, -100
	SPL 400, #2
	SUB <0, @2
	SUB @121, 103
	SUB -100, -300
	CMP 1, <-20
	SUB 210, 0
	SUB 0, -0
	SUB 0, -0
	ADD 400, 9
	ADD 210, 30
	SPL 900
	SUB @129, 108
	SPL 0, -202
	SUB 12, @10
	ADD 100, 9
	SUB 900, 0
	SUB <0, @2
	ADD 210, 30
	MOV -1, <-20
	SLT 721, -0
	DJN <721, 106
	ADD 210, 30
	ADD 100, 9
	DJN <721, 106
	MOV -1, <-20
	SUB 0, @0
	MOV -1, <-20
	SUB <400, @2
	ADD 100, 9
	ADD 210, 30
	SPL 0, -202
	CMP 210, 30
	SLT 121, 0
	SUB <400, @2
	SUB -100, -300
	SUB 12, @10
	ADD 100, -9
	SPL 0, -202
	SPL 0, -202
	MOV -1, <-20
	MOV -7, <-20
	SUB @127, 108
	ADD 210, 30
