#! /usr/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1560-g899d45923)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x558e2b9e0f20 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -9;
S_0x558e2b9e10b0 .scope module, "top" "top" 3 4;
 .timescale -9 -9;
v0x558e2ba341b0_0 .var "IR_addr", 12 0;
v0x558e2ba34290_0 .var "PC_addr", 12 0;
v0x558e2ba34370_0 .net "addr", 12 0, v0x558e2ba2b600_0;  1 drivers
v0x558e2ba344a0_0 .var "clock", 0 0;
RS_0x7f06888e0828 .resolv tri, L_0x558e2ba354b0, L_0x558e2ba356d0, L_0x558e2ba35ba0;
v0x558e2ba34540_0 .net8 "data", 7 0, RS_0x7f06888e0828;  3 drivers
v0x558e2ba34600_0 .net "fetch", 0 0, v0x558e2ba2d370_0;  1 drivers
v0x558e2ba34730_0 .net "halt", 0 0, v0x558e2ba301b0_0;  1 drivers
v0x558e2ba347d0_0 .net "ir_addr", 12 0, v0x558e2ba2e3a0_0;  1 drivers
v0x558e2ba34920_0 .var "mnemonic", 24 0;
v0x558e2ba34a90_0 .net "opcode", 2 0, v0x558e2ba2e610_0;  1 drivers
v0x558e2ba34be0_0 .net "pc_addr", 12 0, v0x558e2ba2ed80_0;  1 drivers
v0x558e2ba34ca0_0 .net "ram_sel", 0 0, L_0x558e2ba369c0;  1 drivers
v0x558e2ba34d40_0 .net "rd", 0 0, v0x558e2ba306a0_0;  1 drivers
v0x558e2ba34e70_0 .var "reset_req", 0 0;
v0x558e2ba34f10_0 .net "rom_sel", 0 0, L_0x558e2ba366a0;  1 drivers
v0x558e2ba34fb0_0 .net "sync_rst_n", 0 0, v0x558e2ba33f00_0;  1 drivers
v0x558e2ba35160_0 .var/i "test", 31 0;
v0x558e2ba35330_0 .net "wr", 0 0, v0x558e2ba307e0_0;  1 drivers
E_0x558e2ba12f50 .event posedge, v0x558e2ba301b0_0;
E_0x558e2ba12fd0 .event anyedge, v0x558e2ba35160_0;
L_0x558e2ba358d0 .part v0x558e2ba2b600_0, 0, 11;
S_0x558e2b9c9950 .scope begin, "MONITOR" "MONITOR" 3 142, 3 142 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
E_0x558e2ba12f10 .event anyedge, v0x558e2ba2c4c0_0;
E_0x558e2ba12bd0 .event anyedge, v0x558e2ba2b840_0;
S_0x558e2b9c9ae0 .scope task, "display_debug_message" "display_debug_message" 3 81, 3 81 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
TD_top.display_debug_message ;
    %vpi_call/w 3 83 "$display", "\012******************************************************" {0 0 0};
    %vpi_call/w 3 84 "$display", "* THE FOLLOWING DEBUG TASK ARE AVAILABLE: *" {0 0 0};
    %vpi_call/w 3 85 "$display", "* \042test1; \042 to load the 1st diagnostic progran. *" {0 0 0};
    %vpi_call/w 3 86 "$display", "* \042test2; \042 to load the 2nd diagnostic program. *" {0 0 0};
    %vpi_call/w 3 87 "$display", "* \042test3; \042 to load the Fibonacci program. *" {0 0 0};
    %vpi_call/w 3 88 "$display", "******************************************************\012" {0 0 0};
    %end;
S_0x558e2b9cc930 .scope task, "sys_reset" "sys_reset" 3 134, 3 134 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
TD_top.sys_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558e2ba34e70_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558e2ba34e70_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558e2ba34e70_0, 0, 1;
    %end;
S_0x558e2b9ccb10 .scope task, "test1" "test1" 3 92, 3 92 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
TD_top.test1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558e2ba35160_0, 0, 32;
    %disable S_0x558e2b9c9950;
    %vpi_call/w 3 96 "$readmemb", "./test/test1.pro", v0x558e2ba32dc0 {0 0 0};
    %vpi_call/w 3 97 "$display", "rom loaded successfully!" {0 0 0};
    %vpi_call/w 3 98 "$readmemb", "./test/test1.dat", v0x558e2ba33840 {0 0 0};
    %vpi_call/w 3 99 "$display", "ram loaded successfully!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558e2ba35160_0, 0, 32;
    %delay 14800, 0;
    %fork TD_top.sys_reset, S_0x558e2b9cc930;
    %join;
    %end;
S_0x558e2b974240 .scope task, "test2" "test2" 3 106, 3 106 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
TD_top.test2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558e2ba35160_0, 0, 32;
    %disable S_0x558e2b9c9950;
    %vpi_call/w 3 110 "$readmemb", "./test/test2.pro", v0x558e2ba32dc0 {0 0 0};
    %vpi_call/w 3 111 "$display", "rom loaded successfully!" {0 0 0};
    %vpi_call/w 3 112 "$readmemb", "./test/test2.dat", v0x558e2ba33840 {0 0 0};
    %vpi_call/w 3 113 "$display", "ram loaded successfully!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x558e2ba35160_0, 0, 32;
    %delay 11600, 0;
    %fork TD_top.sys_reset, S_0x558e2b9cc930;
    %join;
    %end;
S_0x558e2b974470 .scope task, "test3" "test3" 3 120, 3 120 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
TD_top.test3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558e2ba35160_0, 0, 32;
    %disable S_0x558e2b9c9950;
    %vpi_call/w 3 124 "$readmemb", "./test/test3.pro", v0x558e2ba32dc0 {0 0 0};
    %vpi_call/w 3 125 "$display", "rom loaded successfully!" {0 0 0};
    %vpi_call/w 3 126 "$readmemb", "./test/test3.dat", v0x558e2ba33840 {0 0 0};
    %vpi_call/w 3 127 "$display", "ram loaded successfully!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x558e2ba35160_0, 0, 32;
    %delay 94000, 0;
    %fork TD_top.sys_reset, S_0x558e2b9cc930;
    %join;
    %end;
S_0x558e2b9cee80 .scope module, "u_addr_decode" "addr_decode" 3 49, 4 6 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 13 "addr";
    .port_info 1 /OUTPUT 1 "rom_sel";
    .port_info 2 /OUTPUT 1 "ram_sel";
L_0x558e2ba36260 .functor OR 1, L_0x558e2ba35d80, L_0x558e2ba360f0, C4<0>, C4<0>;
L_0x558e2ba36590 .functor OR 1, L_0x558e2ba36260, L_0x558e2ba36410, C4<0>, C4<0>;
v0x558e2b9fa400_0 .net *"_ivl_1", 1 0, L_0x558e2ba35ce0;  1 drivers
v0x558e2b9fa4d0_0 .net *"_ivl_10", 0 0, L_0x558e2ba360f0;  1 drivers
v0x558e2ba0ad50_0 .net *"_ivl_13", 0 0, L_0x558e2ba36260;  1 drivers
v0x558e2ba0f670_0 .net *"_ivl_15", 1 0, L_0x558e2ba36370;  1 drivers
L_0x7f0688897180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x558e2ba00870_0 .net/2u *"_ivl_16", 1 0, L_0x7f0688897180;  1 drivers
v0x558e2b9fe9b0_0 .net *"_ivl_18", 0 0, L_0x558e2ba36410;  1 drivers
L_0x7f06888970f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558e2b9fa960_0 .net/2u *"_ivl_2", 1 0, L_0x7f06888970f0;  1 drivers
v0x558e2ba29f20_0 .net *"_ivl_21", 0 0, L_0x558e2ba36590;  1 drivers
L_0x7f06888971c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558e2ba29fe0_0 .net/2u *"_ivl_22", 0 0, L_0x7f06888971c8;  1 drivers
L_0x7f0688897210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558e2ba2a0c0_0 .net/2u *"_ivl_24", 0 0, L_0x7f0688897210;  1 drivers
v0x558e2ba2a1a0_0 .net *"_ivl_29", 1 0, L_0x558e2ba367e0;  1 drivers
L_0x7f0688897258 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558e2ba2a280_0 .net/2u *"_ivl_30", 1 0, L_0x7f0688897258;  1 drivers
v0x558e2ba2a360_0 .net *"_ivl_32", 0 0, L_0x558e2ba368d0;  1 drivers
L_0x7f06888972a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558e2ba2a420_0 .net/2u *"_ivl_34", 0 0, L_0x7f06888972a0;  1 drivers
L_0x7f06888972e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558e2ba2a500_0 .net/2u *"_ivl_36", 0 0, L_0x7f06888972e8;  1 drivers
v0x558e2ba2a5e0_0 .net *"_ivl_4", 0 0, L_0x558e2ba35d80;  1 drivers
v0x558e2ba2a6a0_0 .net *"_ivl_7", 1 0, L_0x558e2ba35ef0;  1 drivers
L_0x7f0688897138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558e2ba2a780_0 .net/2u *"_ivl_8", 1 0, L_0x7f0688897138;  1 drivers
v0x558e2ba2a860_0 .net "addr", 12 0, v0x558e2ba2b600_0;  alias, 1 drivers
v0x558e2ba2a940_0 .net "ram_sel", 0 0, L_0x558e2ba369c0;  alias, 1 drivers
v0x558e2ba2aa00_0 .net "rom_sel", 0 0, L_0x558e2ba366a0;  alias, 1 drivers
L_0x558e2ba35ce0 .part v0x558e2ba2b600_0, 11, 2;
L_0x558e2ba35d80 .cmp/eq 2, L_0x558e2ba35ce0, L_0x7f06888970f0;
L_0x558e2ba35ef0 .part v0x558e2ba2b600_0, 11, 2;
L_0x558e2ba360f0 .cmp/eq 2, L_0x558e2ba35ef0, L_0x7f0688897138;
L_0x558e2ba36370 .part v0x558e2ba2b600_0, 11, 2;
L_0x558e2ba36410 .cmp/eq 2, L_0x558e2ba36370, L_0x7f0688897180;
L_0x558e2ba366a0 .functor MUXZ 1, L_0x7f0688897210, L_0x7f06888971c8, L_0x558e2ba36590, C4<>;
L_0x558e2ba367e0 .part v0x558e2ba2b600_0, 11, 2;
L_0x558e2ba368d0 .cmp/eq 2, L_0x558e2ba367e0, L_0x7f0688897258;
L_0x558e2ba369c0 .functor MUXZ 1, L_0x7f06888972e8, L_0x7f06888972a0, L_0x558e2ba368d0, C4<>;
S_0x558e2ba2ab40 .scope module, "u_risc_cpu" "risc_cpu" 3 20, 5 1 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 1 "wr";
    .port_info 4 /OUTPUT 1 "rd";
    .port_info 5 /OUTPUT 1 "halt";
    .port_info 6 /OUTPUT 13 "addr";
    .port_info 7 /OUTPUT 3 "opcode";
    .port_info 8 /OUTPUT 1 "fetch";
    .port_info 9 /OUTPUT 13 "ir_addr";
    .port_info 10 /OUTPUT 13 "pc_addr";
v0x558e2ba30ff0_0 .net "acc_out", 7 0, v0x558e2ba2aef0_0;  1 drivers
v0x558e2ba31120_0 .net "addr", 12 0, v0x558e2ba2b600_0;  alias, 1 drivers
v0x558e2ba31230_0 .net "alu_ena", 0 0, v0x558e2ba2d0f0_0;  1 drivers
v0x558e2ba31320_0 .net "alu_out", 7 0, v0x558e2ba2c260_0;  1 drivers
v0x558e2ba313c0_0 .net "clk", 0 0, L_0x558e2ba0d3f0;  1 drivers
v0x558e2ba314b0_0 .net8 "data", 7 0, RS_0x7f06888e0828;  alias, 3 drivers
v0x558e2ba31570_0 .net "datactrl_ena", 0 0, v0x558e2ba300e0_0;  1 drivers
v0x558e2ba31660_0 .net "fetch", 0 0, v0x558e2ba2d370_0;  alias, 1 drivers
v0x558e2ba31700_0 .net "halt", 0 0, v0x558e2ba301b0_0;  alias, 1 drivers
v0x558e2ba317a0_0 .net "incr_pc", 0 0, v0x558e2ba30250_0;  1 drivers
v0x558e2ba31840_0 .net "ir_addr", 12 0, v0x558e2ba2e3a0_0;  alias, 1 drivers
v0x558e2ba318e0_0 .net "load_acc", 0 0, v0x558e2ba302f0_0;  1 drivers
v0x558e2ba319d0_0 .net "load_ir", 0 0, v0x558e2ba303c0_0;  1 drivers
v0x558e2ba31ac0_0 .net "load_pc", 0 0, v0x558e2ba30490_0;  1 drivers
v0x558e2ba31bb0_0 .net "opcode", 2 0, v0x558e2ba2e610_0;  alias, 1 drivers
v0x558e2ba31c70_0 .net "pc_addr", 12 0, v0x558e2ba2ed80_0;  alias, 1 drivers
v0x558e2ba31d80_0 .net "rd", 0 0, v0x558e2ba306a0_0;  alias, 1 drivers
v0x558e2ba31f30_0 .net "rst_n", 0 0, v0x558e2ba33f00_0;  alias, 1 drivers
v0x558e2ba31fd0_0 .net "statem_ena", 0 0, v0x558e2ba30ed0_0;  1 drivers
v0x558e2ba320c0_0 .net "sys_clk", 0 0, v0x558e2ba344a0_0;  1 drivers
v0x558e2ba32160_0 .net "wr", 0 0, v0x558e2ba307e0_0;  alias, 1 drivers
v0x558e2ba32200_0 .net "zero", 0 0, L_0x558e2ba35410;  1 drivers
S_0x558e2ba2acd0 .scope module, "u_acc" "acc" 5 55, 6 1 0, S_0x558e2ba2ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_acc";
    .port_info 3 /INPUT 8 "alu_out";
    .port_info 4 /OUTPUT 8 "acc_out";
v0x558e2ba2aef0_0 .var "acc_out", 7 0;
v0x558e2ba2aff0_0 .net "alu_out", 7 0, v0x558e2ba2c260_0;  alias, 1 drivers
v0x558e2ba2b0d0_0 .net "clk", 0 0, L_0x558e2ba0d3f0;  alias, 1 drivers
v0x558e2ba2b170_0 .net "load_acc", 0 0, v0x558e2ba302f0_0;  alias, 1 drivers
v0x558e2ba2b230_0 .net "rst_n", 0 0, v0x558e2ba33f00_0;  alias, 1 drivers
E_0x558e2ba12f90/0 .event negedge, v0x558e2ba2b230_0;
E_0x558e2ba12f90/1 .event posedge, v0x558e2ba2b0d0_0;
E_0x558e2ba12f90 .event/or E_0x558e2ba12f90/0, E_0x558e2ba12f90/1;
S_0x558e2ba2b3e0 .scope module, "u_addr_mux" "addr_mux" 5 64, 7 7 0, S_0x558e2ba2ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "fetch";
    .port_info 1 /INPUT 13 "pc_addr";
    .port_info 2 /INPUT 13 "ir_addr";
    .port_info 3 /OUTPUT 13 "addr";
v0x558e2ba2b600_0 .var "addr", 12 0;
v0x558e2ba2b6e0_0 .net "fetch", 0 0, v0x558e2ba2d370_0;  alias, 1 drivers
v0x558e2ba2b780_0 .net "ir_addr", 12 0, v0x558e2ba2e3a0_0;  alias, 1 drivers
v0x558e2ba2b840_0 .net "pc_addr", 12 0, v0x558e2ba2ed80_0;  alias, 1 drivers
E_0x558e2ba12d60 .event anyedge, v0x558e2ba2b6e0_0, v0x558e2ba2b840_0, v0x558e2ba2b780_0;
S_0x558e2ba2b9a0 .scope module, "u_alu" "alu" 5 72, 8 1 0, S_0x558e2ba2ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "alu_ena";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /INPUT 8 "acc_out";
    .port_info 6 /OUTPUT 8 "alu_out";
    .port_info 7 /OUTPUT 1 "zero";
P_0x558e2b9a3960 .param/l "ADD" 1 8 16, C4<010>;
P_0x558e2b9a39a0 .param/l "ANDD" 1 8 17, C4<011>;
P_0x558e2b9a39e0 .param/l "HLT" 1 8 14, C4<000>;
P_0x558e2b9a3a20 .param/l "JMP" 1 8 21, C4<111>;
P_0x558e2b9a3a60 .param/l "LDA" 1 8 19, C4<101>;
P_0x558e2b9a3aa0 .param/l "SKZ" 1 8 15, C4<001>;
P_0x558e2b9a3ae0 .param/l "STO" 1 8 20, C4<110>;
P_0x558e2b9a3b20 .param/l "XORR" 1 8 18, C4<100>;
L_0x7f0688897018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558e2ba2c020_0 .net/2u *"_ivl_0", 7 0, L_0x7f0688897018;  1 drivers
v0x558e2ba2c100_0 .net "acc_out", 7 0, v0x558e2ba2aef0_0;  alias, 1 drivers
v0x558e2ba2c1c0_0 .net "alu_ena", 0 0, v0x558e2ba2d0f0_0;  alias, 1 drivers
v0x558e2ba2c260_0 .var "alu_out", 7 0;
v0x558e2ba2c330_0 .net "clk", 0 0, L_0x558e2ba0d3f0;  alias, 1 drivers
v0x558e2ba2c420_0 .net8 "data", 7 0, RS_0x7f06888e0828;  alias, 3 drivers
v0x558e2ba2c4c0_0 .net "opcode", 2 0, v0x558e2ba2e610_0;  alias, 1 drivers
v0x558e2ba2c5a0_0 .net "rst_n", 0 0, v0x558e2ba33f00_0;  alias, 1 drivers
v0x558e2ba2c670_0 .net "zero", 0 0, L_0x558e2ba35410;  alias, 1 drivers
L_0x558e2ba35410 .cmp/eeq 8, v0x558e2ba2aef0_0, L_0x7f0688897018;
S_0x558e2ba2c810 .scope module, "u_clk_gen" "clk_gen" 5 22, 9 1 0, S_0x558e2ba2ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "fetch";
    .port_info 4 /OUTPUT 1 "alu_ena";
P_0x558e2ba2c9a0 .param/l "IDLE" 1 9 11, C4<1000>;
P_0x558e2ba2c9e0 .param/l "S1" 1 9 12, C4<0000>;
P_0x558e2ba2ca20 .param/l "S2" 1 9 13, C4<0001>;
P_0x558e2ba2ca60 .param/l "S3" 1 9 14, C4<0011>;
P_0x558e2ba2caa0 .param/l "S4" 1 9 15, C4<0010>;
P_0x558e2ba2cae0 .param/l "S5" 1 9 16, C4<0110>;
P_0x558e2ba2cb20 .param/l "S6" 1 9 17, C4<0111>;
P_0x558e2ba2cb60 .param/l "S7" 1 9 18, C4<0101>;
P_0x558e2ba2cba0 .param/l "S8" 1 9 19, C4<0100>;
L_0x558e2ba0d3f0 .functor BUFZ 1, v0x558e2ba344a0_0, C4<0>, C4<0>, C4<0>;
v0x558e2ba2d0f0_0 .var "alu_ena", 0 0;
v0x558e2ba2d1e0_0 .net "clk", 0 0, L_0x558e2ba0d3f0;  alias, 1 drivers
v0x558e2ba2d2d0_0 .var "cstate", 3 0;
v0x558e2ba2d370_0 .var "fetch", 0 0;
v0x558e2ba2d440_0 .var "nstate", 3 0;
v0x558e2ba2d550_0 .net "rst_n", 0 0, v0x558e2ba33f00_0;  alias, 1 drivers
v0x558e2ba2d640_0 .net "sys_clk", 0 0, v0x558e2ba344a0_0;  alias, 1 drivers
E_0x558e2ba2d030/0 .event negedge, v0x558e2ba2b230_0;
E_0x558e2ba2d030/1 .event posedge, v0x558e2ba2d640_0;
E_0x558e2ba2d030 .event/or E_0x558e2ba2d030/0, E_0x558e2ba2d030/1;
E_0x558e2ba2d090 .event anyedge, v0x558e2ba2d2d0_0;
S_0x558e2ba2d7a0 .scope module, "u_data_ctrl" "data_ctrl" 5 84, 10 1 0, S_0x558e2ba2ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "alu_out";
    .port_info 1 /INPUT 1 "datactrl_ena";
    .port_info 2 /OUTPUT 8 "data";
o0x7f06888e0bb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558e2ba2da40_0 name=_ivl_0
v0x558e2ba2db40_0 .net "alu_out", 7 0, v0x558e2ba2c260_0;  alias, 1 drivers
v0x558e2ba2dc50_0 .net8 "data", 7 0, RS_0x7f06888e0828;  alias, 3 drivers
v0x558e2ba2dcf0_0 .net "datactrl_ena", 0 0, v0x558e2ba300e0_0;  alias, 1 drivers
L_0x558e2ba354b0 .functor MUXZ 8, o0x7f06888e0bb8, v0x558e2ba2c260_0, v0x558e2ba300e0_0, C4<>;
S_0x558e2ba2de10 .scope module, "u_ir_reg" "ir_reg" 5 91, 11 7 0, S_0x558e2ba2ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "load_ir";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 3 "opcode";
    .port_info 5 /OUTPUT 13 "ir_addr";
v0x558e2ba2e130_0 .net "clk", 0 0, L_0x558e2ba0d3f0;  alias, 1 drivers
v0x558e2ba2e1f0_0 .var "cstate", 0 0;
v0x558e2ba2e2b0_0 .net8 "data", 7 0, RS_0x7f06888e0828;  alias, 3 drivers
v0x558e2ba2e3a0_0 .var "ir_addr", 12 0;
v0x558e2ba2e460_0 .net "load_ir", 0 0, v0x558e2ba303c0_0;  alias, 1 drivers
v0x558e2ba2e550_0 .var "nstate", 0 0;
v0x558e2ba2e610_0 .var "opcode", 2 0;
v0x558e2ba2e6d0_0 .net "rst_n", 0 0, v0x558e2ba33f00_0;  alias, 1 drivers
E_0x558e2ba2e0d0 .event anyedge, v0x558e2ba2e1f0_0, v0x558e2ba2e460_0;
S_0x558e2ba2e850 .scope module, "u_pc" "pc" 5 101, 12 5 0, S_0x558e2ba2ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "incr_pc";
    .port_info 2 /INPUT 1 "load_pc";
    .port_info 3 /INPUT 13 "ir_addr";
    .port_info 4 /OUTPUT 13 "pc_addr";
v0x558e2ba2eaf0_0 .net "incr_pc", 0 0, v0x558e2ba30250_0;  alias, 1 drivers
v0x558e2ba2ebd0_0 .net "ir_addr", 12 0, v0x558e2ba2e3a0_0;  alias, 1 drivers
v0x558e2ba2ece0_0 .net "load_pc", 0 0, v0x558e2ba30490_0;  alias, 1 drivers
v0x558e2ba2ed80_0 .var "pc_addr", 12 0;
v0x558e2ba2ee70_0 .net "rst_n", 0 0, v0x558e2ba33f00_0;  alias, 1 drivers
E_0x558e2ba2dff0/0 .event negedge, v0x558e2ba2b230_0;
E_0x558e2ba2dff0/1 .event posedge, v0x558e2ba2eaf0_0;
E_0x558e2ba2dff0 .event/or E_0x558e2ba2dff0/0, E_0x558e2ba2dff0/1;
S_0x558e2ba2efe0 .scope module, "u_statem" "statem" 5 39, 13 32 0, S_0x558e2ba2ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /INPUT 1 "statem_ena";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /OUTPUT 1 "rd";
    .port_info 5 /OUTPUT 1 "load_ir";
    .port_info 6 /OUTPUT 1 "load_acc";
    .port_info 7 /OUTPUT 1 "load_pc";
    .port_info 8 /OUTPUT 1 "wr";
    .port_info 9 /OUTPUT 1 "incr_pc";
    .port_info 10 /OUTPUT 1 "datactrl_ena";
    .port_info 11 /OUTPUT 1 "halt";
P_0x558e2ba2f170 .param/l "ADD" 1 13 49, C4<010>;
P_0x558e2ba2f1b0 .param/l "ANDD" 1 13 50, C4<011>;
P_0x558e2ba2f1f0 .param/l "HLT" 1 13 47, C4<000>;
P_0x558e2ba2f230 .param/l "IDLE" 1 13 56, C4<0000>;
P_0x558e2ba2f270 .param/l "JMP" 1 13 54, C4<111>;
P_0x558e2ba2f2b0 .param/l "LDA" 1 13 52, C4<101>;
P_0x558e2ba2f2f0 .param/l "S1" 1 13 57, C4<0001>;
P_0x558e2ba2f330 .param/l "S2" 1 13 58, C4<0010>;
P_0x558e2ba2f370 .param/l "S3" 1 13 59, C4<0011>;
P_0x558e2ba2f3b0 .param/l "S4" 1 13 60, C4<0100>;
P_0x558e2ba2f3f0 .param/l "S5" 1 13 61, C4<0101>;
P_0x558e2ba2f430 .param/l "S6" 1 13 62, C4<0110>;
P_0x558e2ba2f470 .param/l "S7" 1 13 63, C4<0111>;
P_0x558e2ba2f4b0 .param/l "S8" 1 13 64, C4<1000>;
P_0x558e2ba2f4f0 .param/l "SKZ" 1 13 48, C4<001>;
P_0x558e2ba2f530 .param/l "STO" 1 13 53, C4<110>;
P_0x558e2ba2f570 .param/l "XORR" 1 13 51, C4<100>;
v0x558e2ba2ff40_0 .net "clk", 0 0, L_0x558e2ba0d3f0;  alias, 1 drivers
v0x558e2ba30000_0 .var "cstate", 3 0;
v0x558e2ba300e0_0 .var "datactrl_ena", 0 0;
v0x558e2ba301b0_0 .var "halt", 0 0;
v0x558e2ba30250_0 .var "incr_pc", 0 0;
v0x558e2ba302f0_0 .var "load_acc", 0 0;
v0x558e2ba303c0_0 .var "load_ir", 0 0;
v0x558e2ba30490_0 .var "load_pc", 0 0;
v0x558e2ba30560_0 .var "nstate", 3 0;
v0x558e2ba30600_0 .net "opcode", 2 0, v0x558e2ba2e610_0;  alias, 1 drivers
v0x558e2ba306a0_0 .var "rd", 0 0;
v0x558e2ba30740_0 .net "statem_ena", 0 0, v0x558e2ba30ed0_0;  alias, 1 drivers
v0x558e2ba307e0_0 .var "wr", 0 0;
v0x558e2ba308a0_0 .net "zero", 0 0, L_0x558e2ba35410;  alias, 1 drivers
E_0x558e2ba2fe80 .event negedge, v0x558e2ba30740_0, v0x558e2ba2b0d0_0;
E_0x558e2ba2fee0 .event anyedge, v0x558e2ba30000_0;
S_0x558e2ba30aa0 .scope module, "u_statem_ctrl" "statem_ctrl" 5 31, 14 4 0, S_0x558e2ba2ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fetch";
    .port_info 3 /OUTPUT 1 "statem_ena";
v0x558e2ba30cb0_0 .net "clk", 0 0, L_0x558e2ba0d3f0;  alias, 1 drivers
v0x558e2ba30d70_0 .net "fetch", 0 0, v0x558e2ba2d370_0;  alias, 1 drivers
v0x558e2ba30e30_0 .net "rst_n", 0 0, v0x558e2ba33f00_0;  alias, 1 drivers
v0x558e2ba30ed0_0 .var "statem_ena", 0 0;
S_0x558e2ba32450 .scope module, "u_rom" "rom" 3 42, 15 1 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 13 "addr";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /OUTPUT 8 "data";
L_0x558e2ba11950 .functor AND 1, v0x558e2ba306a0_0, L_0x558e2ba366a0, C4<1>, C4<1>;
v0x558e2ba32630_0 .net *"_ivl_1", 0 0, L_0x558e2ba11950;  1 drivers
v0x558e2ba32710_0 .net *"_ivl_2", 7 0, L_0x558e2ba359c0;  1 drivers
v0x558e2ba327f0_0 .net *"_ivl_4", 13 0, L_0x558e2ba35a60;  1 drivers
L_0x7f06888970a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558e2ba328b0_0 .net *"_ivl_7", 0 0, L_0x7f06888970a8;  1 drivers
o0x7f06888e1698 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558e2ba32990_0 name=_ivl_8
v0x558e2ba32a70_0 .net "addr", 12 0, v0x558e2ba2b600_0;  alias, 1 drivers
v0x558e2ba32b30_0 .net8 "data", 7 0, RS_0x7f06888e0828;  alias, 3 drivers
v0x558e2ba32bf0_0 .net "ena", 0 0, L_0x558e2ba366a0;  alias, 1 drivers
v0x558e2ba32c90_0 .net "rd", 0 0, v0x558e2ba306a0_0;  alias, 1 drivers
v0x558e2ba32dc0 .array "rom", 0 6143, 7 0;
L_0x558e2ba359c0 .array/port v0x558e2ba32dc0, L_0x558e2ba35a60;
L_0x558e2ba35a60 .concat [ 13 1 0 0], v0x558e2ba2b600_0, L_0x7f06888970a8;
L_0x558e2ba35ba0 .functor MUXZ 8, o0x7f06888e1698, L_0x558e2ba359c0, L_0x558e2ba11950, C4<>;
S_0x558e2ba32ee0 .scope module, "u_sram" "sram" 3 34, 16 1 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
    .port_info 0 /INOUT 8 "data";
    .port_info 1 /INPUT 11 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 1 "ena";
L_0x558e2b9b0ec0 .functor AND 1, v0x558e2ba306a0_0, L_0x558e2ba369c0, C4<1>, C4<1>;
v0x558e2ba33170_0 .net *"_ivl_1", 0 0, L_0x558e2b9b0ec0;  1 drivers
v0x558e2ba33250_0 .net *"_ivl_2", 7 0, L_0x558e2ba35570;  1 drivers
v0x558e2ba33330_0 .net *"_ivl_4", 12 0, L_0x558e2ba35630;  1 drivers
L_0x7f0688897060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558e2ba333f0_0 .net *"_ivl_7", 1 0, L_0x7f0688897060;  1 drivers
o0x7f06888e1848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558e2ba334d0_0 name=_ivl_8
v0x558e2ba33600_0 .net "addr", 10 0, L_0x558e2ba358d0;  1 drivers
v0x558e2ba336e0_0 .net8 "data", 7 0, RS_0x7f06888e0828;  alias, 3 drivers
v0x558e2ba337a0_0 .net "ena", 0 0, L_0x558e2ba369c0;  alias, 1 drivers
v0x558e2ba33840 .array "ram", 0 2047, 7 0;
v0x558e2ba33970_0 .net "rd", 0 0, v0x558e2ba306a0_0;  alias, 1 drivers
v0x558e2ba33a10_0 .net "wr", 0 0, v0x558e2ba307e0_0;  alias, 1 drivers
E_0x558e2ba330f0 .event posedge, v0x558e2ba307e0_0;
L_0x558e2ba35570 .array/port v0x558e2ba33840, L_0x558e2ba35630;
L_0x558e2ba35630 .concat [ 11 2 0 0], L_0x558e2ba358d0, L_0x7f0688897060;
L_0x558e2ba356d0 .functor MUXZ 8, o0x7f06888e1848, L_0x558e2ba35570, L_0x558e2b9b0ec0, C4<>;
S_0x558e2ba33b50 .scope module, "u_sync_rst_gen" "sync_rst_gen" 3 55, 17 3 0, S_0x558e2b9e10b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "sync_rst_n";
v0x558e2ba33e20_0 .net "rst_n", 0 0, v0x558e2ba34e70_0;  1 drivers
v0x558e2ba33f00_0 .var "sync_rst_n", 0 0;
v0x558e2ba33fc0_0 .var "sync_rst_n1", 0 0;
v0x558e2ba34060_0 .net "sys_clk", 0 0, v0x558e2ba344a0_0;  alias, 1 drivers
E_0x558e2ba33da0/0 .event negedge, v0x558e2ba33e20_0;
E_0x558e2ba33da0/1 .event posedge, v0x558e2ba2d640_0;
E_0x558e2ba33da0 .event/or E_0x558e2ba33da0/0, E_0x558e2ba33da0/1;
    .scope S_0x558e2ba2c810;
T_5 ;
    %wait E_0x558e2ba2d030;
    %load/vec4 v0x558e2ba2d550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x558e2ba2d2d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558e2ba2d440_0;
    %assign/vec4 v0x558e2ba2d2d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558e2ba2c810;
T_6 ;
    %wait E_0x558e2ba2d090;
    %load/vec4 v0x558e2ba2d2d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558e2ba2d440_0, 0, 4;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558e2ba2c810;
T_7 ;
    %wait E_0x558e2ba2d030;
    %load/vec4 v0x558e2ba2d550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x558e2ba2d440_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2d0f0_0, 0;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x558e2ba30aa0;
T_8 ;
    %wait E_0x558e2ba12f90;
    %load/vec4 v0x558e2ba30e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba30ed0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x558e2ba30d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558e2ba30ed0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x558e2ba30ed0_0;
    %assign/vec4 v0x558e2ba30ed0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558e2ba2efe0;
T_9 ;
    %wait E_0x558e2ba2fe80;
    %load/vec4 v0x558e2ba30740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558e2ba30000_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x558e2ba30560_0;
    %assign/vec4 v0x558e2ba30000_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x558e2ba2efe0;
T_10 ;
    %wait E_0x558e2ba2fee0;
    %load/vec4 v0x558e2ba30000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558e2ba30560_0, 0, 4;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x558e2ba2efe0;
T_11 ;
    %wait E_0x558e2ba2fe80;
    %load/vec4 v0x558e2ba30740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x558e2ba30560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %jmp T_11.12;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.12;
T_11.3 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.12;
T_11.4 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.13, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
T_11.14 ;
    %jmp T_11.12;
T_11.7 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.15, 4;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_11.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_11.21;
    %jmp/1 T_11.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_11.20;
    %jmp/1 T_11.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.19;
    %jmp/0xz  T_11.17, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.22, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
T_11.23 ;
T_11.18 ;
T_11.16 ;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.24, 4;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_11.30, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_11.30;
    %jmp/1 T_11.29, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_11.29;
    %jmp/1 T_11.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.28;
    %jmp/0xz  T_11.26, 4;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.27;
T_11.26 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.31, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.32;
T_11.31 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.35, 4;
    %load/vec4 v0x558e2ba308a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.33, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.34;
T_11.33 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
T_11.34 ;
T_11.32 ;
T_11.27 ;
T_11.25 ;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_11.40, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_11.40;
    %jmp/1 T_11.39, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_11.39;
    %jmp/1 T_11.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.38;
    %jmp/0xz  T_11.36, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.37;
T_11.36 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.41, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.42;
T_11.41 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
T_11.42 ;
T_11.37 ;
    %jmp T_11.12;
T_11.10 ;
    %load/vec4 v0x558e2ba30600_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.45, 4;
    %load/vec4 v0x558e2ba308a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.43, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
    %jmp T_11.44;
T_11.43 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba306a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba302f0_0, 0;
    %assign/vec4 v0x558e2ba303c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba301b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba300e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x558e2ba30250_0, 0;
    %assign/vec4 v0x558e2ba307e0_0, 0;
T_11.44 ;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x558e2ba2acd0;
T_12 ;
    %wait E_0x558e2ba12f90;
    %load/vec4 v0x558e2ba2b230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558e2ba2aef0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x558e2ba2b170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x558e2ba2aff0_0;
    %assign/vec4 v0x558e2ba2aef0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x558e2ba2aef0_0;
    %assign/vec4 v0x558e2ba2aef0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x558e2ba2b3e0;
T_13 ;
    %wait E_0x558e2ba12d60;
    %load/vec4 v0x558e2ba2b6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x558e2ba2b840_0;
    %store/vec4 v0x558e2ba2b600_0, 0, 13;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x558e2ba2b780_0;
    %store/vec4 v0x558e2ba2b600_0, 0, 13;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x558e2ba2b9a0;
T_14 ;
    %wait E_0x558e2ba12f90;
    %load/vec4 v0x558e2ba2c5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x558e2ba2c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x558e2ba2c4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_14.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_14.5, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_14.6, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_14.7, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_14.8, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_14.9, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_14.10, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/x;
    %jmp/1 T_14.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.13;
T_14.4 ;
    %load/vec4 v0x558e2ba2c100_0;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.13;
T_14.5 ;
    %load/vec4 v0x558e2ba2c100_0;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.13;
T_14.6 ;
    %load/vec4 v0x558e2ba2c420_0;
    %load/vec4 v0x558e2ba2c100_0;
    %add;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.13;
T_14.7 ;
    %load/vec4 v0x558e2ba2c420_0;
    %load/vec4 v0x558e2ba2c100_0;
    %and;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.13;
T_14.8 ;
    %load/vec4 v0x558e2ba2c420_0;
    %load/vec4 v0x558e2ba2c100_0;
    %xor;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.13;
T_14.9 ;
    %load/vec4 v0x558e2ba2c420_0;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.13;
T_14.10 ;
    %load/vec4 v0x558e2ba2c100_0;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.13;
T_14.11 ;
    %load/vec4 v0x558e2ba2c100_0;
    %assign/vec4 v0x558e2ba2c260_0, 0;
    %jmp T_14.13;
T_14.13 ;
    %pop/vec4 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x558e2ba2c260_0;
    %assign/vec4 v0x558e2ba2c260_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x558e2ba2de10;
T_15 ;
    %wait E_0x558e2ba12f90;
    %load/vec4 v0x558e2ba2e6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba2e1f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x558e2ba2e550_0;
    %assign/vec4 v0x558e2ba2e1f0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x558e2ba2de10;
T_16 ;
    %wait E_0x558e2ba2e0d0;
    %load/vec4 v0x558e2ba2e1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558e2ba2e550_0, 0, 1;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x558e2ba2e460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558e2ba2e550_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558e2ba2e550_0, 0, 1;
T_16.5 ;
    %jmp T_16.3;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558e2ba2e550_0, 0, 1;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x558e2ba2de10;
T_17 ;
    %wait E_0x558e2ba12f90;
    %load/vec4 v0x558e2ba2e6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558e2ba2e610_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x558e2ba2e3a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x558e2ba2e550_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x558e2ba2e460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x558e2ba2e2b0_0;
    %split/vec4 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558e2ba2e3a0_0, 4, 5;
    %assign/vec4 v0x558e2ba2e610_0, 0;
T_17.6 ;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x558e2ba2e460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x558e2ba2e2b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558e2ba2e3a0_0, 4, 5;
T_17.8 ;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x558e2ba2e850;
T_18 ;
    %wait E_0x558e2ba2dff0;
    %load/vec4 v0x558e2ba2ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x558e2ba2ed80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x558e2ba2ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x558e2ba2ebd0_0;
    %assign/vec4 v0x558e2ba2ed80_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x558e2ba2ed80_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x558e2ba2ed80_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x558e2ba32ee0;
T_19 ;
    %wait E_0x558e2ba330f0;
    %load/vec4 v0x558e2ba336e0_0;
    %load/vec4 v0x558e2ba33600_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558e2ba33840, 0, 4;
    %jmp T_19;
    .thread T_19;
    .scope S_0x558e2ba33b50;
T_20 ;
    %wait E_0x558e2ba33da0;
    %load/vec4 v0x558e2ba33e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba33fc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558e2ba33fc0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x558e2ba33b50;
T_21 ;
    %wait E_0x558e2ba33da0;
    %load/vec4 v0x558e2ba33e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558e2ba33f00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x558e2ba33fc0_0;
    %assign/vec4 v0x558e2ba33f00_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x558e2b9e10b0;
T_22 ;
    %vpi_call/w 3 63 "$dumpfile", "./test/wave.fst" {0 0 0};
    %vpi_call/w 3 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558e2b9e10b0 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x558e2b9e10b0;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558e2ba344a0_0, 0, 1;
    %vpi_call/w 3 70 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %fork TD_top.display_debug_message, S_0x558e2b9c9ae0;
    %join;
    %fork TD_top.sys_reset, S_0x558e2b9cc930;
    %join;
    %fork TD_top.test1, S_0x558e2b9ccb10;
    %join;
    %vpi_call/w 3 74 "$stop" {0 0 0};
    %fork TD_top.test2, S_0x558e2b974240;
    %join;
    %vpi_call/w 3 76 "$stop" {0 0 0};
    %fork TD_top.test3, S_0x558e2b974470;
    %join;
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x558e2b9e10b0;
T_24 ;
    %wait E_0x558e2ba12fd0;
    %fork t_1, S_0x558e2b9c9950;
    %jmp t_0;
    .scope S_0x558e2b9c9950;
t_1 ;
    %load/vec4 v0x558e2ba35160_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %jmp T_24.3;
T_24.0 ;
    %vpi_call/w 3 145 "$display", "\012*** RUNNING CPUtest1 - The Basic CPU Diagnostic Program ***" {0 0 0};
    %vpi_call/w 3 146 "$display", "\012 TIME PC INSTR ADDR DATA " {0 0 0};
    %vpi_call/w 3 147 "$display", " ---------- ---- ----- ----- ----- " {0 0 0};
T_24.4 ;
    %load/vec4 v0x558e2ba35160_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_24.5, 4;
    %wait E_0x558e2ba12bd0;
    %load/vec4 v0x558e2ba2b840_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.8, 4;
    %load/vec4 v0x558e2ba2b6e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %delay 60, 0;
    %load/vec4 v0x558e2ba2b840_0;
    %subi 1, 0, 13;
    %assign/vec4 v0x558e2ba34290_0, 0;
    %load/vec4 v0x558e2ba2b780_0;
    %assign/vec4 v0x558e2ba341b0_0, 0;
    %delay 340, 0;
    %vpi_call/w 3 154 "$strobe", "%t %h %s %h %h", $time, v0x558e2ba34290_0, v0x558e2ba34920_0, v0x558e2ba341b0_0, v0x558e2ba34540_0 {0 0 0};
T_24.6 ;
    %jmp T_24.4;
T_24.5 ;
    %jmp T_24.3;
T_24.1 ;
    %vpi_call/w 3 160 "$display", "\012*** RUNNING CPUtest2 - The Advanced CPU Diagnostic Program ***" {0 0 0};
    %vpi_call/w 3 161 "$display", "\012 TIME PC INSTR ADDR DATA " {0 0 0};
    %vpi_call/w 3 162 "$display", " ---------- --- ----- ----- ---- " {0 0 0};
T_24.9 ;
    %load/vec4 v0x558e2ba35160_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz T_24.10, 4;
    %wait E_0x558e2ba12bd0;
    %load/vec4 v0x558e2ba2b840_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.13, 4;
    %load/vec4 v0x558e2ba2b6e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %delay 60, 0;
    %load/vec4 v0x558e2ba2b840_0;
    %subi 1, 0, 13;
    %assign/vec4 v0x558e2ba34290_0, 0;
    %load/vec4 v0x558e2ba2b780_0;
    %assign/vec4 v0x558e2ba341b0_0, 0;
    %delay 340, 0;
    %vpi_call/w 3 169 "$strobe", "%t %h %s %h %h", $time, v0x558e2ba34290_0, v0x558e2ba34920_0, v0x558e2ba341b0_0, v0x558e2ba34540_0 {0 0 0};
T_24.11 ;
    %jmp T_24.9;
T_24.10 ;
    %jmp T_24.3;
T_24.2 ;
    %vpi_call/w 3 175 "$display", "\012*** RUNNING CPUtest3 - An Executable Program ***" {0 0 0};
    %vpi_call/w 3 176 "$display", "*** This program should calculate the fibonacci ***" {0 0 0};
    %vpi_call/w 3 177 "$display", "\012 TIME FIBONACCI NUMBER" {0 0 0};
    %vpi_call/w 3 178 "$display", " --------- -----------------" {0 0 0};
T_24.14 ;
    %load/vec4 v0x558e2ba35160_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz T_24.15, 4;
T_24.16 ;
    %load/vec4 v0x558e2ba2c4c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.17, 6;
    %wait E_0x558e2ba12f10;
    %jmp T_24.16;
T_24.17 ;
    %vpi_call/w 3 181 "$strobe", "%t %d", $time, &A<v0x558e2ba33840, 2> {0 0 0};
T_24.18 ;
    %load/vec4 v0x558e2ba2c4c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.19, 6;
    %wait E_0x558e2ba12f10;
    %jmp T_24.18;
T_24.19 ;
    %jmp T_24.14;
T_24.15 ;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0x558e2b9e10b0;
t_0 %join;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x558e2b9e10b0;
T_25 ;
    %wait E_0x558e2ba12f50;
    %delay 500, 0;
    %vpi_call/w 3 192 "$display", "\012***********************************************************" {0 0 0};
    %vpi_call/w 3 193 "$display", "* A HALT INSTRUCTION WAS PROCESSED !!! *" {0 0 0};
    %vpi_call/w 3 194 "$display", "***********************************************************\012" {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_0x558e2b9e10b0;
T_26 ;
    %delay 50, 0;
    %load/vec4 v0x558e2ba344a0_0;
    %inv;
    %store/vec4 v0x558e2ba344a0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x558e2b9e10b0;
T_27 ;
    %wait E_0x558e2ba12f10;
    %load/vec4 v0x558e2ba2c4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %pushi/vec4 4144959, 0, 25;
    %store/vec4 v0x558e2ba34920_0, 0, 25;
    %jmp T_27.9;
T_27.0 ;
    %pushi/vec4 4738132, 0, 25;
    %store/vec4 v0x558e2ba34920_0, 0, 25;
    %jmp T_27.9;
T_27.1 ;
    %pushi/vec4 5458778, 0, 25;
    %store/vec4 v0x558e2ba34920_0, 0, 25;
    %jmp T_27.9;
T_27.2 ;
    %pushi/vec4 4277316, 0, 25;
    %store/vec4 v0x558e2ba34920_0, 0, 25;
    %jmp T_27.9;
T_27.3 ;
    %pushi/vec4 4279876, 0, 25;
    %store/vec4 v0x558e2ba34920_0, 0, 25;
    %jmp T_27.9;
T_27.4 ;
    %pushi/vec4 5787474, 0, 25;
    %store/vec4 v0x558e2ba34920_0, 0, 25;
    %jmp T_27.9;
T_27.5 ;
    %pushi/vec4 4998209, 0, 25;
    %store/vec4 v0x558e2ba34920_0, 0, 25;
    %jmp T_27.9;
T_27.6 ;
    %pushi/vec4 5461071, 0, 25;
    %store/vec4 v0x558e2ba34920_0, 0, 25;
    %jmp T_27.9;
T_27.7 ;
    %pushi/vec4 4869456, 0, 25;
    %store/vec4 v0x558e2ba34920_0, 0, 25;
    %jmp T_27.9;
T_27.9 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "./test/top.v";
    "./src//addr_decode.v";
    "./src//risc_cpu.v";
    "./src//acc.v";
    "./src//addr_mux.v";
    "./src//alu.v";
    "./src//clk_gen.v";
    "./src//data_ctrl.v";
    "./src//ir_reg.v";
    "./src//pc.v";
    "./src//statem.v";
    "./src//statem_ctrl.v";
    "./src//rom.v";
    "./src//sram.v";
    "./src//sync_rst_gen.v";
