============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 21:17:24 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(45)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(147)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(148)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 31 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../123.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 136 trigger nets, 136 data nets.
KIT-1004 : Chipwatcher code = 1100001011011100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.59063/cw/ -file ov2640_sdram_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\trigger.sv
HDL-1007 : analyze verilog file ov2640_sdram_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in ov2640_sdram_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_DIN_NUM=136,BUS_CTRL_NUM=304,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb011000,32'sb011000,32'sb01,32'sb01101,32'sb01101,32'sb01101},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01001000,32'sb01100000,32'sb01100001,32'sb01101110,32'sb01111011},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010011100,32'sb011010000,32'sb011010110,32'sb011110100,32'sb0100010010}) in C:/Anlogic/TD5.6.59063/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=326) in C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=326) in C:/Anlogic/TD5.6.59063/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.59063/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_DIN_NUM=136,BUS_CTRL_NUM=304,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb011000,32'sb011000,32'sb01,32'sb01101,32'sb01101,32'sb01101},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01001000,32'sb01100000,32'sb01100001,32'sb01101110,32'sb01111011},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010011100,32'sb011010000,32'sb011010110,32'sb011110100,32'sb0100010010}) in C:/Anlogic/TD5.6.59063/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_DIN_NUM=136,BUS_CTRL_NUM=304,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb011000,32'sb011000,32'sb01,32'sb01101,32'sb01101,32'sb01101},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01001000,32'sb01100000,32'sb01100001,32'sb01101110,32'sb01111011},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010011100,32'sb011010000,32'sb011010110,32'sb011110100,32'sb0100010010}) in C:/Anlogic/TD5.6.59063/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_DIN_NUM=136,BUS_CTRL_NUM=304,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb011000,32'sb011000,32'sb01,32'sb01101,32'sb01101,32'sb01101},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01001000,32'sb01100000,32'sb01100001,32'sb01101110,32'sb01111011},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010011100,32'sb011010000,32'sb011010110,32'sb011110100,32'sb0100010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=326)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=326)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_DIN_NUM=136,BUS_CTRL_NUM=304,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb011000,32'sb011000,32'sb01,32'sb01101,32'sb01101,32'sb01101},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01001000,32'sb01100000,32'sb01100001,32'sb01101110,32'sb01111011},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010011100,32'sb011010000,32'sb011010110,32'sb011110100,32'sb0100010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_DIN_NUM=136,BUS_CTRL_NUM=304,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb011000,32'sb011000,32'sb01,32'sb01101,32'sb01101,32'sb01101},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01001000,32'sb01100000,32'sb01100001,32'sb01101110,32'sb01111011},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010011100,32'sb011010000,32'sb011010110,32'sb011110100,32'sb0100010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1011 : Flatten model test_camera
SYN-1032 : 12428/40 useful/useless nets, 9354/2 useful/useless insts
SYN-1016 : Merged 40 instances.
SYN-1032 : 11685/18 useful/useless nets, 10263/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 1, 903 better
SYN-1014 : Optimize round 2
SYN-1032 : 10896/105 useful/useless nets, 9474/112 useful/useless insts
SYN-1015 : Optimize round 2, 224 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.053235s wall, 1.953125s user + 0.093750s system = 2.046875s CPU (99.7%)

RUN-1004 : used memory is 216 MB, reserved memory is 191 MB, peak memory is 218 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 89 IOs to PADs
RUN-1002 : start command "update_pll_param -module test_camera"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 135 instances.
SYN-2501 : Optimize round 1, 272 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 29 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 11897/31 useful/useless nets, 10490/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43339, tnet num: 11897, tinst num: 10489, tnode num: 57045, tedge num: 73217.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.257394s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.7%)

RUN-1004 : used memory is 287 MB, reserved memory is 261 MB, peak memory is 287 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 529 (3.03), #lev = 8 (1.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 529 (3.03), #lev = 8 (1.40)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1052 instances into 529 LUTs, name keeping = 72%.
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 888 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 334 adder to BLE ...
SYN-4008 : Packed 334 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  3.243793s wall, 3.234375s user + 0.015625s system = 3.250000s CPU (100.2%)

RUN-1004 : used memory is 224 MB, reserved memory is 201 MB, peak memory is 295 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.490222s wall, 5.375000s user + 0.109375s system = 5.484375s CPU (99.9%)

RUN-1004 : used memory is 224 MB, reserved memory is 201 MB, peak memory is 295 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (526 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (672 clock/control pins, 0 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7992 instances
RUN-0007 : 2937 luts, 3336 seqs, 1141 mslices, 375 lslices, 144 pads, 30 brams, 19 dsps
RUN-1001 : There are total 9508 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 6098 nets have 2 pins
RUN-1001 : 2449 nets have [3 - 5] pins
RUN-1001 : 787 nets have [6 - 10] pins
RUN-1001 : 95 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     253     
RUN-1001 :   No   |  No   |  Yes  |    1643     
RUN-1001 :   No   |  Yes  |  No   |     135     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |    1249     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  38   |    107     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 204
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7990 instances, 2937 luts, 3336 seqs, 1516 slices, 248 macros(1516 instances: 1141 mslices 375 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1808 pins
PHY-0007 : Cell area utilization is 30%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 38140, tnet num: 9506, tinst num: 7990, tnode num: 49296, tedge num: 65685.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.338358s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.2%)

RUN-1004 : used memory is 312 MB, reserved memory is 287 MB, peak memory is 312 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.534953s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.35041e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7990.
PHY-3001 : Level 1 #clusters 1579.
PHY-3001 : End clustering;  0.027842s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 801685, overlap = 172.094
PHY-3002 : Step(2): len = 720363, overlap = 205.562
PHY-3002 : Step(3): len = 469397, overlap = 265.062
PHY-3002 : Step(4): len = 408029, overlap = 289.906
PHY-3002 : Step(5): len = 329608, overlap = 324.312
PHY-3002 : Step(6): len = 278550, overlap = 354.031
PHY-3002 : Step(7): len = 231450, overlap = 375.562
PHY-3002 : Step(8): len = 206168, overlap = 425.625
PHY-3002 : Step(9): len = 177898, overlap = 468.938
PHY-3002 : Step(10): len = 161620, overlap = 515.875
PHY-3002 : Step(11): len = 144802, overlap = 592.75
PHY-3002 : Step(12): len = 135531, overlap = 582.625
PHY-3002 : Step(13): len = 121912, overlap = 595.719
PHY-3002 : Step(14): len = 115694, overlap = 636.031
PHY-3002 : Step(15): len = 108145, overlap = 626.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15399e-06
PHY-3002 : Step(16): len = 108410, overlap = 597
PHY-3002 : Step(17): len = 124309, overlap = 564.781
PHY-3002 : Step(18): len = 114091, overlap = 543.5
PHY-3002 : Step(19): len = 118796, overlap = 499.125
PHY-3002 : Step(20): len = 106147, overlap = 466.094
PHY-3002 : Step(21): len = 107891, overlap = 433.656
PHY-3002 : Step(22): len = 100234, overlap = 441.281
PHY-3002 : Step(23): len = 102527, overlap = 452.688
PHY-3002 : Step(24): len = 94587.2, overlap = 470.969
PHY-3002 : Step(25): len = 95583.4, overlap = 476.188
PHY-3002 : Step(26): len = 91457.1, overlap = 488.125
PHY-3002 : Step(27): len = 92883.9, overlap = 479.375
PHY-3002 : Step(28): len = 89299.1, overlap = 480.25
PHY-3002 : Step(29): len = 90553.9, overlap = 496.125
PHY-3002 : Step(30): len = 87727, overlap = 508.875
PHY-3002 : Step(31): len = 88476.2, overlap = 493.938
PHY-3002 : Step(32): len = 85862.8, overlap = 499.625
PHY-3002 : Step(33): len = 86973.7, overlap = 515.75
PHY-3002 : Step(34): len = 84782.1, overlap = 523.375
PHY-3002 : Step(35): len = 85579.7, overlap = 514.656
PHY-3002 : Step(36): len = 83467.3, overlap = 519.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.30797e-06
PHY-3002 : Step(37): len = 87871.2, overlap = 507.375
PHY-3002 : Step(38): len = 94761.4, overlap = 448.969
PHY-3002 : Step(39): len = 94959.2, overlap = 448.156
PHY-3002 : Step(40): len = 96998.3, overlap = 453.719
PHY-3002 : Step(41): len = 95858.1, overlap = 425.875
PHY-3002 : Step(42): len = 96944.5, overlap = 415.969
PHY-3002 : Step(43): len = 94912.3, overlap = 422.25
PHY-3002 : Step(44): len = 95726.8, overlap = 407.594
PHY-3002 : Step(45): len = 95435, overlap = 409.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.61595e-06
PHY-3002 : Step(46): len = 99541.6, overlap = 370.219
PHY-3002 : Step(47): len = 106263, overlap = 361.062
PHY-3002 : Step(48): len = 108295, overlap = 316.469
PHY-3002 : Step(49): len = 112791, overlap = 307.5
PHY-3002 : Step(50): len = 110781, overlap = 286.562
PHY-3002 : Step(51): len = 111835, overlap = 291.531
PHY-3002 : Step(52): len = 109836, overlap = 293.5
PHY-3002 : Step(53): len = 111395, overlap = 284.812
PHY-3002 : Step(54): len = 110824, overlap = 269.906
PHY-3002 : Step(55): len = 111812, overlap = 279.125
PHY-3002 : Step(56): len = 110976, overlap = 279.125
PHY-3002 : Step(57): len = 111053, overlap = 286.875
PHY-3002 : Step(58): len = 109676, overlap = 296.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.2319e-06
PHY-3002 : Step(59): len = 115756, overlap = 281.25
PHY-3002 : Step(60): len = 120768, overlap = 289.156
PHY-3002 : Step(61): len = 122114, overlap = 284.219
PHY-3002 : Step(62): len = 124224, overlap = 276.062
PHY-3002 : Step(63): len = 123117, overlap = 277.656
PHY-3002 : Step(64): len = 123850, overlap = 280.281
PHY-3002 : Step(65): len = 123821, overlap = 281.125
PHY-3002 : Step(66): len = 123902, overlap = 277.469
PHY-3002 : Step(67): len = 122250, overlap = 265.844
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.84638e-05
PHY-3002 : Step(68): len = 129060, overlap = 254.625
PHY-3002 : Step(69): len = 134162, overlap = 244.719
PHY-3002 : Step(70): len = 134665, overlap = 201.844
PHY-3002 : Step(71): len = 135952, overlap = 191.844
PHY-3002 : Step(72): len = 135983, overlap = 185.75
PHY-3002 : Step(73): len = 137451, overlap = 180.188
PHY-3002 : Step(74): len = 136093, overlap = 165.438
PHY-3002 : Step(75): len = 136086, overlap = 162.688
PHY-3002 : Step(76): len = 135102, overlap = 159.688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.69276e-05
PHY-3002 : Step(77): len = 141596, overlap = 144.875
PHY-3002 : Step(78): len = 145784, overlap = 142.5
PHY-3002 : Step(79): len = 145981, overlap = 153.219
PHY-3002 : Step(80): len = 146728, overlap = 149.688
PHY-3002 : Step(81): len = 147460, overlap = 137.031
PHY-3002 : Step(82): len = 148842, overlap = 139.25
PHY-3002 : Step(83): len = 147679, overlap = 139.156
PHY-3002 : Step(84): len = 146983, overlap = 134.719
PHY-3002 : Step(85): len = 146778, overlap = 136.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.38552e-05
PHY-3002 : Step(86): len = 152369, overlap = 134.875
PHY-3002 : Step(87): len = 156300, overlap = 129.375
PHY-3002 : Step(88): len = 157288, overlap = 121.188
PHY-3002 : Step(89): len = 158031, overlap = 121.969
PHY-3002 : Step(90): len = 157950, overlap = 128.219
PHY-3002 : Step(91): len = 158328, overlap = 121.781
PHY-3002 : Step(92): len = 157093, overlap = 119.094
PHY-3002 : Step(93): len = 157244, overlap = 118.781
PHY-3002 : Step(94): len = 157747, overlap = 118.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00014771
PHY-3002 : Step(95): len = 160773, overlap = 113.875
PHY-3002 : Step(96): len = 164538, overlap = 103.094
PHY-3002 : Step(97): len = 167204, overlap = 99.1875
PHY-3002 : Step(98): len = 167913, overlap = 99
PHY-3002 : Step(99): len = 168461, overlap = 94.4688
PHY-3002 : Step(100): len = 169689, overlap = 89.5625
PHY-3002 : Step(101): len = 169890, overlap = 86.75
PHY-3002 : Step(102): len = 171151, overlap = 86.125
PHY-3002 : Step(103): len = 170462, overlap = 94.3125
PHY-3002 : Step(104): len = 170600, overlap = 93.7188
PHY-3002 : Step(105): len = 170233, overlap = 96.0938
PHY-3002 : Step(106): len = 169808, overlap = 90.9375
PHY-3002 : Step(107): len = 169048, overlap = 92.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000283498
PHY-3002 : Step(108): len = 171300, overlap = 95.5
PHY-3002 : Step(109): len = 174398, overlap = 91.5312
PHY-3002 : Step(110): len = 176440, overlap = 84.9375
PHY-3002 : Step(111): len = 177676, overlap = 81.8438
PHY-3002 : Step(112): len = 178255, overlap = 84.8438
PHY-3002 : Step(113): len = 179114, overlap = 84.6562
PHY-3002 : Step(114): len = 178704, overlap = 81.7812
PHY-3002 : Step(115): len = 178812, overlap = 78.9375
PHY-3002 : Step(116): len = 179941, overlap = 80.1875
PHY-3002 : Step(117): len = 180850, overlap = 84.0625
PHY-3002 : Step(118): len = 179973, overlap = 77
PHY-3002 : Step(119): len = 179785, overlap = 77.625
PHY-3002 : Step(120): len = 180177, overlap = 80.9062
PHY-3002 : Step(121): len = 180436, overlap = 86.875
PHY-3002 : Step(122): len = 179788, overlap = 79.1875
PHY-3002 : Step(123): len = 179555, overlap = 78.5625
PHY-3002 : Step(124): len = 179745, overlap = 85
PHY-3002 : Step(125): len = 180125, overlap = 87.375
PHY-3002 : Step(126): len = 179471, overlap = 77.25
PHY-3002 : Step(127): len = 179398, overlap = 76.9375
PHY-3002 : Step(128): len = 179777, overlap = 75.5
PHY-3002 : Step(129): len = 180031, overlap = 77.75
PHY-3002 : Step(130): len = 179560, overlap = 72.125
PHY-3002 : Step(131): len = 179403, overlap = 69.375
PHY-3002 : Step(132): len = 180152, overlap = 80.3125
PHY-3002 : Step(133): len = 181034, overlap = 78.75
PHY-3002 : Step(134): len = 180408, overlap = 76.75
PHY-3002 : Step(135): len = 180055, overlap = 66.625
PHY-3002 : Step(136): len = 180108, overlap = 68.9375
PHY-3002 : Step(137): len = 180230, overlap = 72.6875
PHY-3002 : Step(138): len = 179781, overlap = 68.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000555534
PHY-3002 : Step(139): len = 181778, overlap = 69.6875
PHY-3002 : Step(140): len = 183804, overlap = 69.125
PHY-3002 : Step(141): len = 184970, overlap = 72.3125
PHY-3002 : Step(142): len = 186120, overlap = 66.625
PHY-3002 : Step(143): len = 186966, overlap = 66.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0010559
PHY-3002 : Step(144): len = 188174, overlap = 68.5
PHY-3002 : Step(145): len = 190214, overlap = 71.75
PHY-3002 : Step(146): len = 191376, overlap = 63.6875
PHY-3002 : Step(147): len = 192618, overlap = 61.6875
PHY-3002 : Step(148): len = 193931, overlap = 62.8125
PHY-3002 : Step(149): len = 195363, overlap = 65.3125
PHY-3002 : Step(150): len = 195987, overlap = 69.6875
PHY-3002 : Step(151): len = 196622, overlap = 66.9375
PHY-3002 : Step(152): len = 197346, overlap = 71.0625
PHY-3002 : Step(153): len = 198323, overlap = 69.3125
PHY-3002 : Step(154): len = 198807, overlap = 66.4375
PHY-3002 : Step(155): len = 198978, overlap = 68.8125
PHY-3002 : Step(156): len = 199156, overlap = 71.375
PHY-3002 : Step(157): len = 199368, overlap = 71.375
PHY-3002 : Step(158): len = 199575, overlap = 69.6875
PHY-3002 : Step(159): len = 199612, overlap = 69.6875
PHY-3002 : Step(160): len = 199529, overlap = 67.8125
PHY-3002 : Step(161): len = 199404, overlap = 70.0625
PHY-3002 : Step(162): len = 199388, overlap = 65.5625
PHY-3002 : Step(163): len = 199401, overlap = 62.5625
PHY-3002 : Step(164): len = 199295, overlap = 62.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036334s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (129.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9508.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 265912, over cnt = 796(2%), over = 3900, worst = 29
PHY-1001 : End global iterations;  0.304837s wall, 0.500000s user + 0.093750s system = 0.593750s CPU (194.8%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 42.74, top10 = 33.69, top15 = 28.38.
PHY-3001 : End congestion estimation;  0.439152s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (170.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.216525s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (93.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000105916
PHY-3002 : Step(165): len = 240127, overlap = 28.0312
PHY-3002 : Step(166): len = 238103, overlap = 30.1875
PHY-3002 : Step(167): len = 234053, overlap = 30.1875
PHY-3002 : Step(168): len = 221720, overlap = 32.9688
PHY-3002 : Step(169): len = 220640, overlap = 31.5
PHY-3002 : Step(170): len = 219659, overlap = 29.9062
PHY-3002 : Step(171): len = 218876, overlap = 30.875
PHY-3002 : Step(172): len = 217154, overlap = 32.875
PHY-3002 : Step(173): len = 216344, overlap = 33.4375
PHY-3002 : Step(174): len = 214787, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000211832
PHY-3002 : Step(175): len = 214859, overlap = 33.0625
PHY-3002 : Step(176): len = 215205, overlap = 32.9688
PHY-3002 : Step(177): len = 216598, overlap = 31.4062
PHY-3002 : Step(178): len = 217683, overlap = 30.0938
PHY-3002 : Step(179): len = 219807, overlap = 25.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000423664
PHY-3002 : Step(180): len = 220827, overlap = 23.25
PHY-3002 : Step(181): len = 221278, overlap = 22.8438
PHY-3002 : Step(182): len = 226558, overlap = 18.1875
PHY-3002 : Step(183): len = 231592, overlap = 16.9062
PHY-3002 : Step(184): len = 235412, overlap = 16.7188
PHY-3002 : Step(185): len = 238433, overlap = 15.4062
PHY-3002 : Step(186): len = 239606, overlap = 16.3438
PHY-3002 : Step(187): len = 238943, overlap = 17.2812
PHY-3002 : Step(188): len = 238215, overlap = 16.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000847327
PHY-3002 : Step(189): len = 239203, overlap = 16.1562
PHY-3002 : Step(190): len = 239449, overlap = 16.0625
PHY-3002 : Step(191): len = 240711, overlap = 15.2188
PHY-3002 : Step(192): len = 242833, overlap = 14.9688
PHY-3002 : Step(193): len = 246170, overlap = 14.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00143627
PHY-3002 : Step(194): len = 246479, overlap = 14.9062
PHY-3002 : Step(195): len = 247056, overlap = 13.6562
PHY-3002 : Step(196): len = 248539, overlap = 13.875
PHY-3002 : Step(197): len = 250539, overlap = 13.0938
PHY-3002 : Step(198): len = 255072, overlap = 12
PHY-3002 : Step(199): len = 258776, overlap = 9.625
PHY-3002 : Step(200): len = 261189, overlap = 10.625
PHY-3002 : Step(201): len = 262504, overlap = 10.9375
PHY-3002 : Step(202): len = 263770, overlap = 7.8125
PHY-3002 : Step(203): len = 264204, overlap = 7.8125
PHY-3002 : Step(204): len = 264028, overlap = 6.625
PHY-3002 : Step(205): len = 263605, overlap = 6
PHY-3002 : Step(206): len = 262934, overlap = 5.75
PHY-3002 : Step(207): len = 262274, overlap = 5.75
PHY-3002 : Step(208): len = 261762, overlap = 5.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00287254
PHY-3002 : Step(209): len = 262282, overlap = 6.25
PHY-3002 : Step(210): len = 263573, overlap = 6.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 70/9508.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 304440, over cnt = 1135(3%), over = 4530, worst = 23
PHY-1001 : End global iterations;  0.447374s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (192.1%)

PHY-1001 : Congestion index: top1 = 54.46, top5 = 40.65, top10 = 34.11, top15 = 30.23.
PHY-3001 : End congestion estimation;  0.571222s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (172.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.231949s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (94.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100133
PHY-3002 : Step(211): len = 260416, overlap = 112.156
PHY-3002 : Step(212): len = 258960, overlap = 79.1562
PHY-3002 : Step(213): len = 256675, overlap = 67.8125
PHY-3002 : Step(214): len = 253618, overlap = 66.6562
PHY-3002 : Step(215): len = 247050, overlap = 51.6875
PHY-3002 : Step(216): len = 244845, overlap = 55.3438
PHY-3002 : Step(217): len = 242331, overlap = 57.3438
PHY-3002 : Step(218): len = 241560, overlap = 53.0938
PHY-3002 : Step(219): len = 239049, overlap = 49.6562
PHY-3002 : Step(220): len = 237356, overlap = 50.5312
PHY-3002 : Step(221): len = 235619, overlap = 49.2812
PHY-3002 : Step(222): len = 234554, overlap = 52.7188
PHY-3002 : Step(223): len = 232805, overlap = 54.7188
PHY-3002 : Step(224): len = 232460, overlap = 56.8438
PHY-3002 : Step(225): len = 231115, overlap = 52.7188
PHY-3002 : Step(226): len = 230563, overlap = 50.5312
PHY-3002 : Step(227): len = 229936, overlap = 47.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000200265
PHY-3002 : Step(228): len = 232969, overlap = 48.4688
PHY-3002 : Step(229): len = 234494, overlap = 47.2188
PHY-3002 : Step(230): len = 236974, overlap = 40.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000385032
PHY-3002 : Step(231): len = 237974, overlap = 40.2188
PHY-3002 : Step(232): len = 239742, overlap = 39.3125
PHY-3002 : Step(233): len = 242994, overlap = 35.9062
PHY-3002 : Step(234): len = 246810, overlap = 34.4688
PHY-3002 : Step(235): len = 248768, overlap = 32.8438
PHY-3002 : Step(236): len = 249481, overlap = 33.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 38140, tnet num: 9506, tinst num: 7990, tnode num: 49296, tedge num: 65685.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.333845s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.7%)

RUN-1004 : used memory is 352 MB, reserved memory is 330 MB, peak memory is 367 MB
OPT-1001 : Total overflow 265.72 peak overflow 1.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 183/9508.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 306488, over cnt = 1178(3%), over = 3831, worst = 17
PHY-1001 : End global iterations;  0.548691s wall, 0.859375s user + 0.093750s system = 0.953125s CPU (173.7%)

PHY-1001 : Congestion index: top1 = 44.87, top5 = 34.82, top10 = 30.51, top15 = 27.79.
PHY-1001 : End incremental global routing;  0.677863s wall, 0.984375s user + 0.109375s system = 1.093750s CPU (161.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.249976s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.084600s wall, 1.390625s user + 0.109375s system = 1.500000s CPU (138.3%)

OPT-1001 : Current memory(MB): used = 361, reserve = 339, peak = 367.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7357/9508.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 306488, over cnt = 1178(3%), over = 3831, worst = 17
PHY-1002 : len = 321664, over cnt = 774(2%), over = 1981, worst = 14
PHY-1002 : len = 334160, over cnt = 330(0%), over = 739, worst = 12
PHY-1002 : len = 337520, over cnt = 171(0%), over = 402, worst = 8
PHY-1002 : len = 340824, over cnt = 35(0%), over = 68, worst = 7
PHY-1001 : End global iterations;  0.532166s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (152.7%)

PHY-1001 : Congestion index: top1 = 38.62, top5 = 31.69, top10 = 28.43, top15 = 26.22.
OPT-1001 : End congestion update;  0.656096s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (142.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187800s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (99.8%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.844063s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (133.3%)

OPT-1001 : Current memory(MB): used = 364, reserve = 342, peak = 367.
OPT-1001 : End physical optimization;  3.337613s wall, 3.843750s user + 0.187500s system = 4.031250s CPU (120.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2937 LUT to BLE ...
SYN-4008 : Packed 2937 LUT and 1413 SEQ to BLE.
SYN-4003 : Packing 1923 remaining SEQ's ...
SYN-4005 : Packed 1063 SEQ with LUT/SLICE
SYN-4006 : 683 single LUT's are left
SYN-4006 : 860 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3797/7028 primitive instances ...
PHY-3001 : End packing;  0.366451s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (102.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3893 instances
RUN-1001 : 1845 mslices, 1845 lslices, 144 pads, 30 brams, 19 dsps
RUN-1001 : There are total 8164 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 4736 nets have 2 pins
RUN-1001 : 2454 nets have [3 - 5] pins
RUN-1001 : 802 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
PHY-3001 : design contains 3891 instances, 3690 slices, 248 macros(1516 instances: 1141 mslices 375 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1054 pins
PHY-3001 : Cell area utilization is 44%
PHY-3001 : After packing: Len = 252910, Over = 92
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3946/8164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328056, over cnt = 507(1%), over = 750, worst = 5
PHY-1002 : len = 330328, over cnt = 301(0%), over = 387, worst = 4
PHY-1002 : len = 332896, over cnt = 133(0%), over = 172, worst = 4
PHY-1002 : len = 334488, over cnt = 43(0%), over = 56, worst = 4
PHY-1002 : len = 335024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.608570s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (128.4%)

PHY-1001 : Congestion index: top1 = 36.68, top5 = 30.34, top10 = 27.40, top15 = 25.31.
PHY-3001 : End congestion estimation;  0.770580s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (121.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32823, tnet num: 8162, tinst num: 3891, tnode num: 40844, tedge num: 59204.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.455102s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.9%)

RUN-1004 : used memory is 369 MB, reserved memory is 347 MB, peak memory is 369 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.685039s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.47539e-05
PHY-3002 : Step(237): len = 242656, overlap = 92.75
PHY-3002 : Step(238): len = 239310, overlap = 92.75
PHY-3002 : Step(239): len = 231759, overlap = 97
PHY-3002 : Step(240): len = 228072, overlap = 108
PHY-3002 : Step(241): len = 226290, overlap = 112.25
PHY-3002 : Step(242): len = 224404, overlap = 114.25
PHY-3002 : Step(243): len = 223980, overlap = 116
PHY-3002 : Step(244): len = 223526, overlap = 119.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.95079e-05
PHY-3002 : Step(245): len = 227772, overlap = 108
PHY-3002 : Step(246): len = 228921, overlap = 104.25
PHY-3002 : Step(247): len = 234200, overlap = 93.75
PHY-3002 : Step(248): len = 235246, overlap = 90.25
PHY-3002 : Step(249): len = 237177, overlap = 82.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.90157e-05
PHY-3002 : Step(250): len = 244915, overlap = 71
PHY-3002 : Step(251): len = 247706, overlap = 68.25
PHY-3002 : Step(252): len = 252307, overlap = 60.5
PHY-3002 : Step(253): len = 253975, overlap = 60.25
PHY-3002 : Step(254): len = 255330, overlap = 60.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.822425s wall, 0.625000s user + 1.640625s system = 2.265625s CPU (275.5%)

PHY-3001 : Trial Legalized: Len = 286243
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 433/8164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 349232, over cnt = 702(1%), over = 1086, worst = 6
PHY-1002 : len = 352824, over cnt = 379(1%), over = 550, worst = 6
PHY-1002 : len = 357240, over cnt = 105(0%), over = 152, worst = 5
PHY-1002 : len = 358120, over cnt = 49(0%), over = 75, worst = 4
PHY-1002 : len = 359016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.059115s wall, 1.578125s user + 0.093750s system = 1.671875s CPU (157.9%)

PHY-1001 : Congestion index: top1 = 34.22, top5 = 29.62, top10 = 26.93, top15 = 25.10.
PHY-3001 : End congestion estimation;  1.241304s wall, 1.765625s user + 0.093750s system = 1.859375s CPU (149.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.215209s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.79901e-05
PHY-3002 : Step(255): len = 271021, overlap = 3.25
PHY-3002 : Step(256): len = 261960, overlap = 16
PHY-3002 : Step(257): len = 258623, overlap = 19
PHY-3002 : Step(258): len = 257296, overlap = 20.5
PHY-3002 : Step(259): len = 255982, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010971s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 267117, Over = 0
PHY-3001 : Spreading special nets. 59 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034105s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.6%)

PHY-3001 : 73 instances has been re-located, deltaX = 14, deltaY = 45, maxDist = 1.
PHY-3001 : Final: Len = 268212, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32823, tnet num: 8162, tinst num: 3891, tnode num: 40844, tedge num: 59204.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.503340s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (99.8%)

RUN-1004 : used memory is 371 MB, reserved memory is 353 MB, peak memory is 382 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3453/8164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 338800, over cnt = 551(1%), over = 814, worst = 5
PHY-1002 : len = 341224, over cnt = 324(0%), over = 448, worst = 5
PHY-1002 : len = 345328, over cnt = 61(0%), over = 102, worst = 5
PHY-1002 : len = 346192, over cnt = 12(0%), over = 25, worst = 4
PHY-1002 : len = 346592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.693405s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (157.7%)

PHY-1001 : Congestion index: top1 = 33.73, top5 = 29.15, top10 = 26.52, top15 = 24.80.
PHY-1001 : End incremental global routing;  0.858965s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (145.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.240053s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (104.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.263082s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (131.1%)

OPT-1001 : Current memory(MB): used = 378, reserve = 356, peak = 382.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7017/8164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 346592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049512s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.7%)

PHY-1001 : Congestion index: top1 = 33.73, top5 = 29.15, top10 = 26.52, top15 = 24.80.
OPT-1001 : End congestion update;  0.193291s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.211283s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.1%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.404712s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.4%)

OPT-1001 : Current memory(MB): used = 379, reserve = 356, peak = 382.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.211645s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7017/8164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 346592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051413s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.2%)

PHY-1001 : Congestion index: top1 = 33.73, top5 = 29.15, top10 = 26.52, top15 = 24.80.
PHY-1001 : End incremental global routing;  0.198046s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.266404s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7017/8164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 346592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053149s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.2%)

PHY-1001 : Congestion index: top1 = 33.73, top5 = 29.15, top10 = 26.52, top15 = 24.80.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.218616s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.333782s wall, 4.656250s user + 0.062500s system = 4.718750s CPU (108.9%)

RUN-1003 : finish command "place" in  24.074442s wall, 40.093750s user + 11.046875s system = 51.140625s CPU (212.4%)

RUN-1004 : used memory is 357 MB, reserved memory is 335 MB, peak memory is 382 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3893 instances
RUN-1001 : 1845 mslices, 1845 lslices, 144 pads, 30 brams, 19 dsps
RUN-1001 : There are total 8164 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 4736 nets have 2 pins
RUN-1001 : 2454 nets have [3 - 5] pins
RUN-1001 : 802 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32823, tnet num: 8162, tinst num: 3891, tnode num: 40844, tedge num: 59204.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.440720s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.8%)

RUN-1004 : used memory is 361 MB, reserved memory is 340 MB, peak memory is 409 MB
PHY-1001 : 1845 mslices, 1845 lslices, 144 pads, 30 brams, 19 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 324008, over cnt = 735(2%), over = 1196, worst = 6
PHY-1002 : len = 328456, over cnt = 442(1%), over = 649, worst = 6
PHY-1002 : len = 333208, over cnt = 186(0%), over = 269, worst = 6
PHY-1002 : len = 334688, over cnt = 103(0%), over = 156, worst = 6
PHY-1002 : len = 336352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.989352s wall, 1.484375s user + 0.140625s system = 1.625000s CPU (164.2%)

PHY-1001 : Congestion index: top1 = 32.74, top5 = 28.35, top10 = 25.97, top15 = 24.35.
PHY-1001 : End global routing;  1.156140s wall, 1.656250s user + 0.140625s system = 1.796875s CPU (155.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 400, reserve = 379, peak = 409.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 651, reserve = 633, peak = 651.
PHY-1001 : End build detailed router design. 3.958085s wall, 3.890625s user + 0.078125s system = 3.968750s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 124824, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.689464s wall, 4.656250s user + 0.015625s system = 4.671875s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 685, reserve = 667, peak = 685.
PHY-1001 : End phase 1; 4.695574s wall, 4.656250s user + 0.015625s system = 4.671875s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 3687 net; 7.034656s wall, 7.031250s user + 0.000000s system = 7.031250s CPU (100.0%)

PHY-1022 : len = 764176, over cnt = 351(0%), over = 352, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 691, reserve = 673, peak = 691.
PHY-1001 : End initial routed; 12.871510s wall, 19.750000s user + 0.125000s system = 19.875000s CPU (154.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6823(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.874912s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 698, reserve = 681, peak = 698.
PHY-1001 : End phase 2; 14.746488s wall, 21.625000s user + 0.125000s system = 21.750000s CPU (147.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 764176, over cnt = 351(0%), over = 352, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.029245s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 762944, over cnt = 100(0%), over = 100, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.256490s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (182.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 762944, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.206270s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (189.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 762968, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.080262s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 763000, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.062164s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6823(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.872569s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 86 feed throughs used by 50 nets
PHY-1001 : End commit to database; 0.869985s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 741, reserve = 726, peak = 741.
PHY-1001 : End phase 3; 3.566651s wall, 3.921875s user + 0.062500s system = 3.984375s CPU (111.7%)

PHY-1003 : Routed, final wirelength = 763000
PHY-1001 : Current memory(MB): used = 743, reserve = 728, peak = 743.
PHY-1001 : End export database. 0.026892s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.2%)

PHY-1001 : End detail routing;  27.288486s wall, 34.390625s user + 0.296875s system = 34.687500s CPU (127.1%)

RUN-1003 : finish command "route" in  30.217766s wall, 37.812500s user + 0.437500s system = 38.250000s CPU (126.6%)

RUN-1004 : used memory is 707 MB, reserved memory is 691 MB, peak memory is 744 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6115   out of  19600   31.20%
#reg                     3345   out of  19600   17.07%
#le                      6972
  #lut only              3627   out of   6972   52.02%
  #reg only               857   out of   6972   12.29%
  #lut&reg               2488   out of   6972   35.69%
#dsp                       19   out of     29   65.52%
#bram                      28   out of     64   43.75%
  #bram9k                  16
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                   1151
#2        config_inst_syn_9                                          GCLK               config             config_inst.jtck                    381
#3        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                329
#4        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                46
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1        26
#6        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                20
#7        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0        18
#8        u_image_process/wrreq                                      GCLK               lslice             u_camera_reader/mux14_syn_85.f0     12
#9        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/mode[3]_syn_33.f0    11
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                    7
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                0
#12       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6972   |4599    |1516    |3345    |30      |19      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |660    |445     |108     |393     |2       |0       |
|    command1                          |command                                    |57     |56      |0       |42      |0       |0       |
|    control1                          |control_interface                          |97     |70      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |4      |4       |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |122    |60      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |122    |60      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |21      |0       |31      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |20      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |129    |62      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |62      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |17      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |19      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |8       |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |153    |89      |64      |30      |0       |0       |
|  u_camera_init                       |camera_init                                |555    |534     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |175    |173     |0       |45      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |70      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |3910   |2474    |1037    |1795    |12      |19      |
|    u_Dilation_Detector               |Dilation_Detector                          |182    |115     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |168    |105     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |173    |116     |45      |80      |2       |0       |
|      u_three_martix_3                |three_martix                               |164    |110     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1324   |901     |306     |690     |0       |15      |
|      u_Divider_1                     |Divider                                    |170    |99      |32      |95      |0       |0       |
|      u_Divider_2                     |Divider                                    |112    |78      |32      |41      |0       |0       |
|      u_Divider_3                     |Divider                                    |164    |95      |33      |95      |0       |0       |
|      u_Divider_4                     |Divider                                    |123    |70      |32      |50      |0       |0       |
|      u_Divider_5                     |Divider                                    |120    |69      |32      |53      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |165    |110     |45      |65      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |3      |1       |0       |3       |0       |0       |
|      u_three_martix                  |three_martix                               |162    |109     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |724    |429     |235     |277     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |140     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |85     |55      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |14      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |231    |126     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |728    |424     |235     |259     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |307     |190     |121     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |83     |53      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |231    |117     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |76     |40      |14      |48      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |365    |199     |92      |176     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |143    |95      |47      |50      |0       |0       |
|      u_three_martix_2                |three_martix                               |222    |104     |45      |126     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |148    |111     |36      |56      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |108    |84      |24      |36      |0       |0       |
|  cw_top                              |CW_TOP_WRAPPER                             |1288   |748     |209     |873     |0       |0       |
|    wrapper_cwc_top                   |cwc_top                                    |1288   |748     |209     |873     |0       |0       |
|      cfg_int_inst                    |cwc_cfg_int                                |640    |359     |0       |623     |0       |0       |
|        reg_inst                      |register                                   |637    |356     |0       |620     |0       |0       |
|        tap_inst                      |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                    |trigger                                    |648    |389     |209     |250     |0       |0       |
|        bus_inst                      |bus_top                                    |438    |248     |152     |160     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes   |bus_det                                    |76     |43      |26      |28      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes   |bus_det                                    |73     |39      |26      |24      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes   |bus_det                                    |76     |36      |26      |28      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes   |bus_det                                    |75     |43      |26      |27      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes   |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes   |bus_det                                    |46     |27      |16      |18      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes   |bus_det                                    |45     |29      |16      |16      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes   |bus_det                                    |46     |30      |16      |18      |0       |0       |
|        emb_ctrl_inst                 |emb_ctrl                                   |110    |81      |29      |60      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4667  
    #2          2       1281  
    #3          3       824   
    #4          4       301   
    #5        5-10      824   
    #6        11-50     110   
    #7       51-100      12   
    #8       101-500     10   
    #9        >500       1    
  Average     2.80            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.078723s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (156.4%)

RUN-1004 : used memory is 708 MB, reserved memory is 692 MB, peak memory is 760 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3891
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8164, pip num: 70610
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 86
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3094 valid insts, and 209038 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111011101100001011011100
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.301454s wall, 79.828125s user + 0.750000s system = 80.578125s CPU (1278.7%)

RUN-1004 : used memory is 707 MB, reserved memory is 689 MB, peak memory is 892 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_211724.log"
