# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Tarea_2.gen/sources_1/ip/cordic_0/demo_tb/tb_cordic_0.vhd" \
"../../../../Tarea_2.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../Tarea_2.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \

# Do not sort compile order
nosort
