
stm32f407_FDCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006af8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08006c88  08006c88  00016c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ec8  08006ec8  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  08006ec8  08006ec8  00016ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ed0  08006ed0  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ed0  08006ed0  00016ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ed4  08006ed4  00016ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08006ed8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200b8  2**0
                  CONTENTS
 10 .bss          00000518  200000b8  200000b8  000200b8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200005d0  200005d0  000200b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014eb6  00000000  00000000  0002012b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000289b  00000000  00000000  00034fe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000011b0  00000000  00000000  00037880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000da7  00000000  00000000  00038a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022c99  00000000  00000000  000397d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00013713  00000000  00000000  0005c470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d04d1  00000000  00000000  0006fb83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005394  00000000  00000000  00140054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  001453e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b8 	.word	0x200000b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006c70 	.word	0x08006c70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	08006c70 	.word	0x08006c70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000572:	f107 0314 	add.w	r3, r7, #20
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]
 8000580:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	613b      	str	r3, [r7, #16]
 8000586:	4b64      	ldr	r3, [pc, #400]	; (8000718 <MX_GPIO_Init+0x1ac>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	4a63      	ldr	r2, [pc, #396]	; (8000718 <MX_GPIO_Init+0x1ac>)
 800058c:	f043 0310 	orr.w	r3, r3, #16
 8000590:	6313      	str	r3, [r2, #48]	; 0x30
 8000592:	4b61      	ldr	r3, [pc, #388]	; (8000718 <MX_GPIO_Init+0x1ac>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000596:	f003 0310 	and.w	r3, r3, #16
 800059a:	613b      	str	r3, [r7, #16]
 800059c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
 80005a2:	4b5d      	ldr	r3, [pc, #372]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	4a5c      	ldr	r2, [pc, #368]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005ac:	6313      	str	r3, [r2, #48]	; 0x30
 80005ae:	4b5a      	ldr	r3, [pc, #360]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	60bb      	str	r3, [r7, #8]
 80005be:	4b56      	ldr	r3, [pc, #344]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	4a55      	ldr	r2, [pc, #340]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005c4:	f043 0301 	orr.w	r3, r3, #1
 80005c8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ca:	4b53      	ldr	r3, [pc, #332]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	f003 0301 	and.w	r3, r3, #1
 80005d2:	60bb      	str	r3, [r7, #8]
 80005d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005d6:	2300      	movs	r3, #0
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	4b4f      	ldr	r3, [pc, #316]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	4a4e      	ldr	r2, [pc, #312]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005e0:	f043 0302 	orr.w	r3, r3, #2
 80005e4:	6313      	str	r3, [r2, #48]	; 0x30
 80005e6:	4b4c      	ldr	r3, [pc, #304]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	f003 0302 	and.w	r3, r3, #2
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f2:	2300      	movs	r3, #0
 80005f4:	603b      	str	r3, [r7, #0]
 80005f6:	4b48      	ldr	r3, [pc, #288]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	4a47      	ldr	r2, [pc, #284]	; (8000718 <MX_GPIO_Init+0x1ac>)
 80005fc:	f043 0304 	orr.w	r3, r3, #4
 8000600:	6313      	str	r3, [r2, #48]	; 0x30
 8000602:	4b45      	ldr	r3, [pc, #276]	; (8000718 <MX_GPIO_Init+0x1ac>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	f003 0304 	and.w	r3, r3, #4
 800060a:	603b      	str	r3, [r7, #0]
 800060c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800060e:	2201      	movs	r2, #1
 8000610:	2110      	movs	r1, #16
 8000612:	4842      	ldr	r0, [pc, #264]	; (800071c <MX_GPIO_Init+0x1b0>)
 8000614:	f001 f8dc 	bl	80017d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	21c0      	movs	r1, #192	; 0xc0
 800061c:	483f      	ldr	r0, [pc, #252]	; (800071c <MX_GPIO_Init+0x1b0>)
 800061e:	f001 f8d7 	bl	80017d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000628:	483d      	ldr	r0, [pc, #244]	; (8000720 <MX_GPIO_Init+0x1b4>)
 800062a:	f001 f8d1 	bl	80017d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800062e:	2201      	movs	r2, #1
 8000630:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000634:	483a      	ldr	r0, [pc, #232]	; (8000720 <MX_GPIO_Init+0x1b4>)
 8000636:	f001 f8cb 	bl	80017d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800063a:	2310      	movs	r3, #16
 800063c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800063e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000642:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000644:	2301      	movs	r3, #1
 8000646:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	4619      	mov	r1, r3
 800064e:	4835      	ldr	r0, [pc, #212]	; (8000724 <MX_GPIO_Init+0x1b8>)
 8000650:	f000 ff22 	bl	8001498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000654:	2308      	movs	r3, #8
 8000656:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000658:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800065c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	2300      	movs	r3, #0
 8000660:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000662:	f107 0314 	add.w	r3, r7, #20
 8000666:	4619      	mov	r1, r3
 8000668:	482c      	ldr	r0, [pc, #176]	; (800071c <MX_GPIO_Init+0x1b0>)
 800066a:	f000 ff15 	bl	8001498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 800066e:	23d0      	movs	r3, #208	; 0xd0
 8000670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000672:	2301      	movs	r3, #1
 8000674:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000676:	2301      	movs	r3, #1
 8000678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800067a:	2302      	movs	r3, #2
 800067c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	4619      	mov	r1, r3
 8000684:	4825      	ldr	r0, [pc, #148]	; (800071c <MX_GPIO_Init+0x1b0>)
 8000686:	f000 ff07 	bl	8001498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800068a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800068e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000690:	2301      	movs	r3, #1
 8000692:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000698:	2302      	movs	r3, #2
 800069a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069c:	f107 0314 	add.w	r3, r7, #20
 80006a0:	4619      	mov	r1, r3
 80006a2:	481f      	ldr	r0, [pc, #124]	; (8000720 <MX_GPIO_Init+0x1b4>)
 80006a4:	f000 fef8 	bl	8001498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ae:	2301      	movs	r3, #1
 80006b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006b2:	2301      	movs	r3, #1
 80006b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006b6:	2302      	movs	r3, #2
 80006b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	4619      	mov	r1, r3
 80006c0:	4817      	ldr	r0, [pc, #92]	; (8000720 <MX_GPIO_Init+0x1b4>)
 80006c2:	f000 fee9 	bl	8001498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80006c6:	2380      	movs	r3, #128	; 0x80
 80006c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006ca:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80006ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	4619      	mov	r1, r3
 80006da:	4811      	ldr	r0, [pc, #68]	; (8000720 <MX_GPIO_Init+0x1b4>)
 80006dc:	f000 fedc 	bl	8001498 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80006e0:	2200      	movs	r2, #0
 80006e2:	2100      	movs	r1, #0
 80006e4:	2009      	movs	r0, #9
 80006e6:	f000 fe7e 	bl	80013e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80006ea:	2009      	movs	r0, #9
 80006ec:	f000 fe97 	bl	800141e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2100      	movs	r1, #0
 80006f4:	200a      	movs	r0, #10
 80006f6:	f000 fe76 	bl	80013e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80006fa:	200a      	movs	r0, #10
 80006fc:	f000 fe8f 	bl	800141e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000700:	2200      	movs	r2, #0
 8000702:	2100      	movs	r1, #0
 8000704:	2017      	movs	r0, #23
 8000706:	f000 fe6e 	bl	80013e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800070a:	2017      	movs	r0, #23
 800070c:	f000 fe87 	bl	800141e <HAL_NVIC_EnableIRQ>

}
 8000710:	bf00      	nop
 8000712:	3728      	adds	r7, #40	; 0x28
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40020000 	.word	0x40020000
 8000720:	40020400 	.word	0x40020400
 8000724:	40021000 	.word	0x40021000

08000728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072c:	f000 fcea 	bl	8001104 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000730:	f000 f846 	bl	80007c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000734:	f7ff ff1a 	bl	800056c <MX_GPIO_Init>
  MX_TIM14_Init();
 8000738:	f000 fc5a 	bl	8000ff0 <MX_TIM14_Init>
  MX_SPI1_Init();
 800073c:	f000 f8e0 	bl	8000900 <MX_SPI1_Init>
  MX_TIM7_Init();
 8000740:	f000 fc20 	bl	8000f84 <MX_TIM7_Init>
  MX_SPI2_Init();
 8000744:	f000 f912 	bl	800096c <MX_SPI2_Init>
  MX_SPI3_Init();
 8000748:	f000 f946 	bl	80009d8 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim14);
 800074c:	4816      	ldr	r0, [pc, #88]	; (80007a8 <main+0x80>)
 800074e:	f002 fc7b 	bl	8003048 <HAL_TIM_Base_Start_IT>


//  HAL_SPI_Receive_IT(&hspi3, ptr_rx, 1);
//  HAL_SPI_Receive_IT(&hspi3, &RX_data, sizeof(RX_data));
//  HAL_SPI_Transmit(&hspi2, (uint8_t*)TX_Buffer, BUFFER_SIZE, 1000);
  HAL_SPI_Receive_IT(&hspi3, (uint8_t*)RX_Buffer, sizeof(RX_Buffer));
 8000752:	2264      	movs	r2, #100	; 0x64
 8000754:	4915      	ldr	r1, [pc, #84]	; (80007ac <main+0x84>)
 8000756:	4816      	ldr	r0, [pc, #88]	; (80007b0 <main+0x88>)
 8000758:	f001 fee2 	bl	8002520 <HAL_SPI_Receive_IT>


  CANFDSPI_Init();
 800075c:	f005 f87a 	bl	8005854 <CANFDSPI_Init>
//		  HAL_Delay(100);
//
//		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_LOW);
//		  flag_send_frame = 0;
//	  }
	  if (flag_send_frame == 1) {
 8000760:	4b14      	ldr	r3, [pc, #80]	; (80007b4 <main+0x8c>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b01      	cmp	r3, #1
 8000766:	d111      	bne.n	800078c <main+0x64>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_HIGH);
 8000768:	2201      	movs	r2, #1
 800076a:	2180      	movs	r1, #128	; 0x80
 800076c:	4812      	ldr	r0, [pc, #72]	; (80007b8 <main+0x90>)
 800076e:	f001 f82f 	bl	80017d0 <HAL_GPIO_WritePin>
		  mcp2518fd_transmit();
 8000772:	f005 f9e1 	bl	8005b38 <mcp2518fd_transmit>
		  //debounce
		  HAL_Delay(100);
 8000776:	2064      	movs	r0, #100	; 0x64
 8000778:	f000 fd36 	bl	80011e8 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_LOW);
 800077c:	2200      	movs	r2, #0
 800077e:	2180      	movs	r1, #128	; 0x80
 8000780:	480d      	ldr	r0, [pc, #52]	; (80007b8 <main+0x90>)
 8000782:	f001 f825 	bl	80017d0 <HAL_GPIO_WritePin>
		  flag_send_frame = 0;
 8000786:	4b0b      	ldr	r3, [pc, #44]	; (80007b4 <main+0x8c>)
 8000788:	2200      	movs	r2, #0
 800078a:	701a      	strb	r2, [r3, #0]
	  }
	  if (flag_receive_frame == 1) {
 800078c:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <main+0x94>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d1e5      	bne.n	8000760 <main+0x38>
		  mcp2518fd_receive();
 8000794:	f005 fa56 	bl	8005c44 <mcp2518fd_receive>
		  blink_led(2);
 8000798:	2002      	movs	r0, #2
 800079a:	f000 f87b 	bl	8000894 <blink_led>
		  flag_receive_frame = 0;
 800079e:	4b07      	ldr	r3, [pc, #28]	; (80007bc <main+0x94>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	701a      	strb	r2, [r3, #0]
	  if (flag_send_frame == 1) {
 80007a4:	e7dc      	b.n	8000760 <main+0x38>
 80007a6:	bf00      	nop
 80007a8:	200002ac 	.word	0x200002ac
 80007ac:	200000d4 	.word	0x200000d4
 80007b0:	200001ec 	.word	0x200001ec
 80007b4:	20000138 	.word	0x20000138
 80007b8:	40020000 	.word	0x40020000
 80007bc:	20000139 	.word	0x20000139

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b094      	sub	sp, #80	; 0x50
 80007c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c6:	f107 0320 	add.w	r3, r7, #32
 80007ca:	2230      	movs	r2, #48	; 0x30
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f005 fbab 	bl	8005f2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d4:	f107 030c 	add.w	r3, r7, #12
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
 80007e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e4:	2300      	movs	r3, #0
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	4b28      	ldr	r3, [pc, #160]	; (800088c <SystemClock_Config+0xcc>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ec:	4a27      	ldr	r2, [pc, #156]	; (800088c <SystemClock_Config+0xcc>)
 80007ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f2:	6413      	str	r3, [r2, #64]	; 0x40
 80007f4:	4b25      	ldr	r3, [pc, #148]	; (800088c <SystemClock_Config+0xcc>)
 80007f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fc:	60bb      	str	r3, [r7, #8]
 80007fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000800:	2300      	movs	r3, #0
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	4b22      	ldr	r3, [pc, #136]	; (8000890 <SystemClock_Config+0xd0>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	4a21      	ldr	r2, [pc, #132]	; (8000890 <SystemClock_Config+0xd0>)
 800080a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800080e:	6013      	str	r3, [r2, #0]
 8000810:	4b1f      	ldr	r3, [pc, #124]	; (8000890 <SystemClock_Config+0xd0>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800081c:	2302      	movs	r3, #2
 800081e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000820:	2301      	movs	r3, #1
 8000822:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000824:	2310      	movs	r3, #16
 8000826:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000828:	2302      	movs	r3, #2
 800082a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800082c:	2300      	movs	r3, #0
 800082e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000830:	2308      	movs	r3, #8
 8000832:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000834:	23a8      	movs	r3, #168	; 0xa8
 8000836:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000838:	2302      	movs	r3, #2
 800083a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800083c:	2304      	movs	r3, #4
 800083e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000840:	f107 0320 	add.w	r3, r7, #32
 8000844:	4618      	mov	r0, r3
 8000846:	f001 f81b 	bl	8001880 <HAL_RCC_OscConfig>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000850:	f000 f850 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000854:	230f      	movs	r3, #15
 8000856:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000858:	2302      	movs	r3, #2
 800085a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000860:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000864:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800086a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800086c:	f107 030c 	add.w	r3, r7, #12
 8000870:	2105      	movs	r1, #5
 8000872:	4618      	mov	r0, r3
 8000874:	f001 fa7c 	bl	8001d70 <HAL_RCC_ClockConfig>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800087e:	f000 f839 	bl	80008f4 <Error_Handler>
  }
}
 8000882:	bf00      	nop
 8000884:	3750      	adds	r7, #80	; 0x50
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40023800 	.word	0x40023800
 8000890:	40007000 	.word	0x40007000

08000894 <blink_led>:

/* USER CODE BEGIN 4 */

void blink_led(uint8_t times) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i <= times; i++) {
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	e012      	b.n	80008ca <blink_led+0x36>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_HIGH);
 80008a4:	2201      	movs	r2, #1
 80008a6:	2180      	movs	r1, #128	; 0x80
 80008a8:	480c      	ldr	r0, [pc, #48]	; (80008dc <blink_led+0x48>)
 80008aa:	f000 ff91 	bl	80017d0 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 80008ae:	2032      	movs	r0, #50	; 0x32
 80008b0:	f000 fc9a 	bl	80011e8 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_LOW);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2180      	movs	r1, #128	; 0x80
 80008b8:	4808      	ldr	r0, [pc, #32]	; (80008dc <blink_led+0x48>)
 80008ba:	f000 ff89 	bl	80017d0 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 80008be:	2032      	movs	r0, #50	; 0x32
 80008c0:	f000 fc92 	bl	80011e8 <HAL_Delay>
	for (int i = 0; i <= times; i++) {
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	3301      	adds	r3, #1
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	dde8      	ble.n	80008a4 <blink_led+0x10>
	}

}
 80008d2:	bf00      	nop
 80008d4:	bf00      	nop
 80008d6:	3710      	adds	r7, #16
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40020000 	.word	0x40020000

080008e0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
//			  //do nothing
//		  }
//
//	  }
//  }
}
 80008e8:	bf00      	nop
 80008ea:	370c      	adds	r7, #12
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	e7fe      	b.n	80008fc <Error_Handler+0x8>
	...

08000900 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000904:	4b17      	ldr	r3, [pc, #92]	; (8000964 <MX_SPI1_Init+0x64>)
 8000906:	4a18      	ldr	r2, [pc, #96]	; (8000968 <MX_SPI1_Init+0x68>)
 8000908:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800090a:	4b16      	ldr	r3, [pc, #88]	; (8000964 <MX_SPI1_Init+0x64>)
 800090c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000910:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000912:	4b14      	ldr	r3, [pc, #80]	; (8000964 <MX_SPI1_Init+0x64>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000918:	4b12      	ldr	r3, [pc, #72]	; (8000964 <MX_SPI1_Init+0x64>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800091e:	4b11      	ldr	r3, [pc, #68]	; (8000964 <MX_SPI1_Init+0x64>)
 8000920:	2202      	movs	r2, #2
 8000922:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000924:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <MX_SPI1_Init+0x64>)
 8000926:	2201      	movs	r2, #1
 8000928:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800092a:	4b0e      	ldr	r3, [pc, #56]	; (8000964 <MX_SPI1_Init+0x64>)
 800092c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000930:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000932:	4b0c      	ldr	r3, [pc, #48]	; (8000964 <MX_SPI1_Init+0x64>)
 8000934:	2210      	movs	r2, #16
 8000936:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000938:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <MX_SPI1_Init+0x64>)
 800093a:	2200      	movs	r2, #0
 800093c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800093e:	4b09      	ldr	r3, [pc, #36]	; (8000964 <MX_SPI1_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000944:	4b07      	ldr	r3, [pc, #28]	; (8000964 <MX_SPI1_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800094a:	4b06      	ldr	r3, [pc, #24]	; (8000964 <MX_SPI1_Init+0x64>)
 800094c:	220a      	movs	r2, #10
 800094e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000950:	4804      	ldr	r0, [pc, #16]	; (8000964 <MX_SPI1_Init+0x64>)
 8000952:	f001 fbb9 	bl	80020c8 <HAL_SPI_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800095c:	f7ff ffca 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	2000013c 	.word	0x2000013c
 8000968:	40013000 	.word	0x40013000

0800096c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000972:	4a18      	ldr	r2, [pc, #96]	; (80009d4 <MX_SPI2_Init+0x68>)
 8000974:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000976:	4b16      	ldr	r3, [pc, #88]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000978:	f44f 7282 	mov.w	r2, #260	; 0x104
 800097c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800097e:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800098a:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <MX_SPI2_Init+0x64>)
 800098c:	2202      	movs	r2, #2
 800098e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000992:	2201      	movs	r2, #1
 8000994:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000996:	4b0e      	ldr	r3, [pc, #56]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000998:	f44f 7200 	mov.w	r2, #512	; 0x200
 800099c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800099e:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009a0:	2208      	movs	r2, #8
 80009a2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009a4:	4b0a      	ldr	r3, [pc, #40]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009b0:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80009b6:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009b8:	220a      	movs	r2, #10
 80009ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009bc:	4804      	ldr	r0, [pc, #16]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009be:	f001 fb83 	bl	80020c8 <HAL_SPI_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80009c8:	f7ff ff94 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009cc:	bf00      	nop
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	20000194 	.word	0x20000194
 80009d4:	40003800 	.word	0x40003800

080009d8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80009dc:	4b15      	ldr	r3, [pc, #84]	; (8000a34 <MX_SPI3_Init+0x5c>)
 80009de:	4a16      	ldr	r2, [pc, #88]	; (8000a38 <MX_SPI3_Init+0x60>)
 80009e0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 80009e2:	4b14      	ldr	r3, [pc, #80]	; (8000a34 <MX_SPI3_Init+0x5c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80009e8:	4b12      	ldr	r3, [pc, #72]	; (8000a34 <MX_SPI3_Init+0x5c>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80009ee:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <MX_SPI3_Init+0x5c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80009f4:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <MX_SPI3_Init+0x5c>)
 80009f6:	2202      	movs	r2, #2
 80009f8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80009fa:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <MX_SPI3_Init+0x5c>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_INPUT;
 8000a00:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <MX_SPI3_Init+0x5c>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a06:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <MX_SPI3_Init+0x5c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a0c:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <MX_SPI3_Init+0x5c>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a12:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <MX_SPI3_Init+0x5c>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000a18:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <MX_SPI3_Init+0x5c>)
 8000a1a:	220a      	movs	r2, #10
 8000a1c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000a1e:	4805      	ldr	r0, [pc, #20]	; (8000a34 <MX_SPI3_Init+0x5c>)
 8000a20:	f001 fb52 	bl	80020c8 <HAL_SPI_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_SPI3_Init+0x56>
  {
    Error_Handler();
 8000a2a:	f7ff ff63 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	200001ec 	.word	0x200001ec
 8000a38:	40003c00 	.word	0x40003c00

08000a3c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08e      	sub	sp, #56	; 0x38
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a67      	ldr	r2, [pc, #412]	; (8000bf8 <HAL_SPI_MspInit+0x1bc>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d134      	bne.n	8000ac8 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	623b      	str	r3, [r7, #32]
 8000a62:	4b66      	ldr	r3, [pc, #408]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a66:	4a65      	ldr	r2, [pc, #404]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000a68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a6e:	4b63      	ldr	r3, [pc, #396]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a76:	623b      	str	r3, [r7, #32]
 8000a78:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61fb      	str	r3, [r7, #28]
 8000a7e:	4b5f      	ldr	r3, [pc, #380]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a5e      	ldr	r2, [pc, #376]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000a84:	f043 0302 	orr.w	r3, r3, #2
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8a:	4b5c      	ldr	r3, [pc, #368]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	f003 0302 	and.w	r3, r3, #2
 8000a92:	61fb      	str	r3, [r7, #28]
 8000a94:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000a96:	2338      	movs	r3, #56	; 0x38
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa2:	2303      	movs	r3, #3
 8000aa4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000aa6:	2305      	movs	r3, #5
 8000aa8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4853      	ldr	r0, [pc, #332]	; (8000c00 <HAL_SPI_MspInit+0x1c4>)
 8000ab2:	f000 fcf1 	bl	8001498 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2100      	movs	r1, #0
 8000aba:	2023      	movs	r0, #35	; 0x23
 8000abc:	f000 fc93 	bl	80013e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000ac0:	2023      	movs	r0, #35	; 0x23
 8000ac2:	f000 fcac 	bl	800141e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000ac6:	e093      	b.n	8000bf0 <HAL_SPI_MspInit+0x1b4>
  else if(spiHandle->Instance==SPI2)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a4d      	ldr	r2, [pc, #308]	; (8000c04 <HAL_SPI_MspInit+0x1c8>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d135      	bne.n	8000b3e <HAL_SPI_MspInit+0x102>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61bb      	str	r3, [r7, #24]
 8000ad6:	4b49      	ldr	r3, [pc, #292]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ada:	4a48      	ldr	r2, [pc, #288]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ae2:	4b46      	ldr	r3, [pc, #280]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aea:	61bb      	str	r3, [r7, #24]
 8000aec:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	617b      	str	r3, [r7, #20]
 8000af2:	4b42      	ldr	r3, [pc, #264]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4a41      	ldr	r2, [pc, #260]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000af8:	f043 0302 	orr.w	r3, r3, #2
 8000afc:	6313      	str	r3, [r2, #48]	; 0x30
 8000afe:	4b3f      	ldr	r3, [pc, #252]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	f003 0302 	and.w	r3, r3, #2
 8000b06:	617b      	str	r3, [r7, #20]
 8000b08:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000b0a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000b0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b10:	2302      	movs	r3, #2
 8000b12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b1c:	2305      	movs	r3, #5
 8000b1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b24:	4619      	mov	r1, r3
 8000b26:	4836      	ldr	r0, [pc, #216]	; (8000c00 <HAL_SPI_MspInit+0x1c4>)
 8000b28:	f000 fcb6 	bl	8001498 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2024      	movs	r0, #36	; 0x24
 8000b32:	f000 fc58 	bl	80013e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000b36:	2024      	movs	r0, #36	; 0x24
 8000b38:	f000 fc71 	bl	800141e <HAL_NVIC_EnableIRQ>
}
 8000b3c:	e058      	b.n	8000bf0 <HAL_SPI_MspInit+0x1b4>
  else if(spiHandle->Instance==SPI3)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a31      	ldr	r2, [pc, #196]	; (8000c08 <HAL_SPI_MspInit+0x1cc>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d153      	bne.n	8000bf0 <HAL_SPI_MspInit+0x1b4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b48:	2300      	movs	r3, #0
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	4b2b      	ldr	r3, [pc, #172]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b50:	4a2a      	ldr	r2, [pc, #168]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b56:	6413      	str	r3, [r2, #64]	; 0x40
 8000b58:	4b28      	ldr	r3, [pc, #160]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b60:	613b      	str	r3, [r7, #16]
 8000b62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b64:	2300      	movs	r3, #0
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	4b24      	ldr	r3, [pc, #144]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6c:	4a23      	ldr	r2, [pc, #140]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b6e:	f043 0301 	orr.w	r3, r3, #1
 8000b72:	6313      	str	r3, [r2, #48]	; 0x30
 8000b74:	4b21      	ldr	r3, [pc, #132]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b78:	f003 0301 	and.w	r3, r3, #1
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b80:	2300      	movs	r3, #0
 8000b82:	60bb      	str	r3, [r7, #8]
 8000b84:	4b1d      	ldr	r3, [pc, #116]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b88:	4a1c      	ldr	r2, [pc, #112]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b8a:	f043 0304 	orr.w	r3, r3, #4
 8000b8e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b90:	4b1a      	ldr	r3, [pc, #104]	; (8000bfc <HAL_SPI_MspInit+0x1c0>)
 8000b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b94:	f003 0304 	and.w	r3, r3, #4
 8000b98:	60bb      	str	r3, [r7, #8]
 8000b9a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000b9c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ba0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000baa:	2303      	movs	r3, #3
 8000bac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bae:	2306      	movs	r3, #6
 8000bb0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4814      	ldr	r0, [pc, #80]	; (8000c0c <HAL_SPI_MspInit+0x1d0>)
 8000bba:	f000 fc6d 	bl	8001498 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000bbe:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000bc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bcc:	2303      	movs	r3, #3
 8000bce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bd0:	2306      	movs	r3, #6
 8000bd2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bd8:	4619      	mov	r1, r3
 8000bda:	480d      	ldr	r0, [pc, #52]	; (8000c10 <HAL_SPI_MspInit+0x1d4>)
 8000bdc:	f000 fc5c 	bl	8001498 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8000be0:	2200      	movs	r2, #0
 8000be2:	2100      	movs	r1, #0
 8000be4:	2033      	movs	r0, #51	; 0x33
 8000be6:	f000 fbfe 	bl	80013e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000bea:	2033      	movs	r0, #51	; 0x33
 8000bec:	f000 fc17 	bl	800141e <HAL_NVIC_EnableIRQ>
}
 8000bf0:	bf00      	nop
 8000bf2:	3738      	adds	r7, #56	; 0x38
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	40013000 	.word	0x40013000
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020400 	.word	0x40020400
 8000c04:	40003800 	.word	0x40003800
 8000c08:	40003c00 	.word	0x40003c00
 8000c0c:	40020000 	.word	0x40020000
 8000c10:	40020800 	.word	0x40020800

08000c14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <HAL_MspInit+0x4c>)
 8000c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c22:	4a0f      	ldr	r2, [pc, #60]	; (8000c60 <HAL_MspInit+0x4c>)
 8000c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c28:	6453      	str	r3, [r2, #68]	; 0x44
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	; (8000c60 <HAL_MspInit+0x4c>)
 8000c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	603b      	str	r3, [r7, #0]
 8000c3a:	4b09      	ldr	r3, [pc, #36]	; (8000c60 <HAL_MspInit+0x4c>)
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3e:	4a08      	ldr	r2, [pc, #32]	; (8000c60 <HAL_MspInit+0x4c>)
 8000c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c44:	6413      	str	r3, [r2, #64]	; 0x40
 8000c46:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <HAL_MspInit+0x4c>)
 8000c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c4e:	603b      	str	r3, [r7, #0]
 8000c50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c52:	bf00      	nop
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	40023800 	.word	0x40023800

08000c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c68:	e7fe      	b.n	8000c68 <NMI_Handler+0x4>

08000c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6e:	e7fe      	b.n	8000c6e <HardFault_Handler+0x4>

08000c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c74:	e7fe      	b.n	8000c74 <MemManage_Handler+0x4>

08000c76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7a:	e7fe      	b.n	8000c7a <BusFault_Handler+0x4>

08000c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <UsageFault_Handler+0x4>

08000c82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb0:	f000 fa7a 	bl	80011a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000cbc:	2008      	movs	r0, #8
 8000cbe:	f000 fdbb 	bl	8001838 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  flag_receive_frame = 1;
 8000cc2:	4b05      	ldr	r3, [pc, #20]	; (8000cd8 <EXTI3_IRQHandler+0x20>)
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	701a      	strb	r2, [r3, #0]
  ext3_cnt++;
 8000cc8:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <EXTI3_IRQHandler+0x24>)
 8000cca:	881b      	ldrh	r3, [r3, #0]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	4b02      	ldr	r3, [pc, #8]	; (8000cdc <EXTI3_IRQHandler+0x24>)
 8000cd2:	801a      	strh	r2, [r3, #0]
//  mcp2518fd_receive();

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000139 	.word	0x20000139
 8000cdc:	20000258 	.word	0x20000258

08000ce0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000ce4:	2010      	movs	r0, #16
 8000ce6:	f000 fda7 	bl	8001838 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
//  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
  counter_btn++;
 8000cea:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <EXTI4_IRQHandler+0x20>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	4a03      	ldr	r2, [pc, #12]	; (8000d00 <EXTI4_IRQHandler+0x20>)
 8000cf2:	6013      	str	r3, [r2, #0]
  flag_send_frame = 1;
 8000cf4:	4b03      	ldr	r3, [pc, #12]	; (8000d04 <EXTI4_IRQHandler+0x24>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000250 	.word	0x20000250
 8000d04:	20000138 	.word	0x20000138

08000d08 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000d0c:	2080      	movs	r0, #128	; 0x80
 8000d0e:	f000 fd93 	bl	8001838 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  ext5_cnt++;
 8000d12:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <EXTI9_5_IRQHandler+0x18>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	3301      	adds	r3, #1
 8000d18:	4a01      	ldr	r2, [pc, #4]	; (8000d20 <EXTI9_5_IRQHandler+0x18>)
 8000d1a:	6013      	str	r3, [r2, #0]
//  mcp2518fd_receive();

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	2000025c 	.word	0x2000025c

08000d24 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000d28:	4802      	ldr	r0, [pc, #8]	; (8000d34 <SPI1_IRQHandler+0x10>)
 8000d2a:	f001 fd2b 	bl	8002784 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */
//  HAL_SPI_Receive_IT(&hspi1, RX_Buffer, BUFFER_SIZE);

  /* USER CODE END SPI1_IRQn 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	2000013c 	.word	0x2000013c

08000d38 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000d3c:	4802      	ldr	r0, [pc, #8]	; (8000d48 <SPI2_IRQHandler+0x10>)
 8000d3e:	f001 fd21 	bl	8002784 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000194 	.word	0x20000194

08000d4c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000d4c:	b5b0      	push	{r4, r5, r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000d50:	4810      	ldr	r0, [pc, #64]	; (8000d94 <TIM8_TRG_COM_TIM14_IRQHandler+0x48>)
 8000d52:	f002 f9e9 	bl	8003128 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */
	if(counter_timer >= 100000) {
 8000d56:	4b10      	ldr	r3, [pc, #64]	; (8000d98 <TIM8_TRG_COM_TIM14_IRQHandler+0x4c>)
 8000d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d5c:	490f      	ldr	r1, [pc, #60]	; (8000d9c <TIM8_TRG_COM_TIM14_IRQHandler+0x50>)
 8000d5e:	428a      	cmp	r2, r1
 8000d60:	f173 0300 	sbcs.w	r3, r3, #0
 8000d64:	d30b      	bcc.n	8000d7e <TIM8_TRG_COM_TIM14_IRQHandler+0x32>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000d66:	2140      	movs	r1, #64	; 0x40
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <TIM8_TRG_COM_TIM14_IRQHandler+0x54>)
 8000d6a:	f000 fd4a 	bl	8001802 <HAL_GPIO_TogglePin>
	  counter_timer = 0;
 8000d6e:	490a      	ldr	r1, [pc, #40]	; (8000d98 <TIM8_TRG_COM_TIM14_IRQHandler+0x4c>)
 8000d70:	f04f 0200 	mov.w	r2, #0
 8000d74:	f04f 0300 	mov.w	r3, #0
 8000d78:	e9c1 2300 	strd	r2, r3, [r1]
	else {
	  counter_timer++;
	}

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000d7c:	e008      	b.n	8000d90 <TIM8_TRG_COM_TIM14_IRQHandler+0x44>
	  counter_timer++;
 8000d7e:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <TIM8_TRG_COM_TIM14_IRQHandler+0x4c>)
 8000d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d84:	1c54      	adds	r4, r2, #1
 8000d86:	f143 0500 	adc.w	r5, r3, #0
 8000d8a:	4b03      	ldr	r3, [pc, #12]	; (8000d98 <TIM8_TRG_COM_TIM14_IRQHandler+0x4c>)
 8000d8c:	e9c3 4500 	strd	r4, r5, [r3]
}
 8000d90:	bf00      	nop
 8000d92:	bdb0      	pop	{r4, r5, r7, pc}
 8000d94:	200002ac 	.word	0x200002ac
 8000d98:	20000248 	.word	0x20000248
 8000d9c:	000186a0 	.word	0x000186a0
 8000da0:	40020000 	.word	0x40020000

08000da4 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000da8:	4807      	ldr	r0, [pc, #28]	; (8000dc8 <SPI3_IRQHandler+0x24>)
 8000daa:	f001 fceb 	bl	8002784 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */
  spi3_cnt++;
 8000dae:	4b07      	ldr	r3, [pc, #28]	; (8000dcc <SPI3_IRQHandler+0x28>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	3301      	adds	r3, #1
 8000db4:	4a05      	ldr	r2, [pc, #20]	; (8000dcc <SPI3_IRQHandler+0x28>)
 8000db6:	6013      	str	r3, [r2, #0]
//  HAL_SPI_Receive_IT(&hspi3, &RX_data, sizeof(RX_data));
//  HAL_SPI_Receive_IT(&hspi3, &RX_data, 1);
  HAL_SPI_Receive_IT(&hspi3, (uint8_t*)RX_Buffer, sizeof(RX_Buffer));
 8000db8:	2264      	movs	r2, #100	; 0x64
 8000dba:	4905      	ldr	r1, [pc, #20]	; (8000dd0 <SPI3_IRQHandler+0x2c>)
 8000dbc:	4802      	ldr	r0, [pc, #8]	; (8000dc8 <SPI3_IRQHandler+0x24>)
 8000dbe:	f001 fbaf 	bl	8002520 <HAL_SPI_Receive_IT>
//  HAL_SPI_Receive(&hspi3, RX_Buffer, sizeof(RX_Buffer), 1000);
//  RX_Buffer[RX_index] = *ptr_rx;
//  RX_index++;

  /* USER CODE END SPI3_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200001ec 	.word	0x200001ec
 8000dcc:	20000254 	.word	0x20000254
 8000dd0:	200000d4 	.word	0x200000d4

08000dd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  return 1;
 8000dd8:	2301      	movs	r3, #1
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <_kill>:

int _kill(int pid, int sig)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000dee:	f005 f8eb 	bl	8005fc8 <__errno>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2216      	movs	r2, #22
 8000df6:	601a      	str	r2, [r3, #0]
  return -1;
 8000df8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <_exit>:

void _exit (int status)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f7ff ffe7 	bl	8000de4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e16:	e7fe      	b.n	8000e16 <_exit+0x12>

08000e18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
 8000e28:	e00a      	b.n	8000e40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e2a:	f3af 8000 	nop.w
 8000e2e:	4601      	mov	r1, r0
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	1c5a      	adds	r2, r3, #1
 8000e34:	60ba      	str	r2, [r7, #8]
 8000e36:	b2ca      	uxtb	r2, r1
 8000e38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	617b      	str	r3, [r7, #20]
 8000e40:	697a      	ldr	r2, [r7, #20]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	dbf0      	blt.n	8000e2a <_read+0x12>
  }

  return len;
 8000e48:	687b      	ldr	r3, [r7, #4]
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3718      	adds	r7, #24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b086      	sub	sp, #24
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	60f8      	str	r0, [r7, #12]
 8000e5a:	60b9      	str	r1, [r7, #8]
 8000e5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
 8000e62:	e009      	b.n	8000e78 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	1c5a      	adds	r2, r3, #1
 8000e68:	60ba      	str	r2, [r7, #8]
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	3301      	adds	r3, #1
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	697a      	ldr	r2, [r7, #20]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	dbf1      	blt.n	8000e64 <_write+0x12>
  }
  return len;
 8000e80:	687b      	ldr	r3, [r7, #4]
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3718      	adds	r7, #24
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <_close>:

int _close(int file)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	b083      	sub	sp, #12
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr

08000ea2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	b083      	sub	sp, #12
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
 8000eaa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000eb2:	605a      	str	r2, [r3, #4]
  return 0;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <_isatty>:

int _isatty(int file)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	b083      	sub	sp, #12
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eca:	2301      	movs	r3, #1
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr

08000ed8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3714      	adds	r7, #20
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
	...

08000ef4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000efc:	4a14      	ldr	r2, [pc, #80]	; (8000f50 <_sbrk+0x5c>)
 8000efe:	4b15      	ldr	r3, [pc, #84]	; (8000f54 <_sbrk+0x60>)
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f08:	4b13      	ldr	r3, [pc, #76]	; (8000f58 <_sbrk+0x64>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d102      	bne.n	8000f16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f10:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <_sbrk+0x64>)
 8000f12:	4a12      	ldr	r2, [pc, #72]	; (8000f5c <_sbrk+0x68>)
 8000f14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f16:	4b10      	ldr	r3, [pc, #64]	; (8000f58 <_sbrk+0x64>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d207      	bcs.n	8000f34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f24:	f005 f850 	bl	8005fc8 <__errno>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	220c      	movs	r2, #12
 8000f2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f32:	e009      	b.n	8000f48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f34:	4b08      	ldr	r3, [pc, #32]	; (8000f58 <_sbrk+0x64>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f3a:	4b07      	ldr	r3, [pc, #28]	; (8000f58 <_sbrk+0x64>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	4a05      	ldr	r2, [pc, #20]	; (8000f58 <_sbrk+0x64>)
 8000f44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f46:	68fb      	ldr	r3, [r7, #12]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20020000 	.word	0x20020000
 8000f54:	00000400 	.word	0x00000400
 8000f58:	20000260 	.word	0x20000260
 8000f5c:	200005d0 	.word	0x200005d0

08000f60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f64:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <SystemInit+0x20>)
 8000f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f6a:	4a05      	ldr	r2, [pc, #20]	; (8000f80 <SystemInit+0x20>)
 8000f6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <MX_TIM7_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim14;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000f92:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <MX_TIM7_Init+0x64>)
 8000f94:	4a15      	ldr	r2, [pc, #84]	; (8000fec <MX_TIM7_Init+0x68>)
 8000f96:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8000f98:	4b13      	ldr	r3, [pc, #76]	; (8000fe8 <MX_TIM7_Init+0x64>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f9e:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <MX_TIM7_Init+0x64>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000fa4:	4b10      	ldr	r3, [pc, #64]	; (8000fe8 <MX_TIM7_Init+0x64>)
 8000fa6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000faa:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fac:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <MX_TIM7_Init+0x64>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000fb2:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <MX_TIM7_Init+0x64>)
 8000fb4:	f001 fff9 	bl	8002faa <HAL_TIM_Base_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000fbe:	f7ff fc99 	bl	80008f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000fca:	463b      	mov	r3, r7
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4806      	ldr	r0, [pc, #24]	; (8000fe8 <MX_TIM7_Init+0x64>)
 8000fd0:	f002 fa7a 	bl	80034c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000fda:	f7ff fc8b 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000fde:	bf00      	nop
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000264 	.word	0x20000264
 8000fec:	40001400 	.word	0x40001400

08000ff0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ff4:	4b0d      	ldr	r3, [pc, #52]	; (800102c <MX_TIM14_Init+0x3c>)
 8000ff6:	4a0e      	ldr	r2, [pc, #56]	; (8001030 <MX_TIM14_Init+0x40>)
 8000ff8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1-1;
 8000ffa:	4b0c      	ldr	r3, [pc, #48]	; (800102c <MX_TIM14_Init+0x3c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001000:	4b0a      	ldr	r3, [pc, #40]	; (800102c <MX_TIM14_Init+0x3c>)
 8001002:	2200      	movs	r2, #0
 8001004:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 84-1;
 8001006:	4b09      	ldr	r3, [pc, #36]	; (800102c <MX_TIM14_Init+0x3c>)
 8001008:	2253      	movs	r2, #83	; 0x53
 800100a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800100c:	4b07      	ldr	r3, [pc, #28]	; (800102c <MX_TIM14_Init+0x3c>)
 800100e:	2200      	movs	r2, #0
 8001010:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001012:	4b06      	ldr	r3, [pc, #24]	; (800102c <MX_TIM14_Init+0x3c>)
 8001014:	2200      	movs	r2, #0
 8001016:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001018:	4804      	ldr	r0, [pc, #16]	; (800102c <MX_TIM14_Init+0x3c>)
 800101a:	f001 ffc6 	bl	8002faa <HAL_TIM_Base_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8001024:	f7ff fc66 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	200002ac 	.word	0x200002ac
 8001030:	40002000 	.word	0x40002000

08001034 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a18      	ldr	r2, [pc, #96]	; (80010a4 <HAL_TIM_Base_MspInit+0x70>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d10e      	bne.n	8001064 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b17      	ldr	r3, [pc, #92]	; (80010a8 <HAL_TIM_Base_MspInit+0x74>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	4a16      	ldr	r2, [pc, #88]	; (80010a8 <HAL_TIM_Base_MspInit+0x74>)
 8001050:	f043 0320 	orr.w	r3, r3, #32
 8001054:	6413      	str	r3, [r2, #64]	; 0x40
 8001056:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <HAL_TIM_Base_MspInit+0x74>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105a:	f003 0320 	and.w	r3, r3, #32
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8001062:	e01a      	b.n	800109a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM14)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a10      	ldr	r2, [pc, #64]	; (80010ac <HAL_TIM_Base_MspInit+0x78>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d115      	bne.n	800109a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <HAL_TIM_Base_MspInit+0x74>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001076:	4a0c      	ldr	r2, [pc, #48]	; (80010a8 <HAL_TIM_Base_MspInit+0x74>)
 8001078:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800107c:	6413      	str	r3, [r2, #64]	; 0x40
 800107e:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <HAL_TIM_Base_MspInit+0x74>)
 8001080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001086:	60bb      	str	r3, [r7, #8]
 8001088:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2100      	movs	r1, #0
 800108e:	202d      	movs	r0, #45	; 0x2d
 8001090:	f000 f9a9 	bl	80013e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001094:	202d      	movs	r0, #45	; 0x2d
 8001096:	f000 f9c2 	bl	800141e <HAL_NVIC_EnableIRQ>
}
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40001400 	.word	0x40001400
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40002000 	.word	0x40002000

080010b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80010b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010b4:	480d      	ldr	r0, [pc, #52]	; (80010ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80010b6:	490e      	ldr	r1, [pc, #56]	; (80010f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80010b8:	4a0e      	ldr	r2, [pc, #56]	; (80010f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010bc:	e002      	b.n	80010c4 <LoopCopyDataInit>

080010be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010c2:	3304      	adds	r3, #4

080010c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010c8:	d3f9      	bcc.n	80010be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ca:	4a0b      	ldr	r2, [pc, #44]	; (80010f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80010cc:	4c0b      	ldr	r4, [pc, #44]	; (80010fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80010ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010d0:	e001      	b.n	80010d6 <LoopFillZerobss>

080010d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d4:	3204      	adds	r2, #4

080010d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010d8:	d3fb      	bcc.n	80010d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010da:	f7ff ff41 	bl	8000f60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010de:	f004 ff79 	bl	8005fd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010e2:	f7ff fb21 	bl	8000728 <main>
  bx  lr    
 80010e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80010e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f0:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 80010f4:	08006ed8 	.word	0x08006ed8
  ldr r2, =_sbss
 80010f8:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 80010fc:	200005d0 	.word	0x200005d0

08001100 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001100:	e7fe      	b.n	8001100 <ADC_IRQHandler>
	...

08001104 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001108:	4b0e      	ldr	r3, [pc, #56]	; (8001144 <HAL_Init+0x40>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a0d      	ldr	r2, [pc, #52]	; (8001144 <HAL_Init+0x40>)
 800110e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001112:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001114:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <HAL_Init+0x40>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a0a      	ldr	r2, [pc, #40]	; (8001144 <HAL_Init+0x40>)
 800111a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800111e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001120:	4b08      	ldr	r3, [pc, #32]	; (8001144 <HAL_Init+0x40>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a07      	ldr	r2, [pc, #28]	; (8001144 <HAL_Init+0x40>)
 8001126:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800112a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800112c:	2003      	movs	r0, #3
 800112e:	f000 f94f 	bl	80013d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001132:	200f      	movs	r0, #15
 8001134:	f000 f808 	bl	8001148 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001138:	f7ff fd6c 	bl	8000c14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800113c:	2300      	movs	r3, #0
}
 800113e:	4618      	mov	r0, r3
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40023c00 	.word	0x40023c00

08001148 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <HAL_InitTick+0x54>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <HAL_InitTick+0x58>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4619      	mov	r1, r3
 800115a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800115e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001162:	fbb2 f3f3 	udiv	r3, r2, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f967 	bl	800143a <HAL_SYSTICK_Config>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e00e      	b.n	8001194 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b0f      	cmp	r3, #15
 800117a:	d80a      	bhi.n	8001192 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800117c:	2200      	movs	r2, #0
 800117e:	6879      	ldr	r1, [r7, #4]
 8001180:	f04f 30ff 	mov.w	r0, #4294967295
 8001184:	f000 f92f 	bl	80013e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001188:	4a06      	ldr	r2, [pc, #24]	; (80011a4 <HAL_InitTick+0x5c>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800118e:	2300      	movs	r3, #0
 8001190:	e000      	b.n	8001194 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000008 	.word	0x20000008
 80011a4:	20000004 	.word	0x20000004

080011a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_IncTick+0x20>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b06      	ldr	r3, [pc, #24]	; (80011cc <HAL_IncTick+0x24>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4413      	add	r3, r2
 80011b8:	4a04      	ldr	r2, [pc, #16]	; (80011cc <HAL_IncTick+0x24>)
 80011ba:	6013      	str	r3, [r2, #0]
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	20000008 	.word	0x20000008
 80011cc:	200002f4 	.word	0x200002f4

080011d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return uwTick;
 80011d4:	4b03      	ldr	r3, [pc, #12]	; (80011e4 <HAL_GetTick+0x14>)
 80011d6:	681b      	ldr	r3, [r3, #0]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	200002f4 	.word	0x200002f4

080011e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011f0:	f7ff ffee 	bl	80011d0 <HAL_GetTick>
 80011f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001200:	d005      	beq.n	800120e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001202:	4b0a      	ldr	r3, [pc, #40]	; (800122c <HAL_Delay+0x44>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	4413      	add	r3, r2
 800120c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800120e:	bf00      	nop
 8001210:	f7ff ffde 	bl	80011d0 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	429a      	cmp	r2, r3
 800121e:	d8f7      	bhi.n	8001210 <HAL_Delay+0x28>
  {
  }
}
 8001220:	bf00      	nop
 8001222:	bf00      	nop
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000008 	.word	0x20000008

08001230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f003 0307 	and.w	r3, r3, #7
 800123e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <__NVIC_SetPriorityGrouping+0x44>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800124c:	4013      	ands	r3, r2
 800124e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001258:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800125c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001262:	4a04      	ldr	r2, [pc, #16]	; (8001274 <__NVIC_SetPriorityGrouping+0x44>)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	60d3      	str	r3, [r2, #12]
}
 8001268:	bf00      	nop
 800126a:	3714      	adds	r7, #20
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800127c:	4b04      	ldr	r3, [pc, #16]	; (8001290 <__NVIC_GetPriorityGrouping+0x18>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	0a1b      	lsrs	r3, r3, #8
 8001282:	f003 0307 	and.w	r3, r3, #7
}
 8001286:	4618      	mov	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	db0b      	blt.n	80012be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	f003 021f 	and.w	r2, r3, #31
 80012ac:	4907      	ldr	r1, [pc, #28]	; (80012cc <__NVIC_EnableIRQ+0x38>)
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	095b      	lsrs	r3, r3, #5
 80012b4:	2001      	movs	r0, #1
 80012b6:	fa00 f202 	lsl.w	r2, r0, r2
 80012ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	e000e100 	.word	0xe000e100

080012d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	6039      	str	r1, [r7, #0]
 80012da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	db0a      	blt.n	80012fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	490c      	ldr	r1, [pc, #48]	; (800131c <__NVIC_SetPriority+0x4c>)
 80012ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ee:	0112      	lsls	r2, r2, #4
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	440b      	add	r3, r1
 80012f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012f8:	e00a      	b.n	8001310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	4908      	ldr	r1, [pc, #32]	; (8001320 <__NVIC_SetPriority+0x50>)
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	f003 030f 	and.w	r3, r3, #15
 8001306:	3b04      	subs	r3, #4
 8001308:	0112      	lsls	r2, r2, #4
 800130a:	b2d2      	uxtb	r2, r2
 800130c:	440b      	add	r3, r1
 800130e:	761a      	strb	r2, [r3, #24]
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	e000e100 	.word	0xe000e100
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001324:	b480      	push	{r7}
 8001326:	b089      	sub	sp, #36	; 0x24
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	f1c3 0307 	rsb	r3, r3, #7
 800133e:	2b04      	cmp	r3, #4
 8001340:	bf28      	it	cs
 8001342:	2304      	movcs	r3, #4
 8001344:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	3304      	adds	r3, #4
 800134a:	2b06      	cmp	r3, #6
 800134c:	d902      	bls.n	8001354 <NVIC_EncodePriority+0x30>
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	3b03      	subs	r3, #3
 8001352:	e000      	b.n	8001356 <NVIC_EncodePriority+0x32>
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001358:	f04f 32ff 	mov.w	r2, #4294967295
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	43da      	mvns	r2, r3
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	401a      	ands	r2, r3
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800136c:	f04f 31ff 	mov.w	r1, #4294967295
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	fa01 f303 	lsl.w	r3, r1, r3
 8001376:	43d9      	mvns	r1, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800137c:	4313      	orrs	r3, r2
         );
}
 800137e:	4618      	mov	r0, r3
 8001380:	3724      	adds	r7, #36	; 0x24
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
	...

0800138c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3b01      	subs	r3, #1
 8001398:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800139c:	d301      	bcc.n	80013a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800139e:	2301      	movs	r3, #1
 80013a0:	e00f      	b.n	80013c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013a2:	4a0a      	ldr	r2, [pc, #40]	; (80013cc <SysTick_Config+0x40>)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3b01      	subs	r3, #1
 80013a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013aa:	210f      	movs	r1, #15
 80013ac:	f04f 30ff 	mov.w	r0, #4294967295
 80013b0:	f7ff ff8e 	bl	80012d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <SysTick_Config+0x40>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ba:	4b04      	ldr	r3, [pc, #16]	; (80013cc <SysTick_Config+0x40>)
 80013bc:	2207      	movs	r2, #7
 80013be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	e000e010 	.word	0xe000e010

080013d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ff29 	bl	8001230 <__NVIC_SetPriorityGrouping>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b086      	sub	sp, #24
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	4603      	mov	r3, r0
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
 80013f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013f8:	f7ff ff3e 	bl	8001278 <__NVIC_GetPriorityGrouping>
 80013fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	68b9      	ldr	r1, [r7, #8]
 8001402:	6978      	ldr	r0, [r7, #20]
 8001404:	f7ff ff8e 	bl	8001324 <NVIC_EncodePriority>
 8001408:	4602      	mov	r2, r0
 800140a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800140e:	4611      	mov	r1, r2
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff ff5d 	bl	80012d0 <__NVIC_SetPriority>
}
 8001416:	bf00      	nop
 8001418:	3718      	adds	r7, #24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b082      	sub	sp, #8
 8001422:	af00      	add	r7, sp, #0
 8001424:	4603      	mov	r3, r0
 8001426:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff ff31 	bl	8001294 <__NVIC_EnableIRQ>
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800143a:	b580      	push	{r7, lr}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff ffa2 	bl	800138c <SysTick_Config>
 8001448:	4603      	mov	r3, r0
}
 800144a:	4618      	mov	r0, r3
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001452:	b480      	push	{r7}
 8001454:	b083      	sub	sp, #12
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d004      	beq.n	8001470 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2280      	movs	r2, #128	; 0x80
 800146a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e00c      	b.n	800148a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2205      	movs	r2, #5
 8001474:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f022 0201 	bic.w	r2, r2, #1
 8001486:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
	...

08001498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001498:	b480      	push	{r7}
 800149a:	b089      	sub	sp, #36	; 0x24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
 80014b2:	e16b      	b.n	800178c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014b4:	2201      	movs	r2, #1
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	697a      	ldr	r2, [r7, #20]
 80014c4:	4013      	ands	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	f040 815a 	bne.w	8001786 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d005      	beq.n	80014ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d130      	bne.n	800154c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	2203      	movs	r2, #3
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43db      	mvns	r3, r3
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	4013      	ands	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	68da      	ldr	r2, [r3, #12]
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4313      	orrs	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001520:	2201      	movs	r2, #1
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	091b      	lsrs	r3, r3, #4
 8001536:	f003 0201 	and.w	r2, r3, #1
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4313      	orrs	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f003 0303 	and.w	r3, r3, #3
 8001554:	2b03      	cmp	r3, #3
 8001556:	d017      	beq.n	8001588 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	2203      	movs	r2, #3
 8001564:	fa02 f303 	lsl.w	r3, r2, r3
 8001568:	43db      	mvns	r3, r3
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	4013      	ands	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	689a      	ldr	r2, [r3, #8]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	4313      	orrs	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f003 0303 	and.w	r3, r3, #3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d123      	bne.n	80015dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	08da      	lsrs	r2, r3, #3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3208      	adds	r2, #8
 800159c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	f003 0307 	and.w	r3, r3, #7
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	220f      	movs	r2, #15
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	43db      	mvns	r3, r3
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	4013      	ands	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	691a      	ldr	r2, [r3, #16]
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	08da      	lsrs	r2, r3, #3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	3208      	adds	r2, #8
 80015d6:	69b9      	ldr	r1, [r7, #24]
 80015d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	2203      	movs	r2, #3
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	43db      	mvns	r3, r3
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	4013      	ands	r3, r2
 80015f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f003 0203 	and.w	r2, r3, #3
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	4313      	orrs	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001618:	2b00      	cmp	r3, #0
 800161a:	f000 80b4 	beq.w	8001786 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	4b60      	ldr	r3, [pc, #384]	; (80017a4 <HAL_GPIO_Init+0x30c>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001626:	4a5f      	ldr	r2, [pc, #380]	; (80017a4 <HAL_GPIO_Init+0x30c>)
 8001628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800162c:	6453      	str	r3, [r2, #68]	; 0x44
 800162e:	4b5d      	ldr	r3, [pc, #372]	; (80017a4 <HAL_GPIO_Init+0x30c>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800163a:	4a5b      	ldr	r2, [pc, #364]	; (80017a8 <HAL_GPIO_Init+0x310>)
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	089b      	lsrs	r3, r3, #2
 8001640:	3302      	adds	r3, #2
 8001642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001646:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	f003 0303 	and.w	r3, r3, #3
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	220f      	movs	r2, #15
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	43db      	mvns	r3, r3
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	4013      	ands	r3, r2
 800165c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a52      	ldr	r2, [pc, #328]	; (80017ac <HAL_GPIO_Init+0x314>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d02b      	beq.n	80016be <HAL_GPIO_Init+0x226>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a51      	ldr	r2, [pc, #324]	; (80017b0 <HAL_GPIO_Init+0x318>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d025      	beq.n	80016ba <HAL_GPIO_Init+0x222>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a50      	ldr	r2, [pc, #320]	; (80017b4 <HAL_GPIO_Init+0x31c>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d01f      	beq.n	80016b6 <HAL_GPIO_Init+0x21e>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a4f      	ldr	r2, [pc, #316]	; (80017b8 <HAL_GPIO_Init+0x320>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d019      	beq.n	80016b2 <HAL_GPIO_Init+0x21a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a4e      	ldr	r2, [pc, #312]	; (80017bc <HAL_GPIO_Init+0x324>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d013      	beq.n	80016ae <HAL_GPIO_Init+0x216>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a4d      	ldr	r2, [pc, #308]	; (80017c0 <HAL_GPIO_Init+0x328>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d00d      	beq.n	80016aa <HAL_GPIO_Init+0x212>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a4c      	ldr	r2, [pc, #304]	; (80017c4 <HAL_GPIO_Init+0x32c>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d007      	beq.n	80016a6 <HAL_GPIO_Init+0x20e>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a4b      	ldr	r2, [pc, #300]	; (80017c8 <HAL_GPIO_Init+0x330>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d101      	bne.n	80016a2 <HAL_GPIO_Init+0x20a>
 800169e:	2307      	movs	r3, #7
 80016a0:	e00e      	b.n	80016c0 <HAL_GPIO_Init+0x228>
 80016a2:	2308      	movs	r3, #8
 80016a4:	e00c      	b.n	80016c0 <HAL_GPIO_Init+0x228>
 80016a6:	2306      	movs	r3, #6
 80016a8:	e00a      	b.n	80016c0 <HAL_GPIO_Init+0x228>
 80016aa:	2305      	movs	r3, #5
 80016ac:	e008      	b.n	80016c0 <HAL_GPIO_Init+0x228>
 80016ae:	2304      	movs	r3, #4
 80016b0:	e006      	b.n	80016c0 <HAL_GPIO_Init+0x228>
 80016b2:	2303      	movs	r3, #3
 80016b4:	e004      	b.n	80016c0 <HAL_GPIO_Init+0x228>
 80016b6:	2302      	movs	r3, #2
 80016b8:	e002      	b.n	80016c0 <HAL_GPIO_Init+0x228>
 80016ba:	2301      	movs	r3, #1
 80016bc:	e000      	b.n	80016c0 <HAL_GPIO_Init+0x228>
 80016be:	2300      	movs	r3, #0
 80016c0:	69fa      	ldr	r2, [r7, #28]
 80016c2:	f002 0203 	and.w	r2, r2, #3
 80016c6:	0092      	lsls	r2, r2, #2
 80016c8:	4093      	lsls	r3, r2
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016d0:	4935      	ldr	r1, [pc, #212]	; (80017a8 <HAL_GPIO_Init+0x310>)
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	089b      	lsrs	r3, r3, #2
 80016d6:	3302      	adds	r3, #2
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016de:	4b3b      	ldr	r3, [pc, #236]	; (80017cc <HAL_GPIO_Init+0x334>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	43db      	mvns	r3, r3
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	4013      	ands	r3, r2
 80016ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d003      	beq.n	8001702 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	4313      	orrs	r3, r2
 8001700:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001702:	4a32      	ldr	r2, [pc, #200]	; (80017cc <HAL_GPIO_Init+0x334>)
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001708:	4b30      	ldr	r3, [pc, #192]	; (80017cc <HAL_GPIO_Init+0x334>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	43db      	mvns	r3, r3
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	4013      	ands	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d003      	beq.n	800172c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	4313      	orrs	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800172c:	4a27      	ldr	r2, [pc, #156]	; (80017cc <HAL_GPIO_Init+0x334>)
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001732:	4b26      	ldr	r3, [pc, #152]	; (80017cc <HAL_GPIO_Init+0x334>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	43db      	mvns	r3, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4013      	ands	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d003      	beq.n	8001756 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4313      	orrs	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001756:	4a1d      	ldr	r2, [pc, #116]	; (80017cc <HAL_GPIO_Init+0x334>)
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800175c:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <HAL_GPIO_Init+0x334>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	43db      	mvns	r3, r3
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	4013      	ands	r3, r2
 800176a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	4313      	orrs	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001780:	4a12      	ldr	r2, [pc, #72]	; (80017cc <HAL_GPIO_Init+0x334>)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3301      	adds	r3, #1
 800178a:	61fb      	str	r3, [r7, #28]
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	2b0f      	cmp	r3, #15
 8001790:	f67f ae90 	bls.w	80014b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001794:	bf00      	nop
 8001796:	bf00      	nop
 8001798:	3724      	adds	r7, #36	; 0x24
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40013800 	.word	0x40013800
 80017ac:	40020000 	.word	0x40020000
 80017b0:	40020400 	.word	0x40020400
 80017b4:	40020800 	.word	0x40020800
 80017b8:	40020c00 	.word	0x40020c00
 80017bc:	40021000 	.word	0x40021000
 80017c0:	40021400 	.word	0x40021400
 80017c4:	40021800 	.word	0x40021800
 80017c8:	40021c00 	.word	0x40021c00
 80017cc:	40013c00 	.word	0x40013c00

080017d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	807b      	strh	r3, [r7, #2]
 80017dc:	4613      	mov	r3, r2
 80017de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017e0:	787b      	ldrb	r3, [r7, #1]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d003      	beq.n	80017ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017e6:	887a      	ldrh	r2, [r7, #2]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017ec:	e003      	b.n	80017f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017ee:	887b      	ldrh	r3, [r7, #2]
 80017f0:	041a      	lsls	r2, r3, #16
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	619a      	str	r2, [r3, #24]
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001802:	b480      	push	{r7}
 8001804:	b085      	sub	sp, #20
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
 800180a:	460b      	mov	r3, r1
 800180c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001814:	887a      	ldrh	r2, [r7, #2]
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	4013      	ands	r3, r2
 800181a:	041a      	lsls	r2, r3, #16
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	43d9      	mvns	r1, r3
 8001820:	887b      	ldrh	r3, [r7, #2]
 8001822:	400b      	ands	r3, r1
 8001824:	431a      	orrs	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	619a      	str	r2, [r3, #24]
}
 800182a:	bf00      	nop
 800182c:	3714      	adds	r7, #20
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
	...

08001838 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001844:	695a      	ldr	r2, [r3, #20]
 8001846:	88fb      	ldrh	r3, [r7, #6]
 8001848:	4013      	ands	r3, r2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d006      	beq.n	800185c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800184e:	4a05      	ldr	r2, [pc, #20]	; (8001864 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001850:	88fb      	ldrh	r3, [r7, #6]
 8001852:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001854:	88fb      	ldrh	r3, [r7, #6]
 8001856:	4618      	mov	r0, r3
 8001858:	f000 f806 	bl	8001868 <HAL_GPIO_EXTI_Callback>
  }
}
 800185c:	bf00      	nop
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40013c00 	.word	0x40013c00

08001868 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d101      	bne.n	8001892 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e267      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	2b00      	cmp	r3, #0
 800189c:	d075      	beq.n	800198a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800189e:	4b88      	ldr	r3, [pc, #544]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f003 030c 	and.w	r3, r3, #12
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	d00c      	beq.n	80018c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018aa:	4b85      	ldr	r3, [pc, #532]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80018b2:	2b08      	cmp	r3, #8
 80018b4:	d112      	bne.n	80018dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018b6:	4b82      	ldr	r3, [pc, #520]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018c2:	d10b      	bne.n	80018dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c4:	4b7e      	ldr	r3, [pc, #504]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d05b      	beq.n	8001988 <HAL_RCC_OscConfig+0x108>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d157      	bne.n	8001988 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e242      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018e4:	d106      	bne.n	80018f4 <HAL_RCC_OscConfig+0x74>
 80018e6:	4b76      	ldr	r3, [pc, #472]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a75      	ldr	r2, [pc, #468]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80018ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f0:	6013      	str	r3, [r2, #0]
 80018f2:	e01d      	b.n	8001930 <HAL_RCC_OscConfig+0xb0>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018fc:	d10c      	bne.n	8001918 <HAL_RCC_OscConfig+0x98>
 80018fe:	4b70      	ldr	r3, [pc, #448]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a6f      	ldr	r2, [pc, #444]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001904:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001908:	6013      	str	r3, [r2, #0]
 800190a:	4b6d      	ldr	r3, [pc, #436]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a6c      	ldr	r2, [pc, #432]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001914:	6013      	str	r3, [r2, #0]
 8001916:	e00b      	b.n	8001930 <HAL_RCC_OscConfig+0xb0>
 8001918:	4b69      	ldr	r3, [pc, #420]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a68      	ldr	r2, [pc, #416]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 800191e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	4b66      	ldr	r3, [pc, #408]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a65      	ldr	r2, [pc, #404]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 800192a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800192e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d013      	beq.n	8001960 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001938:	f7ff fc4a 	bl	80011d0 <HAL_GetTick>
 800193c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193e:	e008      	b.n	8001952 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001940:	f7ff fc46 	bl	80011d0 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b64      	cmp	r3, #100	; 0x64
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e207      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001952:	4b5b      	ldr	r3, [pc, #364]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d0f0      	beq.n	8001940 <HAL_RCC_OscConfig+0xc0>
 800195e:	e014      	b.n	800198a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001960:	f7ff fc36 	bl	80011d0 <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001968:	f7ff fc32 	bl	80011d0 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b64      	cmp	r3, #100	; 0x64
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e1f3      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800197a:	4b51      	ldr	r3, [pc, #324]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d1f0      	bne.n	8001968 <HAL_RCC_OscConfig+0xe8>
 8001986:	e000      	b.n	800198a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001988:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d063      	beq.n	8001a5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001996:	4b4a      	ldr	r3, [pc, #296]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f003 030c 	and.w	r3, r3, #12
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d00b      	beq.n	80019ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019a2:	4b47      	ldr	r3, [pc, #284]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019aa:	2b08      	cmp	r3, #8
 80019ac:	d11c      	bne.n	80019e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019ae:	4b44      	ldr	r3, [pc, #272]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d116      	bne.n	80019e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ba:	4b41      	ldr	r3, [pc, #260]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d005      	beq.n	80019d2 <HAL_RCC_OscConfig+0x152>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d001      	beq.n	80019d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e1c7      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d2:	4b3b      	ldr	r3, [pc, #236]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	691b      	ldr	r3, [r3, #16]
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	4937      	ldr	r1, [pc, #220]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e6:	e03a      	b.n	8001a5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d020      	beq.n	8001a32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019f0:	4b34      	ldr	r3, [pc, #208]	; (8001ac4 <HAL_RCC_OscConfig+0x244>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f6:	f7ff fbeb 	bl	80011d0 <HAL_GetTick>
 80019fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019fe:	f7ff fbe7 	bl	80011d0 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e1a8      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a10:	4b2b      	ldr	r3, [pc, #172]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0f0      	beq.n	80019fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a1c:	4b28      	ldr	r3, [pc, #160]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	691b      	ldr	r3, [r3, #16]
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	4925      	ldr	r1, [pc, #148]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	600b      	str	r3, [r1, #0]
 8001a30:	e015      	b.n	8001a5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a32:	4b24      	ldr	r3, [pc, #144]	; (8001ac4 <HAL_RCC_OscConfig+0x244>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a38:	f7ff fbca 	bl	80011d0 <HAL_GetTick>
 8001a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a3e:	e008      	b.n	8001a52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a40:	f7ff fbc6 	bl	80011d0 <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e187      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a52:	4b1b      	ldr	r3, [pc, #108]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1f0      	bne.n	8001a40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0308 	and.w	r3, r3, #8
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d036      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d016      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a72:	4b15      	ldr	r3, [pc, #84]	; (8001ac8 <HAL_RCC_OscConfig+0x248>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a78:	f7ff fbaa 	bl	80011d0 <HAL_GetTick>
 8001a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a80:	f7ff fba6 	bl	80011d0 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e167      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a92:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <HAL_RCC_OscConfig+0x240>)
 8001a94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d0f0      	beq.n	8001a80 <HAL_RCC_OscConfig+0x200>
 8001a9e:	e01b      	b.n	8001ad8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aa0:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <HAL_RCC_OscConfig+0x248>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa6:	f7ff fb93 	bl	80011d0 <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aac:	e00e      	b.n	8001acc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001aae:	f7ff fb8f 	bl	80011d0 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d907      	bls.n	8001acc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e150      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	42470000 	.word	0x42470000
 8001ac8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001acc:	4b88      	ldr	r3, [pc, #544]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001ace:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1ea      	bne.n	8001aae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0304 	and.w	r3, r3, #4
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	f000 8097 	beq.w	8001c14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aea:	4b81      	ldr	r3, [pc, #516]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10f      	bne.n	8001b16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	60bb      	str	r3, [r7, #8]
 8001afa:	4b7d      	ldr	r3, [pc, #500]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	4a7c      	ldr	r2, [pc, #496]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b04:	6413      	str	r3, [r2, #64]	; 0x40
 8001b06:	4b7a      	ldr	r3, [pc, #488]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b12:	2301      	movs	r3, #1
 8001b14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b16:	4b77      	ldr	r3, [pc, #476]	; (8001cf4 <HAL_RCC_OscConfig+0x474>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d118      	bne.n	8001b54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b22:	4b74      	ldr	r3, [pc, #464]	; (8001cf4 <HAL_RCC_OscConfig+0x474>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a73      	ldr	r2, [pc, #460]	; (8001cf4 <HAL_RCC_OscConfig+0x474>)
 8001b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b2e:	f7ff fb4f 	bl	80011d0 <HAL_GetTick>
 8001b32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b36:	f7ff fb4b 	bl	80011d0 <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e10c      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b48:	4b6a      	ldr	r3, [pc, #424]	; (8001cf4 <HAL_RCC_OscConfig+0x474>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d0f0      	beq.n	8001b36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d106      	bne.n	8001b6a <HAL_RCC_OscConfig+0x2ea>
 8001b5c:	4b64      	ldr	r3, [pc, #400]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b60:	4a63      	ldr	r2, [pc, #396]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	6713      	str	r3, [r2, #112]	; 0x70
 8001b68:	e01c      	b.n	8001ba4 <HAL_RCC_OscConfig+0x324>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	2b05      	cmp	r3, #5
 8001b70:	d10c      	bne.n	8001b8c <HAL_RCC_OscConfig+0x30c>
 8001b72:	4b5f      	ldr	r3, [pc, #380]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b76:	4a5e      	ldr	r2, [pc, #376]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b78:	f043 0304 	orr.w	r3, r3, #4
 8001b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b7e:	4b5c      	ldr	r3, [pc, #368]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b82:	4a5b      	ldr	r2, [pc, #364]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6713      	str	r3, [r2, #112]	; 0x70
 8001b8a:	e00b      	b.n	8001ba4 <HAL_RCC_OscConfig+0x324>
 8001b8c:	4b58      	ldr	r3, [pc, #352]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b90:	4a57      	ldr	r2, [pc, #348]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b92:	f023 0301 	bic.w	r3, r3, #1
 8001b96:	6713      	str	r3, [r2, #112]	; 0x70
 8001b98:	4b55      	ldr	r3, [pc, #340]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b9c:	4a54      	ldr	r2, [pc, #336]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001b9e:	f023 0304 	bic.w	r3, r3, #4
 8001ba2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d015      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bac:	f7ff fb10 	bl	80011d0 <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bb2:	e00a      	b.n	8001bca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bb4:	f7ff fb0c 	bl	80011d0 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e0cb      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bca:	4b49      	ldr	r3, [pc, #292]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d0ee      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x334>
 8001bd6:	e014      	b.n	8001c02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd8:	f7ff fafa 	bl	80011d0 <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bde:	e00a      	b.n	8001bf6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001be0:	f7ff faf6 	bl	80011d0 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e0b5      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf6:	4b3e      	ldr	r3, [pc, #248]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1ee      	bne.n	8001be0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c02:	7dfb      	ldrb	r3, [r7, #23]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d105      	bne.n	8001c14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c08:	4b39      	ldr	r3, [pc, #228]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0c:	4a38      	ldr	r2, [pc, #224]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001c0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f000 80a1 	beq.w	8001d60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c1e:	4b34      	ldr	r3, [pc, #208]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 030c 	and.w	r3, r3, #12
 8001c26:	2b08      	cmp	r3, #8
 8001c28:	d05c      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d141      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c32:	4b31      	ldr	r3, [pc, #196]	; (8001cf8 <HAL_RCC_OscConfig+0x478>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c38:	f7ff faca 	bl	80011d0 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c40:	f7ff fac6 	bl	80011d0 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e087      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c52:	4b27      	ldr	r3, [pc, #156]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1f0      	bne.n	8001c40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	69da      	ldr	r2, [r3, #28]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	431a      	orrs	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6c:	019b      	lsls	r3, r3, #6
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c74:	085b      	lsrs	r3, r3, #1
 8001c76:	3b01      	subs	r3, #1
 8001c78:	041b      	lsls	r3, r3, #16
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c80:	061b      	lsls	r3, r3, #24
 8001c82:	491b      	ldr	r1, [pc, #108]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001c84:	4313      	orrs	r3, r2
 8001c86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c88:	4b1b      	ldr	r3, [pc, #108]	; (8001cf8 <HAL_RCC_OscConfig+0x478>)
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8e:	f7ff fa9f 	bl	80011d0 <HAL_GetTick>
 8001c92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c96:	f7ff fa9b 	bl	80011d0 <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e05c      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ca8:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0f0      	beq.n	8001c96 <HAL_RCC_OscConfig+0x416>
 8001cb4:	e054      	b.n	8001d60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb6:	4b10      	ldr	r3, [pc, #64]	; (8001cf8 <HAL_RCC_OscConfig+0x478>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cbc:	f7ff fa88 	bl	80011d0 <HAL_GetTick>
 8001cc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cc2:	e008      	b.n	8001cd6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cc4:	f7ff fa84 	bl	80011d0 <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e045      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cd6:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <HAL_RCC_OscConfig+0x470>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1f0      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x444>
 8001ce2:	e03d      	b.n	8001d60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d107      	bne.n	8001cfc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e038      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40007000 	.word	0x40007000
 8001cf8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cfc:	4b1b      	ldr	r3, [pc, #108]	; (8001d6c <HAL_RCC_OscConfig+0x4ec>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d028      	beq.n	8001d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d121      	bne.n	8001d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d11a      	bne.n	8001d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d111      	bne.n	8001d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d42:	085b      	lsrs	r3, r3, #1
 8001d44:	3b01      	subs	r3, #1
 8001d46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d107      	bne.n	8001d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d001      	beq.n	8001d60 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e000      	b.n	8001d62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3718      	adds	r7, #24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800

08001d70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e0cc      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d84:	4b68      	ldr	r3, [pc, #416]	; (8001f28 <HAL_RCC_ClockConfig+0x1b8>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d90c      	bls.n	8001dac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d92:	4b65      	ldr	r3, [pc, #404]	; (8001f28 <HAL_RCC_ClockConfig+0x1b8>)
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	b2d2      	uxtb	r2, r2
 8001d98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9a:	4b63      	ldr	r3, [pc, #396]	; (8001f28 <HAL_RCC_ClockConfig+0x1b8>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d001      	beq.n	8001dac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e0b8      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d020      	beq.n	8001dfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d005      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dc4:	4b59      	ldr	r3, [pc, #356]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	4a58      	ldr	r2, [pc, #352]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001dca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001dce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0308 	and.w	r3, r3, #8
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d005      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ddc:	4b53      	ldr	r3, [pc, #332]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	4a52      	ldr	r2, [pc, #328]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001de2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001de6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001de8:	4b50      	ldr	r3, [pc, #320]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	494d      	ldr	r1, [pc, #308]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d044      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d107      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0e:	4b47      	ldr	r3, [pc, #284]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d119      	bne.n	8001e4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e07f      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d003      	beq.n	8001e2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e2a:	2b03      	cmp	r3, #3
 8001e2c:	d107      	bne.n	8001e3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e2e:	4b3f      	ldr	r3, [pc, #252]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d109      	bne.n	8001e4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e06f      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e3e:	4b3b      	ldr	r3, [pc, #236]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e067      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e4e:	4b37      	ldr	r3, [pc, #220]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f023 0203 	bic.w	r2, r3, #3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	4934      	ldr	r1, [pc, #208]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e60:	f7ff f9b6 	bl	80011d0 <HAL_GetTick>
 8001e64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e66:	e00a      	b.n	8001e7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e68:	f7ff f9b2 	bl	80011d0 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e04f      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7e:	4b2b      	ldr	r3, [pc, #172]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f003 020c 	and.w	r2, r3, #12
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d1eb      	bne.n	8001e68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e90:	4b25      	ldr	r3, [pc, #148]	; (8001f28 <HAL_RCC_ClockConfig+0x1b8>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0307 	and.w	r3, r3, #7
 8001e98:	683a      	ldr	r2, [r7, #0]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d20c      	bcs.n	8001eb8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e9e:	4b22      	ldr	r3, [pc, #136]	; (8001f28 <HAL_RCC_ClockConfig+0x1b8>)
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	b2d2      	uxtb	r2, r2
 8001ea4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea6:	4b20      	ldr	r3, [pc, #128]	; (8001f28 <HAL_RCC_ClockConfig+0x1b8>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d001      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e032      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d008      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec4:	4b19      	ldr	r3, [pc, #100]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	4916      	ldr	r1, [pc, #88]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0308 	and.w	r3, r3, #8
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d009      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ee2:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	490e      	ldr	r1, [pc, #56]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ef6:	f000 f821 	bl	8001f3c <HAL_RCC_GetSysClockFreq>
 8001efa:	4602      	mov	r2, r0
 8001efc:	4b0b      	ldr	r3, [pc, #44]	; (8001f2c <HAL_RCC_ClockConfig+0x1bc>)
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	091b      	lsrs	r3, r3, #4
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	490a      	ldr	r1, [pc, #40]	; (8001f30 <HAL_RCC_ClockConfig+0x1c0>)
 8001f08:	5ccb      	ldrb	r3, [r1, r3]
 8001f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f0e:	4a09      	ldr	r2, [pc, #36]	; (8001f34 <HAL_RCC_ClockConfig+0x1c4>)
 8001f10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <HAL_RCC_ClockConfig+0x1c8>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff f916 	bl	8001148 <HAL_InitTick>

  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40023c00 	.word	0x40023c00
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	08006dd8 	.word	0x08006dd8
 8001f34:	20000000 	.word	0x20000000
 8001f38:	20000004 	.word	0x20000004

08001f3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f40:	b090      	sub	sp, #64	; 0x40
 8001f42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001f44:	2300      	movs	r3, #0
 8001f46:	637b      	str	r3, [r7, #52]	; 0x34
 8001f48:	2300      	movs	r3, #0
 8001f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f54:	4b59      	ldr	r3, [pc, #356]	; (80020bc <HAL_RCC_GetSysClockFreq+0x180>)
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f003 030c 	and.w	r3, r3, #12
 8001f5c:	2b08      	cmp	r3, #8
 8001f5e:	d00d      	beq.n	8001f7c <HAL_RCC_GetSysClockFreq+0x40>
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	f200 80a1 	bhi.w	80020a8 <HAL_RCC_GetSysClockFreq+0x16c>
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d002      	beq.n	8001f70 <HAL_RCC_GetSysClockFreq+0x34>
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d003      	beq.n	8001f76 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f6e:	e09b      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f70:	4b53      	ldr	r3, [pc, #332]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001f72:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001f74:	e09b      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f76:	4b53      	ldr	r3, [pc, #332]	; (80020c4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f78:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f7a:	e098      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f7c:	4b4f      	ldr	r3, [pc, #316]	; (80020bc <HAL_RCC_GetSysClockFreq+0x180>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f84:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f86:	4b4d      	ldr	r3, [pc, #308]	; (80020bc <HAL_RCC_GetSysClockFreq+0x180>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d028      	beq.n	8001fe4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f92:	4b4a      	ldr	r3, [pc, #296]	; (80020bc <HAL_RCC_GetSysClockFreq+0x180>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	099b      	lsrs	r3, r3, #6
 8001f98:	2200      	movs	r2, #0
 8001f9a:	623b      	str	r3, [r7, #32]
 8001f9c:	627a      	str	r2, [r7, #36]	; 0x24
 8001f9e:	6a3b      	ldr	r3, [r7, #32]
 8001fa0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4b47      	ldr	r3, [pc, #284]	; (80020c4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001fa8:	fb03 f201 	mul.w	r2, r3, r1
 8001fac:	2300      	movs	r3, #0
 8001fae:	fb00 f303 	mul.w	r3, r0, r3
 8001fb2:	4413      	add	r3, r2
 8001fb4:	4a43      	ldr	r2, [pc, #268]	; (80020c4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001fb6:	fba0 1202 	umull	r1, r2, r0, r2
 8001fba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001fbc:	460a      	mov	r2, r1
 8001fbe:	62ba      	str	r2, [r7, #40]	; 0x28
 8001fc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fc2:	4413      	add	r3, r2
 8001fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fc8:	2200      	movs	r2, #0
 8001fca:	61bb      	str	r3, [r7, #24]
 8001fcc:	61fa      	str	r2, [r7, #28]
 8001fce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fd2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001fd6:	f7fe f94b 	bl	8000270 <__aeabi_uldivmod>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	4613      	mov	r3, r2
 8001fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fe2:	e053      	b.n	800208c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fe4:	4b35      	ldr	r3, [pc, #212]	; (80020bc <HAL_RCC_GetSysClockFreq+0x180>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	099b      	lsrs	r3, r3, #6
 8001fea:	2200      	movs	r2, #0
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	617a      	str	r2, [r7, #20]
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001ff6:	f04f 0b00 	mov.w	fp, #0
 8001ffa:	4652      	mov	r2, sl
 8001ffc:	465b      	mov	r3, fp
 8001ffe:	f04f 0000 	mov.w	r0, #0
 8002002:	f04f 0100 	mov.w	r1, #0
 8002006:	0159      	lsls	r1, r3, #5
 8002008:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800200c:	0150      	lsls	r0, r2, #5
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	ebb2 080a 	subs.w	r8, r2, sl
 8002016:	eb63 090b 	sbc.w	r9, r3, fp
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	f04f 0300 	mov.w	r3, #0
 8002022:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002026:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800202a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800202e:	ebb2 0408 	subs.w	r4, r2, r8
 8002032:	eb63 0509 	sbc.w	r5, r3, r9
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	f04f 0300 	mov.w	r3, #0
 800203e:	00eb      	lsls	r3, r5, #3
 8002040:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002044:	00e2      	lsls	r2, r4, #3
 8002046:	4614      	mov	r4, r2
 8002048:	461d      	mov	r5, r3
 800204a:	eb14 030a 	adds.w	r3, r4, sl
 800204e:	603b      	str	r3, [r7, #0]
 8002050:	eb45 030b 	adc.w	r3, r5, fp
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	f04f 0200 	mov.w	r2, #0
 800205a:	f04f 0300 	mov.w	r3, #0
 800205e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002062:	4629      	mov	r1, r5
 8002064:	028b      	lsls	r3, r1, #10
 8002066:	4621      	mov	r1, r4
 8002068:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800206c:	4621      	mov	r1, r4
 800206e:	028a      	lsls	r2, r1, #10
 8002070:	4610      	mov	r0, r2
 8002072:	4619      	mov	r1, r3
 8002074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002076:	2200      	movs	r2, #0
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	60fa      	str	r2, [r7, #12]
 800207c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002080:	f7fe f8f6 	bl	8000270 <__aeabi_uldivmod>
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	4613      	mov	r3, r2
 800208a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800208c:	4b0b      	ldr	r3, [pc, #44]	; (80020bc <HAL_RCC_GetSysClockFreq+0x180>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	0c1b      	lsrs	r3, r3, #16
 8002092:	f003 0303 	and.w	r3, r3, #3
 8002096:	3301      	adds	r3, #1
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800209c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800209e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80020a6:	e002      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020a8:	4b05      	ldr	r3, [pc, #20]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x184>)
 80020aa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80020ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3740      	adds	r7, #64	; 0x40
 80020b4:	46bd      	mov	sp, r7
 80020b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020ba:	bf00      	nop
 80020bc:	40023800 	.word	0x40023800
 80020c0:	00f42400 	.word	0x00f42400
 80020c4:	017d7840 	.word	0x017d7840

080020c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e07b      	b.n	80021d2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d108      	bne.n	80020f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80020ea:	d009      	beq.n	8002100 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	61da      	str	r2, [r3, #28]
 80020f2:	e005      	b.n	8002100 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800210c:	b2db      	uxtb	r3, r3
 800210e:	2b00      	cmp	r3, #0
 8002110:	d106      	bne.n	8002120 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7fe fc8e 	bl	8000a3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2202      	movs	r2, #2
 8002124:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002136:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002148:	431a      	orrs	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002152:	431a      	orrs	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	431a      	orrs	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002170:	431a      	orrs	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002184:	ea42 0103 	orr.w	r1, r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	0c1b      	lsrs	r3, r3, #16
 800219e:	f003 0104 	and.w	r1, r3, #4
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a6:	f003 0210 	and.w	r2, r3, #16
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	69da      	ldr	r2, [r3, #28]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b08c      	sub	sp, #48	; 0x30
 80021de:	af00      	add	r7, sp, #0
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
 80021e6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80021e8:	2301      	movs	r3, #1
 80021ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80021ec:	2300      	movs	r3, #0
 80021ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d101      	bne.n	8002200 <HAL_SPI_TransmitReceive+0x26>
 80021fc:	2302      	movs	r3, #2
 80021fe:	e18a      	b.n	8002516 <HAL_SPI_TransmitReceive+0x33c>
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002208:	f7fe ffe2 	bl	80011d0 <HAL_GetTick>
 800220c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002214:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800221e:	887b      	ldrh	r3, [r7, #2]
 8002220:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002222:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002226:	2b01      	cmp	r3, #1
 8002228:	d00f      	beq.n	800224a <HAL_SPI_TransmitReceive+0x70>
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002230:	d107      	bne.n	8002242 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d103      	bne.n	8002242 <HAL_SPI_TransmitReceive+0x68>
 800223a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800223e:	2b04      	cmp	r3, #4
 8002240:	d003      	beq.n	800224a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002242:	2302      	movs	r3, #2
 8002244:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002248:	e15b      	b.n	8002502 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d005      	beq.n	800225c <HAL_SPI_TransmitReceive+0x82>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d002      	beq.n	800225c <HAL_SPI_TransmitReceive+0x82>
 8002256:	887b      	ldrh	r3, [r7, #2]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d103      	bne.n	8002264 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002262:	e14e      	b.n	8002502 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b04      	cmp	r3, #4
 800226e:	d003      	beq.n	8002278 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2205      	movs	r2, #5
 8002274:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2200      	movs	r2, #0
 800227c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	887a      	ldrh	r2, [r7, #2]
 8002288:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	887a      	ldrh	r2, [r7, #2]
 800228e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	68ba      	ldr	r2, [r7, #8]
 8002294:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	887a      	ldrh	r2, [r7, #2]
 800229a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	887a      	ldrh	r2, [r7, #2]
 80022a0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2200      	movs	r2, #0
 80022a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2200      	movs	r2, #0
 80022ac:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022b8:	2b40      	cmp	r3, #64	; 0x40
 80022ba:	d007      	beq.n	80022cc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022d4:	d178      	bne.n	80023c8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d002      	beq.n	80022e4 <HAL_SPI_TransmitReceive+0x10a>
 80022de:	8b7b      	ldrh	r3, [r7, #26]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d166      	bne.n	80023b2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e8:	881a      	ldrh	r2, [r3, #0]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f4:	1c9a      	adds	r2, r3, #2
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022fe:	b29b      	uxth	r3, r3
 8002300:	3b01      	subs	r3, #1
 8002302:	b29a      	uxth	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002308:	e053      	b.n	80023b2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b02      	cmp	r3, #2
 8002316:	d11b      	bne.n	8002350 <HAL_SPI_TransmitReceive+0x176>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800231c:	b29b      	uxth	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d016      	beq.n	8002350 <HAL_SPI_TransmitReceive+0x176>
 8002322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002324:	2b01      	cmp	r3, #1
 8002326:	d113      	bne.n	8002350 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232c:	881a      	ldrh	r2, [r3, #0]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002338:	1c9a      	adds	r2, r3, #2
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002342:	b29b      	uxth	r3, r3
 8002344:	3b01      	subs	r3, #1
 8002346:	b29a      	uxth	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	2b01      	cmp	r3, #1
 800235c:	d119      	bne.n	8002392 <HAL_SPI_TransmitReceive+0x1b8>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002362:	b29b      	uxth	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d014      	beq.n	8002392 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002372:	b292      	uxth	r2, r2
 8002374:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800237a:	1c9a      	adds	r2, r3, #2
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002384:	b29b      	uxth	r3, r3
 8002386:	3b01      	subs	r3, #1
 8002388:	b29a      	uxth	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800238e:	2301      	movs	r3, #1
 8002390:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002392:	f7fe ff1d 	bl	80011d0 <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800239e:	429a      	cmp	r2, r3
 80023a0:	d807      	bhi.n	80023b2 <HAL_SPI_TransmitReceive+0x1d8>
 80023a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a8:	d003      	beq.n	80023b2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80023b0:	e0a7      	b.n	8002502 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1a6      	bne.n	800230a <HAL_SPI_TransmitReceive+0x130>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1a1      	bne.n	800230a <HAL_SPI_TransmitReceive+0x130>
 80023c6:	e07c      	b.n	80024c2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <HAL_SPI_TransmitReceive+0x1fc>
 80023d0:	8b7b      	ldrh	r3, [r7, #26]
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d16b      	bne.n	80024ae <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	330c      	adds	r3, #12
 80023e0:	7812      	ldrb	r2, [r2, #0]
 80023e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e8:	1c5a      	adds	r2, r3, #1
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	3b01      	subs	r3, #1
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023fc:	e057      	b.n	80024ae <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b02      	cmp	r3, #2
 800240a:	d11c      	bne.n	8002446 <HAL_SPI_TransmitReceive+0x26c>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002410:	b29b      	uxth	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d017      	beq.n	8002446 <HAL_SPI_TransmitReceive+0x26c>
 8002416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002418:	2b01      	cmp	r3, #1
 800241a:	d114      	bne.n	8002446 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	330c      	adds	r3, #12
 8002426:	7812      	ldrb	r2, [r2, #0]
 8002428:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	1c5a      	adds	r2, r3, #1
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002438:	b29b      	uxth	r3, r3
 800243a:	3b01      	subs	r3, #1
 800243c:	b29a      	uxth	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002442:	2300      	movs	r3, #0
 8002444:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	2b01      	cmp	r3, #1
 8002452:	d119      	bne.n	8002488 <HAL_SPI_TransmitReceive+0x2ae>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002458:	b29b      	uxth	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d014      	beq.n	8002488 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002468:	b2d2      	uxtb	r2, r2
 800246a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002470:	1c5a      	adds	r2, r3, #1
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800247a:	b29b      	uxth	r3, r3
 800247c:	3b01      	subs	r3, #1
 800247e:	b29a      	uxth	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002484:	2301      	movs	r3, #1
 8002486:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002488:	f7fe fea2 	bl	80011d0 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002494:	429a      	cmp	r2, r3
 8002496:	d803      	bhi.n	80024a0 <HAL_SPI_TransmitReceive+0x2c6>
 8002498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800249a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800249e:	d102      	bne.n	80024a6 <HAL_SPI_TransmitReceive+0x2cc>
 80024a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d103      	bne.n	80024ae <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80024ac:	e029      	b.n	8002502 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d1a2      	bne.n	80023fe <HAL_SPI_TransmitReceive+0x224>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024bc:	b29b      	uxth	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d19d      	bne.n	80023fe <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80024c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 fc7a 	bl	8002dc0 <SPI_EndRxTxTransaction>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d006      	beq.n	80024e0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2220      	movs	r2, #32
 80024dc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80024de:	e010      	b.n	8002502 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d10b      	bne.n	8002500 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80024e8:	2300      	movs	r3, #0
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	617b      	str	r3, [r7, #20]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	e000      	b.n	8002502 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002500:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2201      	movs	r2, #1
 8002506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2200      	movs	r2, #0
 800250e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002512:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002516:	4618      	mov	r0, r3
 8002518:	3730      	adds	r7, #48	; 0x30
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
	...

08002520 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	4613      	mov	r3, r2
 800252c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800252e:	2300      	movs	r3, #0
 8002530:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d110      	bne.n	800255c <HAL_SPI_Receive_IT+0x3c>
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002542:	d10b      	bne.n	800255c <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2204      	movs	r2, #4
 8002548:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800254c:	88fb      	ldrh	r3, [r7, #6]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	68b9      	ldr	r1, [r7, #8]
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f000 f882 	bl	800265c <HAL_SPI_TransmitReceive_IT>
 8002558:	4603      	mov	r3, r0
 800255a:	e076      	b.n	800264a <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002562:	2b01      	cmp	r3, #1
 8002564:	d101      	bne.n	800256a <HAL_SPI_Receive_IT+0x4a>
 8002566:	2302      	movs	r3, #2
 8002568:	e06f      	b.n	800264a <HAL_SPI_Receive_IT+0x12a>
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2201      	movs	r2, #1
 800256e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b01      	cmp	r3, #1
 800257c:	d002      	beq.n	8002584 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800257e:	2302      	movs	r3, #2
 8002580:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002582:	e05d      	b.n	8002640 <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d002      	beq.n	8002590 <HAL_SPI_Receive_IT+0x70>
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d102      	bne.n	8002596 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002594:	e054      	b.n	8002640 <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2204      	movs	r2, #4
 800259a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	68ba      	ldr	r2, [r7, #8]
 80025a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	88fa      	ldrh	r2, [r7, #6]
 80025ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	88fa      	ldrh	r2, [r7, #6]
 80025b4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2200      	movs	r2, #0
 80025cc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d003      	beq.n	80025de <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	4a1e      	ldr	r2, [pc, #120]	; (8002654 <HAL_SPI_Receive_IT+0x134>)
 80025da:	641a      	str	r2, [r3, #64]	; 0x40
 80025dc:	e002      	b.n	80025e4 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	4a1d      	ldr	r2, [pc, #116]	; (8002658 <HAL_SPI_Receive_IT+0x138>)
 80025e2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025ec:	d10f      	bne.n	800260e <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800260c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800261c:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002628:	2b40      	cmp	r3, #64	; 0x40
 800262a:	d008      	beq.n	800263e <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	e000      	b.n	8002640 <HAL_SPI_Receive_IT+0x120>
  }

error :
 800263e:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002648:	7dfb      	ldrb	r3, [r7, #23]
}
 800264a:	4618      	mov	r0, r3
 800264c:	3718      	adds	r7, #24
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	08002b9d 	.word	0x08002b9d
 8002658:	08002b53 	.word	0x08002b53

0800265c <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800265c:	b480      	push	{r7}
 800265e:	b087      	sub	sp, #28
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
 8002668:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800266a:	2300      	movs	r3, #0
 800266c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_SPI_TransmitReceive_IT+0x20>
 8002678:	2302      	movs	r3, #2
 800267a:	e075      	b.n	8002768 <HAL_SPI_TransmitReceive_IT+0x10c>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800268a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002692:	7dbb      	ldrb	r3, [r7, #22]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d00d      	beq.n	80026b4 <HAL_SPI_TransmitReceive_IT+0x58>
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800269e:	d106      	bne.n	80026ae <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d102      	bne.n	80026ae <HAL_SPI_TransmitReceive_IT+0x52>
 80026a8:	7dbb      	ldrb	r3, [r7, #22]
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	d002      	beq.n	80026b4 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80026ae:	2302      	movs	r3, #2
 80026b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80026b2:	e054      	b.n	800275e <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d005      	beq.n	80026c6 <HAL_SPI_TransmitReceive_IT+0x6a>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d002      	beq.n	80026c6 <HAL_SPI_TransmitReceive_IT+0x6a>
 80026c0:	887b      	ldrh	r3, [r7, #2]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d102      	bne.n	80026cc <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80026ca:	e048      	b.n	800275e <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b04      	cmp	r3, #4
 80026d6:	d003      	beq.n	80026e0 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2205      	movs	r2, #5
 80026dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	68ba      	ldr	r2, [r7, #8]
 80026ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	887a      	ldrh	r2, [r7, #2]
 80026f0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	887a      	ldrh	r2, [r7, #2]
 80026f6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	887a      	ldrh	r2, [r7, #2]
 8002702:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	887a      	ldrh	r2, [r7, #2]
 8002708:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d006      	beq.n	8002720 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4a17      	ldr	r2, [pc, #92]	; (8002774 <HAL_SPI_TransmitReceive_IT+0x118>)
 8002716:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4a17      	ldr	r2, [pc, #92]	; (8002778 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800271c:	645a      	str	r2, [r3, #68]	; 0x44
 800271e:	e005      	b.n	800272c <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4a16      	ldr	r2, [pc, #88]	; (800277c <HAL_SPI_TransmitReceive_IT+0x120>)
 8002724:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	4a15      	ldr	r2, [pc, #84]	; (8002780 <HAL_SPI_TransmitReceive_IT+0x124>)
 800272a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685a      	ldr	r2, [r3, #4]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800273a:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002746:	2b40      	cmp	r3, #64	; 0x40
 8002748:	d008      	beq.n	800275c <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	e000      	b.n	800275e <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800275c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002766:	7dfb      	ldrb	r3, [r7, #23]
}
 8002768:	4618      	mov	r0, r3
 800276a:	371c      	adds	r7, #28
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	08002a95 	.word	0x08002a95
 8002778:	08002af5 	.word	0x08002af5
 800277c:	080029d1 	.word	0x080029d1
 8002780:	08002a35 	.word	0x08002a35

08002784 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10e      	bne.n	80027c4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d009      	beq.n	80027c4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d004      	beq.n	80027c4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	4798      	blx	r3
    return;
 80027c2:	e0ce      	b.n	8002962 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d009      	beq.n	80027e2 <HAL_SPI_IRQHandler+0x5e>
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d004      	beq.n	80027e2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	4798      	blx	r3
    return;
 80027e0:	e0bf      	b.n	8002962 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	f003 0320 	and.w	r3, r3, #32
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d10a      	bne.n	8002802 <HAL_SPI_IRQHandler+0x7e>
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d105      	bne.n	8002802 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f000 80b0 	beq.w	8002962 <HAL_SPI_IRQHandler+0x1de>
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	f003 0320 	and.w	r3, r3, #32
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 80aa 	beq.w	8002962 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002814:	2b00      	cmp	r3, #0
 8002816:	d023      	beq.n	8002860 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2b03      	cmp	r3, #3
 8002822:	d011      	beq.n	8002848 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002828:	f043 0204 	orr.w	r2, r3, #4
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	617b      	str	r3, [r7, #20]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	e00b      	b.n	8002860 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002848:	2300      	movs	r3, #0
 800284a:	613b      	str	r3, [r7, #16]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	613b      	str	r3, [r7, #16]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	693b      	ldr	r3, [r7, #16]
        return;
 800285e:	e080      	b.n	8002962 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	f003 0320 	and.w	r3, r3, #32
 8002866:	2b00      	cmp	r3, #0
 8002868:	d014      	beq.n	8002894 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800286e:	f043 0201 	orr.w	r2, r3, #1
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00c      	beq.n	80028b8 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028a2:	f043 0208 	orr.w	r2, r3, #8
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80028aa:	2300      	movs	r3, #0
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	60bb      	str	r3, [r7, #8]
 80028b6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d04f      	beq.n	8002960 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685a      	ldr	r2, [r3, #4]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80028ce:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d104      	bne.n	80028ec <HAL_SPI_IRQHandler+0x168>
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d034      	beq.n	8002956 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0203 	bic.w	r2, r2, #3
 80028fa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002900:	2b00      	cmp	r3, #0
 8002902:	d011      	beq.n	8002928 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002908:	4a17      	ldr	r2, [pc, #92]	; (8002968 <HAL_SPI_IRQHandler+0x1e4>)
 800290a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002910:	4618      	mov	r0, r3
 8002912:	f7fe fd9e 	bl	8001452 <HAL_DMA_Abort_IT>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002920:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800292c:	2b00      	cmp	r3, #0
 800292e:	d016      	beq.n	800295e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002934:	4a0c      	ldr	r2, [pc, #48]	; (8002968 <HAL_SPI_IRQHandler+0x1e4>)
 8002936:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800293c:	4618      	mov	r0, r3
 800293e:	f7fe fd88 	bl	8001452 <HAL_DMA_Abort_IT>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00a      	beq.n	800295e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800294c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002954:	e003      	b.n	800295e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f81c 	bl	8002994 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800295c:	e000      	b.n	8002960 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800295e:	bf00      	nop
    return;
 8002960:	bf00      	nop
  }
}
 8002962:	3720      	adds	r7, #32
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	080029a9 	.word	0x080029a9

0800296c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029b4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2200      	movs	r2, #0
 80029ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f7ff ffe6 	bl	8002994 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80029c8:	bf00      	nop
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f103 020c 	add.w	r2, r3, #12
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e4:	7812      	ldrb	r2, [r2, #0]
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ee:	1c5a      	adds	r2, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	3b01      	subs	r3, #1
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d10f      	bne.n	8002a2c <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002a1a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d102      	bne.n	8002a2c <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 fa0c 	bl	8002e44 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002a2c:	bf00      	nop
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	330c      	adds	r3, #12
 8002a46:	7812      	ldrb	r2, [r2, #0]
 8002a48:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4e:	1c5a      	adds	r2, r3, #1
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d10f      	bne.n	8002a8c <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a7a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d102      	bne.n	8002a8c <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f9dc 	bl	8002e44 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002a8c:	bf00      	nop
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68da      	ldr	r2, [r3, #12]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa6:	b292      	uxth	r2, r2
 8002aa8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aae:	1c9a      	adds	r2, r3, #2
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	3b01      	subs	r3, #1
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10f      	bne.n	8002aec <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	685a      	ldr	r2, [r3, #4]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ada:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d102      	bne.n	8002aec <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 f9ac 	bl	8002e44 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002aec:	bf00      	nop
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b00:	881a      	ldrh	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0c:	1c9a      	adds	r2, r3, #2
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	b29a      	uxth	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10f      	bne.n	8002b4a <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	685a      	ldr	r2, [r3, #4]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b38:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d102      	bne.n	8002b4a <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f97d 	bl	8002e44 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b082      	sub	sp, #8
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f103 020c 	add.w	r2, r3, #12
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b66:	7812      	ldrb	r2, [r2, #0]
 8002b68:	b2d2      	uxtb	r2, r2
 8002b6a:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b70:	1c5a      	adds	r2, r3, #1
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d102      	bne.n	8002b94 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f9cc 	bl	8002f2c <SPI_CloseRx_ISR>
  }
}
 8002b94:	bf00      	nop
 8002b96:	3708      	adds	r7, #8
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	68da      	ldr	r2, [r3, #12]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bae:	b292      	uxth	r2, r2
 8002bb0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb6:	1c9a      	adds	r2, r3, #2
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	b29a      	uxth	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d102      	bne.n	8002bda <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 f9a9 	bl	8002f2c <SPI_CloseRx_ISR>
  }
}
 8002bda:	bf00      	nop
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	603b      	str	r3, [r7, #0]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002bf4:	f7fe faec 	bl	80011d0 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bfc:	1a9b      	subs	r3, r3, r2
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	4413      	add	r3, r2
 8002c02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c04:	f7fe fae4 	bl	80011d0 <HAL_GetTick>
 8002c08:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c0a:	4b39      	ldr	r3, [pc, #228]	; (8002cf0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	015b      	lsls	r3, r3, #5
 8002c10:	0d1b      	lsrs	r3, r3, #20
 8002c12:	69fa      	ldr	r2, [r7, #28]
 8002c14:	fb02 f303 	mul.w	r3, r2, r3
 8002c18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c1a:	e054      	b.n	8002cc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c22:	d050      	beq.n	8002cc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c24:	f7fe fad4 	bl	80011d0 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	69fa      	ldr	r2, [r7, #28]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d902      	bls.n	8002c3a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d13d      	bne.n	8002cb6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	685a      	ldr	r2, [r3, #4]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002c48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c52:	d111      	bne.n	8002c78 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c5c:	d004      	beq.n	8002c68 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c66:	d107      	bne.n	8002c78 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c76:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c80:	d10f      	bne.n	8002ca2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ca0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e017      	b.n	8002ce6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	bf0c      	ite	eq
 8002cd6:	2301      	moveq	r3, #1
 8002cd8:	2300      	movne	r3, #0
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	461a      	mov	r2, r3
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d19b      	bne.n	8002c1c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3720      	adds	r7, #32
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000000 	.word	0x20000000

08002cf4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af02      	add	r7, sp, #8
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d08:	d111      	bne.n	8002d2e <SPI_EndRxTransaction+0x3a>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d12:	d004      	beq.n	8002d1e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d1c:	d107      	bne.n	8002d2e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d2c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d36:	d12a      	bne.n	8002d8e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d40:	d012      	beq.n	8002d68 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2180      	movs	r1, #128	; 0x80
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f7ff ff49 	bl	8002be4 <SPI_WaitFlagStateUntilTimeout>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d02d      	beq.n	8002db4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d5c:	f043 0220 	orr.w	r2, r3, #32
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e026      	b.n	8002db6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2101      	movs	r1, #1
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f7ff ff36 	bl	8002be4 <SPI_WaitFlagStateUntilTimeout>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d01a      	beq.n	8002db4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d82:	f043 0220 	orr.w	r2, r3, #32
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e013      	b.n	8002db6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	2200      	movs	r2, #0
 8002d96:	2101      	movs	r1, #1
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	f7ff ff23 	bl	8002be4 <SPI_WaitFlagStateUntilTimeout>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d007      	beq.n	8002db4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da8:	f043 0220 	orr.w	r2, r3, #32
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e000      	b.n	8002db6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
	...

08002dc0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b088      	sub	sp, #32
 8002dc4:	af02      	add	r7, sp, #8
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002dcc:	4b1b      	ldr	r3, [pc, #108]	; (8002e3c <SPI_EndRxTxTransaction+0x7c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a1b      	ldr	r2, [pc, #108]	; (8002e40 <SPI_EndRxTxTransaction+0x80>)
 8002dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd6:	0d5b      	lsrs	r3, r3, #21
 8002dd8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ddc:	fb02 f303 	mul.w	r3, r2, r3
 8002de0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002dea:	d112      	bne.n	8002e12 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2200      	movs	r2, #0
 8002df4:	2180      	movs	r1, #128	; 0x80
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f7ff fef4 	bl	8002be4 <SPI_WaitFlagStateUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d016      	beq.n	8002e30 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e06:	f043 0220 	orr.w	r2, r3, #32
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e00f      	b.n	8002e32 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00a      	beq.n	8002e2e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e28:	2b80      	cmp	r3, #128	; 0x80
 8002e2a:	d0f2      	beq.n	8002e12 <SPI_EndRxTxTransaction+0x52>
 8002e2c:	e000      	b.n	8002e30 <SPI_EndRxTxTransaction+0x70>
        break;
 8002e2e:	bf00      	nop
  }

  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3718      	adds	r7, #24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000000 	.word	0x20000000
 8002e40:	165e9f81 	.word	0x165e9f81

08002e44 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8002e4c:	4b35      	ldr	r3, [pc, #212]	; (8002f24 <SPI_CloseRxTx_ISR+0xe0>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a35      	ldr	r2, [pc, #212]	; (8002f28 <SPI_CloseRxTx_ISR+0xe4>)
 8002e52:	fba2 2303 	umull	r2, r3, r2, r3
 8002e56:	0a5b      	lsrs	r3, r3, #9
 8002e58:	2264      	movs	r2, #100	; 0x64
 8002e5a:	fb02 f303 	mul.w	r3, r2, r3
 8002e5e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e60:	f7fe f9b6 	bl	80011d0 <HAL_GetTick>
 8002e64:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685a      	ldr	r2, [r3, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0220 	bic.w	r2, r2, #32
 8002e74:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d106      	bne.n	8002e8a <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e80:	f043 0220 	orr.w	r2, r3, #32
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002e88:	e009      	b.n	8002e9e <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d0eb      	beq.n	8002e76 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	2164      	movs	r1, #100	; 0x64
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7ff ff8c 	bl	8002dc0 <SPI_EndRxTxTransaction>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d005      	beq.n	8002eba <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb2:	f043 0220 	orr.w	r2, r3, #32
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10a      	bne.n	8002ed8 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d115      	bne.n	8002f0c <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b04      	cmp	r3, #4
 8002eea:	d107      	bne.n	8002efc <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f7ff fd39 	bl	800296c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002efa:	e00e      	b.n	8002f1a <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f7ff fd3b 	bl	8002980 <HAL_SPI_TxRxCpltCallback>
}
 8002f0a:	e006      	b.n	8002f1a <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f7ff fd3d 	bl	8002994 <HAL_SPI_ErrorCallback>
}
 8002f1a:	bf00      	nop
 8002f1c:	3718      	adds	r7, #24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000000 	.word	0x20000000
 8002f28:	057619f1 	.word	0x057619f1

08002f2c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	685a      	ldr	r2, [r3, #4]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f42:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8002f44:	f7fe f944 	bl	80011d0 <HAL_GetTick>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	2164      	movs	r1, #100	; 0x64
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f7ff fed0 	bl	8002cf4 <SPI_EndRxTransaction>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d005      	beq.n	8002f66 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f5e:	f043 0220 	orr.w	r2, r3, #32
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10a      	bne.n	8002f84 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d103      	bne.n	8002f9c <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f7ff fce9 	bl	800296c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002f9a:	e002      	b.n	8002fa2 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f7ff fcf9 	bl	8002994 <HAL_SPI_ErrorCallback>
}
 8002fa2:	bf00      	nop
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e041      	b.n	8003040 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d106      	bne.n	8002fd6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7fe f82f 	bl	8001034 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2202      	movs	r2, #2
 8002fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	4610      	mov	r0, r2
 8002fea:	f000 f9cd 	bl	8003388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2201      	movs	r2, #1
 800301a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2201      	movs	r2, #1
 8003022:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2201      	movs	r2, #1
 8003032:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	4618      	mov	r0, r3
 8003042:	3708      	adds	r7, #8
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b01      	cmp	r3, #1
 800305a:	d001      	beq.n	8003060 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e04e      	b.n	80030fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f042 0201 	orr.w	r2, r2, #1
 8003076:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a23      	ldr	r2, [pc, #140]	; (800310c <HAL_TIM_Base_Start_IT+0xc4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d022      	beq.n	80030c8 <HAL_TIM_Base_Start_IT+0x80>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800308a:	d01d      	beq.n	80030c8 <HAL_TIM_Base_Start_IT+0x80>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a1f      	ldr	r2, [pc, #124]	; (8003110 <HAL_TIM_Base_Start_IT+0xc8>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d018      	beq.n	80030c8 <HAL_TIM_Base_Start_IT+0x80>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a1e      	ldr	r2, [pc, #120]	; (8003114 <HAL_TIM_Base_Start_IT+0xcc>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d013      	beq.n	80030c8 <HAL_TIM_Base_Start_IT+0x80>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a1c      	ldr	r2, [pc, #112]	; (8003118 <HAL_TIM_Base_Start_IT+0xd0>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d00e      	beq.n	80030c8 <HAL_TIM_Base_Start_IT+0x80>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a1b      	ldr	r2, [pc, #108]	; (800311c <HAL_TIM_Base_Start_IT+0xd4>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d009      	beq.n	80030c8 <HAL_TIM_Base_Start_IT+0x80>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a19      	ldr	r2, [pc, #100]	; (8003120 <HAL_TIM_Base_Start_IT+0xd8>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d004      	beq.n	80030c8 <HAL_TIM_Base_Start_IT+0x80>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a18      	ldr	r2, [pc, #96]	; (8003124 <HAL_TIM_Base_Start_IT+0xdc>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d111      	bne.n	80030ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2b06      	cmp	r3, #6
 80030d8:	d010      	beq.n	80030fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f042 0201 	orr.w	r2, r2, #1
 80030e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030ea:	e007      	b.n	80030fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3714      	adds	r7, #20
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	40010000 	.word	0x40010000
 8003110:	40000400 	.word	0x40000400
 8003114:	40000800 	.word	0x40000800
 8003118:	40000c00 	.word	0x40000c00
 800311c:	40010400 	.word	0x40010400
 8003120:	40014000 	.word	0x40014000
 8003124:	40001800 	.word	0x40001800

08003128 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b02      	cmp	r3, #2
 800313c:	d122      	bne.n	8003184 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	2b02      	cmp	r3, #2
 800314a:	d11b      	bne.n	8003184 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f06f 0202 	mvn.w	r2, #2
 8003154:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 f8ee 	bl	800334c <HAL_TIM_IC_CaptureCallback>
 8003170:	e005      	b.n	800317e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 f8e0 	bl	8003338 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 f8f1 	bl	8003360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b04      	cmp	r3, #4
 8003190:	d122      	bne.n	80031d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b04      	cmp	r3, #4
 800319e:	d11b      	bne.n	80031d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f06f 0204 	mvn.w	r2, #4
 80031a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2202      	movs	r2, #2
 80031ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d003      	beq.n	80031c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f000 f8c4 	bl	800334c <HAL_TIM_IC_CaptureCallback>
 80031c4:	e005      	b.n	80031d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f8b6 	bl	8003338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 f8c7 	bl	8003360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	f003 0308 	and.w	r3, r3, #8
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d122      	bne.n	800322c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f003 0308 	and.w	r3, r3, #8
 80031f0:	2b08      	cmp	r3, #8
 80031f2:	d11b      	bne.n	800322c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f06f 0208 	mvn.w	r2, #8
 80031fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2204      	movs	r2, #4
 8003202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 f89a 	bl	800334c <HAL_TIM_IC_CaptureCallback>
 8003218:	e005      	b.n	8003226 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f88c 	bl	8003338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 f89d 	bl	8003360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	691b      	ldr	r3, [r3, #16]
 8003232:	f003 0310 	and.w	r3, r3, #16
 8003236:	2b10      	cmp	r3, #16
 8003238:	d122      	bne.n	8003280 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	f003 0310 	and.w	r3, r3, #16
 8003244:	2b10      	cmp	r3, #16
 8003246:	d11b      	bne.n	8003280 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f06f 0210 	mvn.w	r2, #16
 8003250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2208      	movs	r2, #8
 8003256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f870 	bl	800334c <HAL_TIM_IC_CaptureCallback>
 800326c:	e005      	b.n	800327a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f862 	bl	8003338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 f873 	bl	8003360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b01      	cmp	r3, #1
 800328c:	d10e      	bne.n	80032ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b01      	cmp	r3, #1
 800329a:	d107      	bne.n	80032ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0201 	mvn.w	r2, #1
 80032a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7fd fb1a 	bl	80008e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b6:	2b80      	cmp	r3, #128	; 0x80
 80032b8:	d10e      	bne.n	80032d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c4:	2b80      	cmp	r3, #128	; 0x80
 80032c6:	d107      	bne.n	80032d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f97e 	bl	80035d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e2:	2b40      	cmp	r3, #64	; 0x40
 80032e4:	d10e      	bne.n	8003304 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f0:	2b40      	cmp	r3, #64	; 0x40
 80032f2:	d107      	bne.n	8003304 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f838 	bl	8003374 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	f003 0320 	and.w	r3, r3, #32
 800330e:	2b20      	cmp	r3, #32
 8003310:	d10e      	bne.n	8003330 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f003 0320 	and.w	r3, r3, #32
 800331c:	2b20      	cmp	r3, #32
 800331e:	d107      	bne.n	8003330 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f06f 0220 	mvn.w	r2, #32
 8003328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 f948 	bl	80035c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003330:	bf00      	nop
 8003332:	3708      	adds	r7, #8
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003368:	bf00      	nop
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a40      	ldr	r2, [pc, #256]	; (800349c <TIM_Base_SetConfig+0x114>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d013      	beq.n	80033c8 <TIM_Base_SetConfig+0x40>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a6:	d00f      	beq.n	80033c8 <TIM_Base_SetConfig+0x40>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4a3d      	ldr	r2, [pc, #244]	; (80034a0 <TIM_Base_SetConfig+0x118>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d00b      	beq.n	80033c8 <TIM_Base_SetConfig+0x40>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a3c      	ldr	r2, [pc, #240]	; (80034a4 <TIM_Base_SetConfig+0x11c>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d007      	beq.n	80033c8 <TIM_Base_SetConfig+0x40>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a3b      	ldr	r2, [pc, #236]	; (80034a8 <TIM_Base_SetConfig+0x120>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d003      	beq.n	80033c8 <TIM_Base_SetConfig+0x40>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a3a      	ldr	r2, [pc, #232]	; (80034ac <TIM_Base_SetConfig+0x124>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d108      	bne.n	80033da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	68fa      	ldr	r2, [r7, #12]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a2f      	ldr	r2, [pc, #188]	; (800349c <TIM_Base_SetConfig+0x114>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d02b      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e8:	d027      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a2c      	ldr	r2, [pc, #176]	; (80034a0 <TIM_Base_SetConfig+0x118>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d023      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a2b      	ldr	r2, [pc, #172]	; (80034a4 <TIM_Base_SetConfig+0x11c>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d01f      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a2a      	ldr	r2, [pc, #168]	; (80034a8 <TIM_Base_SetConfig+0x120>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d01b      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a29      	ldr	r2, [pc, #164]	; (80034ac <TIM_Base_SetConfig+0x124>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d017      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a28      	ldr	r2, [pc, #160]	; (80034b0 <TIM_Base_SetConfig+0x128>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d013      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a27      	ldr	r2, [pc, #156]	; (80034b4 <TIM_Base_SetConfig+0x12c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d00f      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a26      	ldr	r2, [pc, #152]	; (80034b8 <TIM_Base_SetConfig+0x130>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d00b      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a25      	ldr	r2, [pc, #148]	; (80034bc <TIM_Base_SetConfig+0x134>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d007      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a24      	ldr	r2, [pc, #144]	; (80034c0 <TIM_Base_SetConfig+0x138>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d003      	beq.n	800343a <TIM_Base_SetConfig+0xb2>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a23      	ldr	r2, [pc, #140]	; (80034c4 <TIM_Base_SetConfig+0x13c>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d108      	bne.n	800344c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003440:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	4313      	orrs	r3, r2
 800344a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	4313      	orrs	r3, r2
 8003458:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	689a      	ldr	r2, [r3, #8]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4a0a      	ldr	r2, [pc, #40]	; (800349c <TIM_Base_SetConfig+0x114>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d003      	beq.n	8003480 <TIM_Base_SetConfig+0xf8>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a0c      	ldr	r2, [pc, #48]	; (80034ac <TIM_Base_SetConfig+0x124>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d103      	bne.n	8003488 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	691a      	ldr	r2, [r3, #16]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	615a      	str	r2, [r3, #20]
}
 800348e:	bf00      	nop
 8003490:	3714      	adds	r7, #20
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	40010000 	.word	0x40010000
 80034a0:	40000400 	.word	0x40000400
 80034a4:	40000800 	.word	0x40000800
 80034a8:	40000c00 	.word	0x40000c00
 80034ac:	40010400 	.word	0x40010400
 80034b0:	40014000 	.word	0x40014000
 80034b4:	40014400 	.word	0x40014400
 80034b8:	40014800 	.word	0x40014800
 80034bc:	40001800 	.word	0x40001800
 80034c0:	40001c00 	.word	0x40001c00
 80034c4:	40002000 	.word	0x40002000

080034c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d101      	bne.n	80034e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034dc:	2302      	movs	r3, #2
 80034de:	e05a      	b.n	8003596 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003506:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68fa      	ldr	r2, [r7, #12]
 800350e:	4313      	orrs	r3, r2
 8003510:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a21      	ldr	r2, [pc, #132]	; (80035a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d022      	beq.n	800356a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800352c:	d01d      	beq.n	800356a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a1d      	ldr	r2, [pc, #116]	; (80035a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d018      	beq.n	800356a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a1b      	ldr	r2, [pc, #108]	; (80035ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d013      	beq.n	800356a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a1a      	ldr	r2, [pc, #104]	; (80035b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d00e      	beq.n	800356a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a18      	ldr	r2, [pc, #96]	; (80035b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d009      	beq.n	800356a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a17      	ldr	r2, [pc, #92]	; (80035b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d004      	beq.n	800356a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a15      	ldr	r2, [pc, #84]	; (80035bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d10c      	bne.n	8003584 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003570:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	4313      	orrs	r3, r2
 800357a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68ba      	ldr	r2, [r7, #8]
 8003582:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3714      	adds	r7, #20
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40010000 	.word	0x40010000
 80035a8:	40000400 	.word	0x40000400
 80035ac:	40000800 	.word	0x40000800
 80035b0:	40000c00 	.word	0x40000c00
 80035b4:	40010400 	.word	0x40010400
 80035b8:	40014000 	.word	0x40014000
 80035bc:	40001800 	.word	0x40001800

080035c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <DRV_CANFDSPI_Reset>:
// *****************************************************************************
// *****************************************************************************
// Section: Reset

int8_t DRV_CANFDSPI_Reset(CANFDSPI_MODULE_ID index)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	4603      	mov	r3, r0
 80035f0:	71fb      	strb	r3, [r7, #7]
    uint16_t spiTransferSize = 2;
 80035f2:	2302      	movs	r3, #2
 80035f4:	81fb      	strh	r3, [r7, #14]
    int8_t spiTransferError = 0;
 80035f6:	2300      	movs	r3, #0
 80035f8:	737b      	strb	r3, [r7, #13]

    // Compose command
    spiTransmitBuffer[0] = (uint8_t) (cINSTRUCTION_RESET << 4);
 80035fa:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <DRV_CANFDSPI_Reset+0x3c>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	701a      	strb	r2, [r3, #0]
    spiTransmitBuffer[1] = 0;
 8003600:	4b08      	ldr	r3, [pc, #32]	; (8003624 <DRV_CANFDSPI_Reset+0x3c>)
 8003602:	2200      	movs	r2, #0
 8003604:	705a      	strb	r2, [r3, #1]

    spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);
 8003606:	89fb      	ldrh	r3, [r7, #14]
 8003608:	79f8      	ldrb	r0, [r7, #7]
 800360a:	4a07      	ldr	r2, [pc, #28]	; (8003628 <DRV_CANFDSPI_Reset+0x40>)
 800360c:	4905      	ldr	r1, [pc, #20]	; (8003624 <DRV_CANFDSPI_Reset+0x3c>)
 800360e:	f002 fa39 	bl	8005a84 <DRV_SPI_TransferData>
 8003612:	4603      	mov	r3, r0
 8003614:	737b      	strb	r3, [r7, #13]

    return spiTransferError;
 8003616:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 800361a:	4618      	mov	r0, r3
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	200002f8 	.word	0x200002f8
 8003628:	2000035c 	.word	0x2000035c

0800362c <DRV_CANFDSPI_ReadByte>:
// *****************************************************************************
// *****************************************************************************
// Section: SPI Access Functions

int8_t DRV_CANFDSPI_ReadByte(CANFDSPI_MODULE_ID index, uint16_t address, uint8_t *rxd)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	4603      	mov	r3, r0
 8003634:	603a      	str	r2, [r7, #0]
 8003636:	71fb      	strb	r3, [r7, #7]
 8003638:	460b      	mov	r3, r1
 800363a:	80bb      	strh	r3, [r7, #4]
    uint16_t spiTransferSize = 3;
 800363c:	2303      	movs	r3, #3
 800363e:	81fb      	strh	r3, [r7, #14]
    int8_t spiTransferError = 0;
 8003640:	2300      	movs	r3, #0
 8003642:	737b      	strb	r3, [r7, #13]

    // Compose command
    spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_READ << 4) + ((address >> 8) & 0xF));
 8003644:	88bb      	ldrh	r3, [r7, #4]
 8003646:	0a1b      	lsrs	r3, r3, #8
 8003648:	b29b      	uxth	r3, r3
 800364a:	b2db      	uxtb	r3, r3
 800364c:	f003 030f 	and.w	r3, r3, #15
 8003650:	b2db      	uxtb	r3, r3
 8003652:	3330      	adds	r3, #48	; 0x30
 8003654:	b2da      	uxtb	r2, r3
 8003656:	4b0d      	ldr	r3, [pc, #52]	; (800368c <DRV_CANFDSPI_ReadByte+0x60>)
 8003658:	701a      	strb	r2, [r3, #0]
    spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 800365a:	88bb      	ldrh	r3, [r7, #4]
 800365c:	b2da      	uxtb	r2, r3
 800365e:	4b0b      	ldr	r3, [pc, #44]	; (800368c <DRV_CANFDSPI_ReadByte+0x60>)
 8003660:	705a      	strb	r2, [r3, #1]
    spiTransmitBuffer[2] = 0;
 8003662:	4b0a      	ldr	r3, [pc, #40]	; (800368c <DRV_CANFDSPI_ReadByte+0x60>)
 8003664:	2200      	movs	r2, #0
 8003666:	709a      	strb	r2, [r3, #2]

    spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);
 8003668:	89fb      	ldrh	r3, [r7, #14]
 800366a:	79f8      	ldrb	r0, [r7, #7]
 800366c:	4a08      	ldr	r2, [pc, #32]	; (8003690 <DRV_CANFDSPI_ReadByte+0x64>)
 800366e:	4907      	ldr	r1, [pc, #28]	; (800368c <DRV_CANFDSPI_ReadByte+0x60>)
 8003670:	f002 fa08 	bl	8005a84 <DRV_SPI_TransferData>
 8003674:	4603      	mov	r3, r0
 8003676:	737b      	strb	r3, [r7, #13]

    // Update data
    *rxd = spiReceiveBuffer[2];
 8003678:	4b05      	ldr	r3, [pc, #20]	; (8003690 <DRV_CANFDSPI_ReadByte+0x64>)
 800367a:	789a      	ldrb	r2, [r3, #2]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	701a      	strb	r2, [r3, #0]

    return spiTransferError;
 8003680:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 8003684:	4618      	mov	r0, r3
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	200002f8 	.word	0x200002f8
 8003690:	2000035c 	.word	0x2000035c

08003694 <DRV_CANFDSPI_WriteByte>:

    return spiTransferError_ReadByte;
}

int8_t DRV_CANFDSPI_WriteByte(CANFDSPI_MODULE_ID index, uint16_t address, uint8_t txd)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	4603      	mov	r3, r0
 800369c:	71fb      	strb	r3, [r7, #7]
 800369e:	460b      	mov	r3, r1
 80036a0:	80bb      	strh	r3, [r7, #4]
 80036a2:	4613      	mov	r3, r2
 80036a4:	71bb      	strb	r3, [r7, #6]
    uint16_t spiTransferSize = 3;
 80036a6:	2303      	movs	r3, #3
 80036a8:	81fb      	strh	r3, [r7, #14]
    int8_t spiTransferError = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	737b      	strb	r3, [r7, #13]

    // Compose command
    spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_WRITE << 4) + ((address >> 8) & 0xF));
 80036ae:	88bb      	ldrh	r3, [r7, #4]
 80036b0:	0a1b      	lsrs	r3, r3, #8
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	f003 030f 	and.w	r3, r3, #15
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	3320      	adds	r3, #32
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	4b0b      	ldr	r3, [pc, #44]	; (80036f0 <DRV_CANFDSPI_WriteByte+0x5c>)
 80036c2:	701a      	strb	r2, [r3, #0]
    spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 80036c4:	88bb      	ldrh	r3, [r7, #4]
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	4b09      	ldr	r3, [pc, #36]	; (80036f0 <DRV_CANFDSPI_WriteByte+0x5c>)
 80036ca:	705a      	strb	r2, [r3, #1]
    spiTransmitBuffer[2] = txd;
 80036cc:	4a08      	ldr	r2, [pc, #32]	; (80036f0 <DRV_CANFDSPI_WriteByte+0x5c>)
 80036ce:	79bb      	ldrb	r3, [r7, #6]
 80036d0:	7093      	strb	r3, [r2, #2]

    spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);
 80036d2:	89fb      	ldrh	r3, [r7, #14]
 80036d4:	79f8      	ldrb	r0, [r7, #7]
 80036d6:	4a07      	ldr	r2, [pc, #28]	; (80036f4 <DRV_CANFDSPI_WriteByte+0x60>)
 80036d8:	4905      	ldr	r1, [pc, #20]	; (80036f0 <DRV_CANFDSPI_WriteByte+0x5c>)
 80036da:	f002 f9d3 	bl	8005a84 <DRV_SPI_TransferData>
 80036de:	4603      	mov	r3, r0
 80036e0:	737b      	strb	r3, [r7, #13]

    return spiTransferError;
 80036e2:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	200002f8 	.word	0x200002f8
 80036f4:	2000035c 	.word	0x2000035c

080036f8 <DRV_CANFDSPI_WriteWord>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_WriteWord(CANFDSPI_MODULE_ID index, uint16_t address,
        uint32_t txd)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	4603      	mov	r3, r0
 8003700:	603a      	str	r2, [r7, #0]
 8003702:	71fb      	strb	r3, [r7, #7]
 8003704:	460b      	mov	r3, r1
 8003706:	80bb      	strh	r3, [r7, #4]
    uint8_t i;
    uint16_t spiTransferSize = 6;
 8003708:	2306      	movs	r3, #6
 800370a:	81bb      	strh	r3, [r7, #12]
    int8_t spiTransferError = 0;
 800370c:	2300      	movs	r3, #0
 800370e:	72fb      	strb	r3, [r7, #11]

    // Compose command
    spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_WRITE << 4) + ((address >> 8) & 0xF));
 8003710:	88bb      	ldrh	r3, [r7, #4]
 8003712:	0a1b      	lsrs	r3, r3, #8
 8003714:	b29b      	uxth	r3, r3
 8003716:	b2db      	uxtb	r3, r3
 8003718:	f003 030f 	and.w	r3, r3, #15
 800371c:	b2db      	uxtb	r3, r3
 800371e:	3320      	adds	r3, #32
 8003720:	b2da      	uxtb	r2, r3
 8003722:	4b13      	ldr	r3, [pc, #76]	; (8003770 <DRV_CANFDSPI_WriteWord+0x78>)
 8003724:	701a      	strb	r2, [r3, #0]
    spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 8003726:	88bb      	ldrh	r3, [r7, #4]
 8003728:	b2da      	uxtb	r2, r3
 800372a:	4b11      	ldr	r3, [pc, #68]	; (8003770 <DRV_CANFDSPI_WriteWord+0x78>)
 800372c:	705a      	strb	r2, [r3, #1]

    // Split word into 4 bytes and add them to buffer
    for (i = 0; i < 4; i++) {
 800372e:	2300      	movs	r3, #0
 8003730:	73fb      	strb	r3, [r7, #15]
 8003732:	e00b      	b.n	800374c <DRV_CANFDSPI_WriteWord+0x54>
        spiTransmitBuffer[i + 2] = (uint8_t) ((txd >> (i * 8)) & 0xFF);
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	40da      	lsrs	r2, r3
 800373c:	7bfb      	ldrb	r3, [r7, #15]
 800373e:	3302      	adds	r3, #2
 8003740:	b2d1      	uxtb	r1, r2
 8003742:	4a0b      	ldr	r2, [pc, #44]	; (8003770 <DRV_CANFDSPI_WriteWord+0x78>)
 8003744:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 4; i++) {
 8003746:	7bfb      	ldrb	r3, [r7, #15]
 8003748:	3301      	adds	r3, #1
 800374a:	73fb      	strb	r3, [r7, #15]
 800374c:	7bfb      	ldrb	r3, [r7, #15]
 800374e:	2b03      	cmp	r3, #3
 8003750:	d9f0      	bls.n	8003734 <DRV_CANFDSPI_WriteWord+0x3c>
    }

    spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);
 8003752:	89bb      	ldrh	r3, [r7, #12]
 8003754:	79f8      	ldrb	r0, [r7, #7]
 8003756:	4a07      	ldr	r2, [pc, #28]	; (8003774 <DRV_CANFDSPI_WriteWord+0x7c>)
 8003758:	4905      	ldr	r1, [pc, #20]	; (8003770 <DRV_CANFDSPI_WriteWord+0x78>)
 800375a:	f002 f993 	bl	8005a84 <DRV_SPI_TransferData>
 800375e:	4603      	mov	r3, r0
 8003760:	72fb      	strb	r3, [r7, #11]

    return spiTransferError;
 8003762:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8003766:	4618      	mov	r0, r3
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	200002f8 	.word	0x200002f8
 8003774:	2000035c 	.word	0x2000035c

08003778 <DRV_CANFDSPI_ReadHalfWord>:

int8_t DRV_CANFDSPI_ReadHalfWord(CANFDSPI_MODULE_ID index, uint16_t address, uint16_t *rxd)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	603a      	str	r2, [r7, #0]
 8003782:	71fb      	strb	r3, [r7, #7]
 8003784:	460b      	mov	r3, r1
 8003786:	80bb      	strh	r3, [r7, #4]
    uint8_t i;
    uint32_t x;
    uint16_t spiTransferSize = 4;
 8003788:	2304      	movs	r3, #4
 800378a:	82bb      	strh	r3, [r7, #20]
    int8_t spiTransferError = 0;
 800378c:	2300      	movs	r3, #0
 800378e:	74fb      	strb	r3, [r7, #19]

    // Compose command
    spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_READ << 4) + ((address >> 8) & 0xF));
 8003790:	88bb      	ldrh	r3, [r7, #4]
 8003792:	0a1b      	lsrs	r3, r3, #8
 8003794:	b29b      	uxth	r3, r3
 8003796:	b2db      	uxtb	r3, r3
 8003798:	f003 030f 	and.w	r3, r3, #15
 800379c:	b2db      	uxtb	r3, r3
 800379e:	3330      	adds	r3, #48	; 0x30
 80037a0:	b2da      	uxtb	r2, r3
 80037a2:	4b1c      	ldr	r3, [pc, #112]	; (8003814 <DRV_CANFDSPI_ReadHalfWord+0x9c>)
 80037a4:	701a      	strb	r2, [r3, #0]
    spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 80037a6:	88bb      	ldrh	r3, [r7, #4]
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	4b1a      	ldr	r3, [pc, #104]	; (8003814 <DRV_CANFDSPI_ReadHalfWord+0x9c>)
 80037ac:	705a      	strb	r2, [r3, #1]

    spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);
 80037ae:	8abb      	ldrh	r3, [r7, #20]
 80037b0:	79f8      	ldrb	r0, [r7, #7]
 80037b2:	4a19      	ldr	r2, [pc, #100]	; (8003818 <DRV_CANFDSPI_ReadHalfWord+0xa0>)
 80037b4:	4917      	ldr	r1, [pc, #92]	; (8003814 <DRV_CANFDSPI_ReadHalfWord+0x9c>)
 80037b6:	f002 f965 	bl	8005a84 <DRV_SPI_TransferData>
 80037ba:	4603      	mov	r3, r0
 80037bc:	74fb      	strb	r3, [r7, #19]
    if (spiTransferError) {
 80037be:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <DRV_CANFDSPI_ReadHalfWord+0x54>
        return spiTransferError;
 80037c6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80037ca:	e01e      	b.n	800380a <DRV_CANFDSPI_ReadHalfWord+0x92>
    }

    // Update data
    *rxd = 0;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	2200      	movs	r2, #0
 80037d0:	801a      	strh	r2, [r3, #0]
    for (i = 2; i < 4; i++) {
 80037d2:	2302      	movs	r3, #2
 80037d4:	75fb      	strb	r3, [r7, #23]
 80037d6:	e013      	b.n	8003800 <DRV_CANFDSPI_ReadHalfWord+0x88>
        x = (uint32_t) spiReceiveBuffer[i];
 80037d8:	7dfb      	ldrb	r3, [r7, #23]
 80037da:	4a0f      	ldr	r2, [pc, #60]	; (8003818 <DRV_CANFDSPI_ReadHalfWord+0xa0>)
 80037dc:	5cd3      	ldrb	r3, [r2, r3]
 80037de:	60fb      	str	r3, [r7, #12]
        *rxd += x << ((i - 2)*8);
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	881a      	ldrh	r2, [r3, #0]
 80037e4:	7dfb      	ldrb	r3, [r7, #23]
 80037e6:	3b02      	subs	r3, #2
 80037e8:	00db      	lsls	r3, r3, #3
 80037ea:	68f9      	ldr	r1, [r7, #12]
 80037ec:	fa01 f303 	lsl.w	r3, r1, r3
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	4413      	add	r3, r2
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	801a      	strh	r2, [r3, #0]
    for (i = 2; i < 4; i++) {
 80037fa:	7dfb      	ldrb	r3, [r7, #23]
 80037fc:	3301      	adds	r3, #1
 80037fe:	75fb      	strb	r3, [r7, #23]
 8003800:	7dfb      	ldrb	r3, [r7, #23]
 8003802:	2b03      	cmp	r3, #3
 8003804:	d9e8      	bls.n	80037d8 <DRV_CANFDSPI_ReadHalfWord+0x60>
    }

    return spiTransferError;
 8003806:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3718      	adds	r7, #24
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	200002f8 	.word	0x200002f8
 8003818:	2000035c 	.word	0x2000035c

0800381c <DRV_CANFDSPI_WriteHalfWord>:

int8_t DRV_CANFDSPI_WriteHalfWord(CANFDSPI_MODULE_ID index, uint16_t address,
        uint16_t txd)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	71fb      	strb	r3, [r7, #7]
 8003826:	460b      	mov	r3, r1
 8003828:	80bb      	strh	r3, [r7, #4]
 800382a:	4613      	mov	r3, r2
 800382c:	807b      	strh	r3, [r7, #2]
    uint8_t i;
    uint16_t spiTransferSize = 4;
 800382e:	2304      	movs	r3, #4
 8003830:	81bb      	strh	r3, [r7, #12]
    int8_t spiTransferError = 0;
 8003832:	2300      	movs	r3, #0
 8003834:	72fb      	strb	r3, [r7, #11]

    // Compose command
    spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_WRITE << 4) + ((address >> 8) & 0xF));
 8003836:	88bb      	ldrh	r3, [r7, #4]
 8003838:	0a1b      	lsrs	r3, r3, #8
 800383a:	b29b      	uxth	r3, r3
 800383c:	b2db      	uxtb	r3, r3
 800383e:	f003 030f 	and.w	r3, r3, #15
 8003842:	b2db      	uxtb	r3, r3
 8003844:	3320      	adds	r3, #32
 8003846:	b2da      	uxtb	r2, r3
 8003848:	4b12      	ldr	r3, [pc, #72]	; (8003894 <DRV_CANFDSPI_WriteHalfWord+0x78>)
 800384a:	701a      	strb	r2, [r3, #0]
    spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 800384c:	88bb      	ldrh	r3, [r7, #4]
 800384e:	b2da      	uxtb	r2, r3
 8003850:	4b10      	ldr	r3, [pc, #64]	; (8003894 <DRV_CANFDSPI_WriteHalfWord+0x78>)
 8003852:	705a      	strb	r2, [r3, #1]

    // Split word into 2 bytes and add them to buffer
    for (i = 0; i < 2; i++) {
 8003854:	2300      	movs	r3, #0
 8003856:	73fb      	strb	r3, [r7, #15]
 8003858:	e00b      	b.n	8003872 <DRV_CANFDSPI_WriteHalfWord+0x56>
        spiTransmitBuffer[i + 2] = (uint8_t) ((txd >> (i * 8)) & 0xFF);
 800385a:	887a      	ldrh	r2, [r7, #2]
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	00db      	lsls	r3, r3, #3
 8003860:	411a      	asrs	r2, r3
 8003862:	7bfb      	ldrb	r3, [r7, #15]
 8003864:	3302      	adds	r3, #2
 8003866:	b2d1      	uxtb	r1, r2
 8003868:	4a0a      	ldr	r2, [pc, #40]	; (8003894 <DRV_CANFDSPI_WriteHalfWord+0x78>)
 800386a:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 2; i++) {
 800386c:	7bfb      	ldrb	r3, [r7, #15]
 800386e:	3301      	adds	r3, #1
 8003870:	73fb      	strb	r3, [r7, #15]
 8003872:	7bfb      	ldrb	r3, [r7, #15]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d9f0      	bls.n	800385a <DRV_CANFDSPI_WriteHalfWord+0x3e>
    }

    spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);
 8003878:	89bb      	ldrh	r3, [r7, #12]
 800387a:	79f8      	ldrb	r0, [r7, #7]
 800387c:	4a06      	ldr	r2, [pc, #24]	; (8003898 <DRV_CANFDSPI_WriteHalfWord+0x7c>)
 800387e:	4905      	ldr	r1, [pc, #20]	; (8003894 <DRV_CANFDSPI_WriteHalfWord+0x78>)
 8003880:	f002 f900 	bl	8005a84 <DRV_SPI_TransferData>
 8003884:	4603      	mov	r3, r0
 8003886:	72fb      	strb	r3, [r7, #11]

    return spiTransferError;
 8003888:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	200002f8 	.word	0x200002f8
 8003898:	2000035c 	.word	0x2000035c

0800389c <DRV_CANFDSPI_ReadByteArray>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_ReadByteArray(CANFDSPI_MODULE_ID index, uint16_t address,
        uint8_t *rxd, uint16_t nBytes)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60ba      	str	r2, [r7, #8]
 80038a4:	461a      	mov	r2, r3
 80038a6:	4603      	mov	r3, r0
 80038a8:	73fb      	strb	r3, [r7, #15]
 80038aa:	460b      	mov	r3, r1
 80038ac:	81bb      	strh	r3, [r7, #12]
 80038ae:	4613      	mov	r3, r2
 80038b0:	80fb      	strh	r3, [r7, #6]
    uint16_t i;
    uint16_t spiTransferSize = nBytes + 2;
 80038b2:	88fb      	ldrh	r3, [r7, #6]
 80038b4:	3302      	adds	r3, #2
 80038b6:	82bb      	strh	r3, [r7, #20]
    int8_t spiTransferError = 0;
 80038b8:	2300      	movs	r3, #0
 80038ba:	74fb      	strb	r3, [r7, #19]

    // Compose command
    spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_READ << 4) + ((address >> 8) & 0xF));
 80038bc:	89bb      	ldrh	r3, [r7, #12]
 80038be:	0a1b      	lsrs	r3, r3, #8
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	f003 030f 	and.w	r3, r3, #15
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	3330      	adds	r3, #48	; 0x30
 80038cc:	b2da      	uxtb	r2, r3
 80038ce:	4b1a      	ldr	r3, [pc, #104]	; (8003938 <DRV_CANFDSPI_ReadByteArray+0x9c>)
 80038d0:	701a      	strb	r2, [r3, #0]
    spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 80038d2:	89bb      	ldrh	r3, [r7, #12]
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	4b18      	ldr	r3, [pc, #96]	; (8003938 <DRV_CANFDSPI_ReadByteArray+0x9c>)
 80038d8:	705a      	strb	r2, [r3, #1]

    // Clear data
    for (i = 2; i < spiTransferSize; i++) {
 80038da:	2302      	movs	r3, #2
 80038dc:	82fb      	strh	r3, [r7, #22]
 80038de:	e006      	b.n	80038ee <DRV_CANFDSPI_ReadByteArray+0x52>
        spiTransmitBuffer[i] = 0;
 80038e0:	8afb      	ldrh	r3, [r7, #22]
 80038e2:	4a15      	ldr	r2, [pc, #84]	; (8003938 <DRV_CANFDSPI_ReadByteArray+0x9c>)
 80038e4:	2100      	movs	r1, #0
 80038e6:	54d1      	strb	r1, [r2, r3]
    for (i = 2; i < spiTransferSize; i++) {
 80038e8:	8afb      	ldrh	r3, [r7, #22]
 80038ea:	3301      	adds	r3, #1
 80038ec:	82fb      	strh	r3, [r7, #22]
 80038ee:	8afa      	ldrh	r2, [r7, #22]
 80038f0:	8abb      	ldrh	r3, [r7, #20]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d3f4      	bcc.n	80038e0 <DRV_CANFDSPI_ReadByteArray+0x44>
    }

    spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);
 80038f6:	8abb      	ldrh	r3, [r7, #20]
 80038f8:	7bf8      	ldrb	r0, [r7, #15]
 80038fa:	4a10      	ldr	r2, [pc, #64]	; (800393c <DRV_CANFDSPI_ReadByteArray+0xa0>)
 80038fc:	490e      	ldr	r1, [pc, #56]	; (8003938 <DRV_CANFDSPI_ReadByteArray+0x9c>)
 80038fe:	f002 f8c1 	bl	8005a84 <DRV_SPI_TransferData>
 8003902:	4603      	mov	r3, r0
 8003904:	74fb      	strb	r3, [r7, #19]

    // Update data
    for (i = 0; i < nBytes; i++) {
 8003906:	2300      	movs	r3, #0
 8003908:	82fb      	strh	r3, [r7, #22]
 800390a:	e00a      	b.n	8003922 <DRV_CANFDSPI_ReadByteArray+0x86>
        rxd[i] = spiReceiveBuffer[i + 2];
 800390c:	8afb      	ldrh	r3, [r7, #22]
 800390e:	1c9a      	adds	r2, r3, #2
 8003910:	8afb      	ldrh	r3, [r7, #22]
 8003912:	68b9      	ldr	r1, [r7, #8]
 8003914:	440b      	add	r3, r1
 8003916:	4909      	ldr	r1, [pc, #36]	; (800393c <DRV_CANFDSPI_ReadByteArray+0xa0>)
 8003918:	5c8a      	ldrb	r2, [r1, r2]
 800391a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < nBytes; i++) {
 800391c:	8afb      	ldrh	r3, [r7, #22]
 800391e:	3301      	adds	r3, #1
 8003920:	82fb      	strh	r3, [r7, #22]
 8003922:	8afa      	ldrh	r2, [r7, #22]
 8003924:	88fb      	ldrh	r3, [r7, #6]
 8003926:	429a      	cmp	r2, r3
 8003928:	d3f0      	bcc.n	800390c <DRV_CANFDSPI_ReadByteArray+0x70>
    }

    return spiTransferError;
 800392a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	200002f8 	.word	0x200002f8
 800393c:	2000035c 	.word	0x2000035c

08003940 <DRV_CANFDSPI_WriteByteArray>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_WriteByteArray(CANFDSPI_MODULE_ID index, uint16_t address,
        uint8_t *txd, uint16_t nBytes)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
 8003946:	60ba      	str	r2, [r7, #8]
 8003948:	461a      	mov	r2, r3
 800394a:	4603      	mov	r3, r0
 800394c:	73fb      	strb	r3, [r7, #15]
 800394e:	460b      	mov	r3, r1
 8003950:	81bb      	strh	r3, [r7, #12]
 8003952:	4613      	mov	r3, r2
 8003954:	80fb      	strh	r3, [r7, #6]
    uint16_t i;
    uint16_t spiTransferSize = nBytes + 2;
 8003956:	88fb      	ldrh	r3, [r7, #6]
 8003958:	3302      	adds	r3, #2
 800395a:	82bb      	strh	r3, [r7, #20]
    int8_t spiTransferError = 0;
 800395c:	2300      	movs	r3, #0
 800395e:	74fb      	strb	r3, [r7, #19]

    // Compose command
    spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_WRITE << 4) + ((address >> 8) & 0xF));
 8003960:	89bb      	ldrh	r3, [r7, #12]
 8003962:	0a1b      	lsrs	r3, r3, #8
 8003964:	b29b      	uxth	r3, r3
 8003966:	b2db      	uxtb	r3, r3
 8003968:	f003 030f 	and.w	r3, r3, #15
 800396c:	b2db      	uxtb	r3, r3
 800396e:	3320      	adds	r3, #32
 8003970:	b2da      	uxtb	r2, r3
 8003972:	4b13      	ldr	r3, [pc, #76]	; (80039c0 <DRV_CANFDSPI_WriteByteArray+0x80>)
 8003974:	701a      	strb	r2, [r3, #0]
    spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 8003976:	89bb      	ldrh	r3, [r7, #12]
 8003978:	b2da      	uxtb	r2, r3
 800397a:	4b11      	ldr	r3, [pc, #68]	; (80039c0 <DRV_CANFDSPI_WriteByteArray+0x80>)
 800397c:	705a      	strb	r2, [r3, #1]

    // Add data
    for (i = 2; i < spiTransferSize; i++) {
 800397e:	2302      	movs	r3, #2
 8003980:	82fb      	strh	r3, [r7, #22]
 8003982:	e00a      	b.n	800399a <DRV_CANFDSPI_WriteByteArray+0x5a>
        spiTransmitBuffer[i] = txd[i - 2];
 8003984:	8afb      	ldrh	r3, [r7, #22]
 8003986:	3b02      	subs	r3, #2
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	441a      	add	r2, r3
 800398c:	8afb      	ldrh	r3, [r7, #22]
 800398e:	7811      	ldrb	r1, [r2, #0]
 8003990:	4a0b      	ldr	r2, [pc, #44]	; (80039c0 <DRV_CANFDSPI_WriteByteArray+0x80>)
 8003992:	54d1      	strb	r1, [r2, r3]
    for (i = 2; i < spiTransferSize; i++) {
 8003994:	8afb      	ldrh	r3, [r7, #22]
 8003996:	3301      	adds	r3, #1
 8003998:	82fb      	strh	r3, [r7, #22]
 800399a:	8afa      	ldrh	r2, [r7, #22]
 800399c:	8abb      	ldrh	r3, [r7, #20]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d3f0      	bcc.n	8003984 <DRV_CANFDSPI_WriteByteArray+0x44>
    }

    spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);
 80039a2:	8abb      	ldrh	r3, [r7, #20]
 80039a4:	7bf8      	ldrb	r0, [r7, #15]
 80039a6:	4a07      	ldr	r2, [pc, #28]	; (80039c4 <DRV_CANFDSPI_WriteByteArray+0x84>)
 80039a8:	4905      	ldr	r1, [pc, #20]	; (80039c0 <DRV_CANFDSPI_WriteByteArray+0x80>)
 80039aa:	f002 f86b 	bl	8005a84 <DRV_SPI_TransferData>
 80039ae:	4603      	mov	r3, r0
 80039b0:	74fb      	strb	r3, [r7, #19]

    return spiTransferError;
 80039b2:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	200002f8 	.word	0x200002f8
 80039c4:	2000035c 	.word	0x2000035c

080039c8 <DRV_CANFDSPI_ReadWordArray>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_ReadWordArray(CANFDSPI_MODULE_ID index, uint16_t address,
        uint32_t *rxd, uint16_t nWords)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b088      	sub	sp, #32
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60ba      	str	r2, [r7, #8]
 80039d0:	461a      	mov	r2, r3
 80039d2:	4603      	mov	r3, r0
 80039d4:	73fb      	strb	r3, [r7, #15]
 80039d6:	460b      	mov	r3, r1
 80039d8:	81bb      	strh	r3, [r7, #12]
 80039da:	4613      	mov	r3, r2
 80039dc:	80fb      	strh	r3, [r7, #6]
    uint16_t i, j, n;
    REG_t w;
    uint16_t spiTransferSize = nWords * 4 + 2;
 80039de:	88fb      	ldrh	r3, [r7, #6]
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	3302      	adds	r3, #2
 80039e6:	833b      	strh	r3, [r7, #24]
    int8_t spiTransferError = 0;
 80039e8:	2300      	movs	r3, #0
 80039ea:	75fb      	strb	r3, [r7, #23]

    // Compose command
    spiTransmitBuffer[0] = (cINSTRUCTION_READ << 4) + ((address >> 8) & 0xF);
 80039ec:	89bb      	ldrh	r3, [r7, #12]
 80039ee:	0a1b      	lsrs	r3, r3, #8
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	f003 030f 	and.w	r3, r3, #15
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	3330      	adds	r3, #48	; 0x30
 80039fc:	b2da      	uxtb	r2, r3
 80039fe:	4b28      	ldr	r3, [pc, #160]	; (8003aa0 <DRV_CANFDSPI_ReadWordArray+0xd8>)
 8003a00:	701a      	strb	r2, [r3, #0]
    spiTransmitBuffer[1] = address & 0xFF;
 8003a02:	89bb      	ldrh	r3, [r7, #12]
 8003a04:	b2da      	uxtb	r2, r3
 8003a06:	4b26      	ldr	r3, [pc, #152]	; (8003aa0 <DRV_CANFDSPI_ReadWordArray+0xd8>)
 8003a08:	705a      	strb	r2, [r3, #1]

    // Clear data
    for (i = 2; i < spiTransferSize; i++) {
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	83fb      	strh	r3, [r7, #30]
 8003a0e:	e006      	b.n	8003a1e <DRV_CANFDSPI_ReadWordArray+0x56>
        spiTransmitBuffer[i] = 0;
 8003a10:	8bfb      	ldrh	r3, [r7, #30]
 8003a12:	4a23      	ldr	r2, [pc, #140]	; (8003aa0 <DRV_CANFDSPI_ReadWordArray+0xd8>)
 8003a14:	2100      	movs	r1, #0
 8003a16:	54d1      	strb	r1, [r2, r3]
    for (i = 2; i < spiTransferSize; i++) {
 8003a18:	8bfb      	ldrh	r3, [r7, #30]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	83fb      	strh	r3, [r7, #30]
 8003a1e:	8bfa      	ldrh	r2, [r7, #30]
 8003a20:	8b3b      	ldrh	r3, [r7, #24]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d3f4      	bcc.n	8003a10 <DRV_CANFDSPI_ReadWordArray+0x48>
    }

    spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);
 8003a26:	8b3b      	ldrh	r3, [r7, #24]
 8003a28:	7bf8      	ldrb	r0, [r7, #15]
 8003a2a:	4a1e      	ldr	r2, [pc, #120]	; (8003aa4 <DRV_CANFDSPI_ReadWordArray+0xdc>)
 8003a2c:	491c      	ldr	r1, [pc, #112]	; (8003aa0 <DRV_CANFDSPI_ReadWordArray+0xd8>)
 8003a2e:	f002 f829 	bl	8005a84 <DRV_SPI_TransferData>
 8003a32:	4603      	mov	r3, r0
 8003a34:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8003a36:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d002      	beq.n	8003a44 <DRV_CANFDSPI_ReadWordArray+0x7c>
        return spiTransferError;
 8003a3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a42:	e029      	b.n	8003a98 <DRV_CANFDSPI_ReadWordArray+0xd0>
    }

    // Convert Byte array to Word array
    n = 2;
 8003a44:	2302      	movs	r3, #2
 8003a46:	837b      	strh	r3, [r7, #26]
    for (i = 0; i < nWords; i++) {
 8003a48:	2300      	movs	r3, #0
 8003a4a:	83fb      	strh	r3, [r7, #30]
 8003a4c:	e01e      	b.n	8003a8c <DRV_CANFDSPI_ReadWordArray+0xc4>
        w.word = 0;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	613b      	str	r3, [r7, #16]
        for (j = 0; j < 4; j++, n++) {
 8003a52:	2300      	movs	r3, #0
 8003a54:	83bb      	strh	r3, [r7, #28]
 8003a56:	e00d      	b.n	8003a74 <DRV_CANFDSPI_ReadWordArray+0xac>
            w.byte[j] = spiReceiveBuffer[n];
 8003a58:	8b7a      	ldrh	r2, [r7, #26]
 8003a5a:	8bbb      	ldrh	r3, [r7, #28]
 8003a5c:	4911      	ldr	r1, [pc, #68]	; (8003aa4 <DRV_CANFDSPI_ReadWordArray+0xdc>)
 8003a5e:	5c8a      	ldrb	r2, [r1, r2]
 8003a60:	3320      	adds	r3, #32
 8003a62:	443b      	add	r3, r7
 8003a64:	f803 2c10 	strb.w	r2, [r3, #-16]
        for (j = 0; j < 4; j++, n++) {
 8003a68:	8bbb      	ldrh	r3, [r7, #28]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	83bb      	strh	r3, [r7, #28]
 8003a6e:	8b7b      	ldrh	r3, [r7, #26]
 8003a70:	3301      	adds	r3, #1
 8003a72:	837b      	strh	r3, [r7, #26]
 8003a74:	8bbb      	ldrh	r3, [r7, #28]
 8003a76:	2b03      	cmp	r3, #3
 8003a78:	d9ee      	bls.n	8003a58 <DRV_CANFDSPI_ReadWordArray+0x90>
        }
        rxd[i] = w.word;
 8003a7a:	8bfb      	ldrh	r3, [r7, #30]
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	68ba      	ldr	r2, [r7, #8]
 8003a80:	4413      	add	r3, r2
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	601a      	str	r2, [r3, #0]
    for (i = 0; i < nWords; i++) {
 8003a86:	8bfb      	ldrh	r3, [r7, #30]
 8003a88:	3301      	adds	r3, #1
 8003a8a:	83fb      	strh	r3, [r7, #30]
 8003a8c:	8bfa      	ldrh	r2, [r7, #30]
 8003a8e:	88fb      	ldrh	r3, [r7, #6]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d3dc      	bcc.n	8003a4e <DRV_CANFDSPI_ReadWordArray+0x86>
    }

    return spiTransferError;
 8003a94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3720      	adds	r7, #32
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	200002f8 	.word	0x200002f8
 8003aa4:	2000035c 	.word	0x2000035c

08003aa8 <DRV_CANFDSPI_Configure>:
// *****************************************************************************
// *****************************************************************************
// Section: Configuration

int8_t DRV_CANFDSPI_Configure(CANFDSPI_MODULE_ID index, CAN_CONFIG* config)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	4603      	mov	r3, r0
 8003ab0:	6039      	str	r1, [r7, #0]
 8003ab2:	71fb      	strb	r3, [r7, #7]
    REG_CiCON ciCon;
    int8_t spiTransferError = 0;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	73fb      	strb	r3, [r7, #15]

    ciCon.word = canControlResetValues[cREGADDR_CiCON / 4];
 8003ab8:	4b41      	ldr	r3, [pc, #260]	; (8003bc0 <DRV_CANFDSPI_Configure+0x118>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	60bb      	str	r3, [r7, #8]

    ciCon.bF.DNetFilterCount = config->DNetFilterCount;
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	7a3b      	ldrb	r3, [r7, #8]
 8003aca:	f362 0304 	bfi	r3, r2, #0, #5
 8003ace:	723b      	strb	r3, [r7, #8]
    ciCon.bF.IsoCrcEnable = config->IsoCrcEnable;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	7a3b      	ldrb	r3, [r7, #8]
 8003adc:	f362 1345 	bfi	r3, r2, #5, #1
 8003ae0:	723b      	strb	r3, [r7, #8]
    ciCon.bF.ProtocolExceptionEventDisable = config->ProtocolExpectionEventDisable;
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	7a3b      	ldrb	r3, [r7, #8]
 8003aee:	f362 1386 	bfi	r3, r2, #6, #1
 8003af2:	723b      	strb	r3, [r7, #8]
    ciCon.bF.WakeUpFilterEnable = config->WakeUpFilterEnable;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003afc:	b2da      	uxtb	r2, r3
 8003afe:	7a7b      	ldrb	r3, [r7, #9]
 8003b00:	f362 0300 	bfi	r3, r2, #0, #1
 8003b04:	727b      	strb	r3, [r7, #9]
    ciCon.bF.WakeUpFilterTime = config->WakeUpFilterTime;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	785b      	ldrb	r3, [r3, #1]
 8003b0a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8003b0e:	b2da      	uxtb	r2, r3
 8003b10:	7a7b      	ldrb	r3, [r7, #9]
 8003b12:	f362 0342 	bfi	r3, r2, #1, #2
 8003b16:	727b      	strb	r3, [r7, #9]
    ciCon.bF.BitRateSwitchDisable = config->BitRateSwitchDisable;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	785b      	ldrb	r3, [r3, #1]
 8003b1c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	7a7b      	ldrb	r3, [r7, #9]
 8003b24:	f362 1304 	bfi	r3, r2, #4, #1
 8003b28:	727b      	strb	r3, [r7, #9]
    ciCon.bF.RestrictReTxAttempts = config->RestrictReTxAttempts;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	785b      	ldrb	r3, [r3, #1]
 8003b2e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003b32:	b2da      	uxtb	r2, r3
 8003b34:	7abb      	ldrb	r3, [r7, #10]
 8003b36:	f362 0300 	bfi	r3, r2, #0, #1
 8003b3a:	72bb      	strb	r3, [r7, #10]
    ciCon.bF.EsiInGatewayMode = config->EsiInGatewayMode;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	785b      	ldrb	r3, [r3, #1]
 8003b40:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	7abb      	ldrb	r3, [r7, #10]
 8003b48:	f362 0341 	bfi	r3, r2, #1, #1
 8003b4c:	72bb      	strb	r3, [r7, #10]
    ciCon.bF.SystemErrorToListenOnly = config->SystemErrorToListenOnly;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	785b      	ldrb	r3, [r3, #1]
 8003b52:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	7abb      	ldrb	r3, [r7, #10]
 8003b5a:	f362 0382 	bfi	r3, r2, #2, #1
 8003b5e:	72bb      	strb	r3, [r7, #10]
    ciCon.bF.StoreInTEF = config->StoreInTEF;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	785b      	ldrb	r3, [r3, #1]
 8003b64:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	7abb      	ldrb	r3, [r7, #10]
 8003b6c:	f362 03c3 	bfi	r3, r2, #3, #1
 8003b70:	72bb      	strb	r3, [r7, #10]
    ciCon.bF.TXQEnable = config->TXQEnable;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	785b      	ldrb	r3, [r3, #1]
 8003b76:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003b7a:	b2da      	uxtb	r2, r3
 8003b7c:	7abb      	ldrb	r3, [r7, #10]
 8003b7e:	f362 1304 	bfi	r3, r2, #4, #1
 8003b82:	72bb      	strb	r3, [r7, #10]
    ciCon.bF.TxBandWidthSharing = config->TxBandWidthSharing;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	789b      	ldrb	r3, [r3, #2]
 8003b88:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	7afb      	ldrb	r3, [r7, #11]
 8003b90:	f362 1307 	bfi	r3, r2, #4, #4
 8003b94:	72fb      	strb	r3, [r7, #11]

    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiCON, ciCon.word);
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	79fb      	ldrb	r3, [r7, #7]
 8003b9a:	2100      	movs	r1, #0
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7ff fdab 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8003ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d002      	beq.n	8003bb4 <DRV_CANFDSPI_Configure+0x10c>
        return -1;
 8003bae:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb2:	e001      	b.n	8003bb8 <DRV_CANFDSPI_Configure+0x110>
    }

    return spiTransferError;
 8003bb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	2000000c 	.word	0x2000000c

08003bc4 <DRV_CANFDSPI_ConfigureObjectReset>:

int8_t DRV_CANFDSPI_ConfigureObjectReset(CAN_CONFIG* config)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
    REG_CiCON ciCon;
    ciCon.word = canControlResetValues[cREGADDR_CiCON / 4];
 8003bcc:	4b3a      	ldr	r3, [pc, #232]	; (8003cb8 <DRV_CANFDSPI_ConfigureObjectReset+0xf4>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	60fb      	str	r3, [r7, #12]

    config->DNetFilterCount = ciCon.bF.DNetFilterCount;
 8003bd2:	7b3b      	ldrb	r3, [r7, #12]
 8003bd4:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8003bd8:	b2d9      	uxtb	r1, r3
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	7813      	ldrb	r3, [r2, #0]
 8003bde:	f361 0304 	bfi	r3, r1, #0, #5
 8003be2:	7013      	strb	r3, [r2, #0]
    config->IsoCrcEnable = ciCon.bF.IsoCrcEnable;
 8003be4:	7b3b      	ldrb	r3, [r7, #12]
 8003be6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003bea:	b2d9      	uxtb	r1, r3
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	7813      	ldrb	r3, [r2, #0]
 8003bf0:	f361 1345 	bfi	r3, r1, #5, #1
 8003bf4:	7013      	strb	r3, [r2, #0]
    config->ProtocolExpectionEventDisable = ciCon.bF.ProtocolExceptionEventDisable;
 8003bf6:	7b3b      	ldrb	r3, [r7, #12]
 8003bf8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003bfc:	b2d9      	uxtb	r1, r3
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	7813      	ldrb	r3, [r2, #0]
 8003c02:	f361 1386 	bfi	r3, r1, #6, #1
 8003c06:	7013      	strb	r3, [r2, #0]
    config->WakeUpFilterEnable = ciCon.bF.WakeUpFilterEnable;
 8003c08:	7b7b      	ldrb	r3, [r7, #13]
 8003c0a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003c0e:	b2d9      	uxtb	r1, r3
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	7813      	ldrb	r3, [r2, #0]
 8003c14:	f361 13c7 	bfi	r3, r1, #7, #1
 8003c18:	7013      	strb	r3, [r2, #0]
    config->WakeUpFilterTime = ciCon.bF.WakeUpFilterTime;
 8003c1a:	7b7b      	ldrb	r3, [r7, #13]
 8003c1c:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8003c20:	b2d9      	uxtb	r1, r3
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	7853      	ldrb	r3, [r2, #1]
 8003c26:	f361 0301 	bfi	r3, r1, #0, #2
 8003c2a:	7053      	strb	r3, [r2, #1]
    config->BitRateSwitchDisable = ciCon.bF.BitRateSwitchDisable;
 8003c2c:	7b7b      	ldrb	r3, [r7, #13]
 8003c2e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003c32:	b2d9      	uxtb	r1, r3
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	7853      	ldrb	r3, [r2, #1]
 8003c38:	f361 0382 	bfi	r3, r1, #2, #1
 8003c3c:	7053      	strb	r3, [r2, #1]
    config->RestrictReTxAttempts = ciCon.bF.RestrictReTxAttempts;
 8003c3e:	7bbb      	ldrb	r3, [r7, #14]
 8003c40:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003c44:	b2d9      	uxtb	r1, r3
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	7853      	ldrb	r3, [r2, #1]
 8003c4a:	f361 03c3 	bfi	r3, r1, #3, #1
 8003c4e:	7053      	strb	r3, [r2, #1]
    config->EsiInGatewayMode = ciCon.bF.EsiInGatewayMode;
 8003c50:	7bbb      	ldrb	r3, [r7, #14]
 8003c52:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003c56:	b2d9      	uxtb	r1, r3
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	7853      	ldrb	r3, [r2, #1]
 8003c5c:	f361 1304 	bfi	r3, r1, #4, #1
 8003c60:	7053      	strb	r3, [r2, #1]
    config->SystemErrorToListenOnly = ciCon.bF.SystemErrorToListenOnly;
 8003c62:	7bbb      	ldrb	r3, [r7, #14]
 8003c64:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003c68:	b2d9      	uxtb	r1, r3
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	7853      	ldrb	r3, [r2, #1]
 8003c6e:	f361 1345 	bfi	r3, r1, #5, #1
 8003c72:	7053      	strb	r3, [r2, #1]
    config->StoreInTEF = ciCon.bF.StoreInTEF;
 8003c74:	7bbb      	ldrb	r3, [r7, #14]
 8003c76:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003c7a:	b2d9      	uxtb	r1, r3
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	7853      	ldrb	r3, [r2, #1]
 8003c80:	f361 1386 	bfi	r3, r1, #6, #1
 8003c84:	7053      	strb	r3, [r2, #1]
    config->TXQEnable = ciCon.bF.TXQEnable;
 8003c86:	7bbb      	ldrb	r3, [r7, #14]
 8003c88:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003c8c:	b2d9      	uxtb	r1, r3
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	7853      	ldrb	r3, [r2, #1]
 8003c92:	f361 13c7 	bfi	r3, r1, #7, #1
 8003c96:	7053      	strb	r3, [r2, #1]
    config->TxBandWidthSharing = ciCon.bF.TxBandWidthSharing;
 8003c98:	7bfb      	ldrb	r3, [r7, #15]
 8003c9a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003c9e:	b2d9      	uxtb	r1, r3
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	7893      	ldrb	r3, [r2, #2]
 8003ca4:	f361 0303 	bfi	r3, r1, #0, #4
 8003ca8:	7093      	strb	r3, [r2, #2]

    return 0;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3714      	adds	r7, #20
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr
 8003cb8:	2000000c 	.word	0x2000000c

08003cbc <DRV_CANFDSPI_OperationModeSelect>:
// *****************************************************************************
// Section: Operating mode

int8_t DRV_CANFDSPI_OperationModeSelect(CANFDSPI_MODULE_ID index,
        CAN_OPERATION_MODE opMode)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	460a      	mov	r2, r1
 8003cc6:	71fb      	strb	r3, [r7, #7]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	71bb      	strb	r3, [r7, #6]
    uint8_t d = 0;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	73bb      	strb	r3, [r7, #14]
    int8_t spiTransferError = 0;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	73fb      	strb	r3, [r7, #15]

    // Read
    spiTransferError = DRV_CANFDSPI_ReadByte(index, cREGADDR_CiCON + 3, &d);
 8003cd4:	f107 020e 	add.w	r2, r7, #14
 8003cd8:	79fb      	ldrb	r3, [r7, #7]
 8003cda:	2103      	movs	r1, #3
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff fca5 	bl	800362c <DRV_CANFDSPI_ReadByte>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8003ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d002      	beq.n	8003cf4 <DRV_CANFDSPI_OperationModeSelect+0x38>
        return -1;
 8003cee:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf2:	e01a      	b.n	8003d2a <DRV_CANFDSPI_OperationModeSelect+0x6e>
    }

    // Modify
    d &= ~0x07;
 8003cf4:	7bbb      	ldrb	r3, [r7, #14]
 8003cf6:	f023 0307 	bic.w	r3, r3, #7
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	73bb      	strb	r3, [r7, #14]
    d |= opMode;
 8003cfe:	7bba      	ldrb	r2, [r7, #14]
 8003d00:	79bb      	ldrb	r3, [r7, #6]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	73bb      	strb	r3, [r7, #14]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteByte(index, cREGADDR_CiCON + 3, d);
 8003d08:	7bba      	ldrb	r2, [r7, #14]
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	2103      	movs	r1, #3
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7ff fcc0 	bl	8003694 <DRV_CANFDSPI_WriteByte>
 8003d14:	4603      	mov	r3, r0
 8003d16:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8003d18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d002      	beq.n	8003d26 <DRV_CANFDSPI_OperationModeSelect+0x6a>
        return -2;
 8003d20:	f06f 0301 	mvn.w	r3, #1
 8003d24:	e001      	b.n	8003d2a <DRV_CANFDSPI_OperationModeSelect+0x6e>
    }

    return spiTransferError;
 8003d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
	...

08003d34 <DRV_CANFDSPI_TransmitChannelConfigure>:
// *****************************************************************************
// Section: CAN Transmit

int8_t DRV_CANFDSPI_TransmitChannelConfigure(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_CONFIG* config)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	603a      	str	r2, [r7, #0]
 8003d3e:	71fb      	strb	r3, [r7, #7]
 8003d40:	460b      	mov	r3, r1
 8003d42:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 8003d44:	2300      	movs	r3, #0
 8003d46:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	81bb      	strh	r3, [r7, #12]

    // Setup FIFO
    REG_CiFIFOCON ciFifoCon;
    ciFifoCon.word = canControlResetValues[cREGADDR_CiFIFOCON / 4 - 1];
 8003d4c:	4b25      	ldr	r3, [pc, #148]	; (8003de4 <DRV_CANFDSPI_TransmitChannelConfigure+0xb0>)
 8003d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d50:	60bb      	str	r3, [r7, #8]
    ciFifoCon.txBF.TxEnable = 1;
 8003d52:	7a3b      	ldrb	r3, [r7, #8]
 8003d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d58:	723b      	strb	r3, [r7, #8]
    ciFifoCon.txBF.FifoSize = config->FifoSize;
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	785b      	ldrb	r3, [r3, #1]
 8003d5e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	7afb      	ldrb	r3, [r7, #11]
 8003d66:	f362 0304 	bfi	r3, r2, #0, #5
 8003d6a:	72fb      	strb	r3, [r7, #11]
    ciFifoCon.txBF.PayLoadSize = config->PayLoadSize;
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	785b      	ldrb	r3, [r3, #1]
 8003d70:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	7afb      	ldrb	r3, [r7, #11]
 8003d78:	f362 1347 	bfi	r3, r2, #5, #3
 8003d7c:	72fb      	strb	r3, [r7, #11]
    ciFifoCon.txBF.TxAttempts = config->TxAttempts;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	7abb      	ldrb	r3, [r7, #10]
 8003d8a:	f362 1346 	bfi	r3, r2, #5, #2
 8003d8e:	72bb      	strb	r3, [r7, #10]
    ciFifoCon.txBF.TxPriority = config->TxPriority;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	7abb      	ldrb	r3, [r7, #10]
 8003d9c:	f362 0304 	bfi	r3, r2, #0, #5
 8003da0:	72bb      	strb	r3, [r7, #10]
    ciFifoCon.txBF.RTREnable = config->RTREnable;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	7a3b      	ldrb	r3, [r7, #8]
 8003dae:	f362 1386 	bfi	r3, r2, #6, #1
 8003db2:	723b      	strb	r3, [r7, #8]

    a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8003db4:	79bb      	ldrb	r3, [r7, #6]
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	0052      	lsls	r2, r2, #1
 8003dbc:	4413      	add	r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	3350      	adds	r3, #80	; 0x50
 8003dc4:	81bb      	strh	r3, [r7, #12]

    spiTransferError = DRV_CANFDSPI_WriteWord(index, a, ciFifoCon.word);
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	89b9      	ldrh	r1, [r7, #12]
 8003dca:	79fb      	ldrb	r3, [r7, #7]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7ff fc93 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	73fb      	strb	r3, [r7, #15]

    return spiTransferError;
 8003dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3710      	adds	r7, #16
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	2000000c 	.word	0x2000000c

08003de8 <DRV_CANFDSPI_TransmitChannelConfigureObjectReset>:

int8_t DRV_CANFDSPI_TransmitChannelConfigureObjectReset(CAN_TX_FIFO_CONFIG* config)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
    REG_CiFIFOCON ciFifoCon;
    ciFifoCon.word = canControlResetValues[cREGADDR_CiFIFOCON / 4 - 1];
 8003df0:	4b1b      	ldr	r3, [pc, #108]	; (8003e60 <DRV_CANFDSPI_TransmitChannelConfigureObjectReset+0x78>)
 8003df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003df4:	60fb      	str	r3, [r7, #12]

    config->RTREnable = ciFifoCon.txBF.RTREnable;
 8003df6:	7b3b      	ldrb	r3, [r7, #12]
 8003df8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003dfc:	b2d9      	uxtb	r1, r3
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	7813      	ldrb	r3, [r2, #0]
 8003e02:	f361 0300 	bfi	r3, r1, #0, #1
 8003e06:	7013      	strb	r3, [r2, #0]
    config->TxPriority = ciFifoCon.txBF.TxPriority;
 8003e08:	7bbb      	ldrb	r3, [r7, #14]
 8003e0a:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8003e0e:	b2d9      	uxtb	r1, r3
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	7813      	ldrb	r3, [r2, #0]
 8003e14:	f361 0345 	bfi	r3, r1, #1, #5
 8003e18:	7013      	strb	r3, [r2, #0]
    config->TxAttempts = ciFifoCon.txBF.TxAttempts;
 8003e1a:	7bbb      	ldrb	r3, [r7, #14]
 8003e1c:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8003e20:	b2d9      	uxtb	r1, r3
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	7813      	ldrb	r3, [r2, #0]
 8003e26:	f361 1387 	bfi	r3, r1, #6, #2
 8003e2a:	7013      	strb	r3, [r2, #0]
    config->FifoSize = ciFifoCon.txBF.FifoSize;
 8003e2c:	7bfb      	ldrb	r3, [r7, #15]
 8003e2e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8003e32:	b2d9      	uxtb	r1, r3
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	7853      	ldrb	r3, [r2, #1]
 8003e38:	f361 0304 	bfi	r3, r1, #0, #5
 8003e3c:	7053      	strb	r3, [r2, #1]
    config->PayLoadSize = ciFifoCon.txBF.PayLoadSize;
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8003e44:	b2d9      	uxtb	r1, r3
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	7853      	ldrb	r3, [r2, #1]
 8003e4a:	f361 1347 	bfi	r3, r1, #5, #3
 8003e4e:	7053      	strb	r3, [r2, #1]

    return 0;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3714      	adds	r7, #20
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	2000000c 	.word	0x2000000c

08003e64 <DRV_CANFDSPI_TransmitChannelLoad>:
}

int8_t DRV_CANFDSPI_TransmitChannelLoad(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_TX_MSGOBJ* txObj,
        uint8_t *txd, uint32_t txdNumBytes, bool flush)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b0a0      	sub	sp, #128	; 0x80
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60ba      	str	r2, [r7, #8]
 8003e6c:	607b      	str	r3, [r7, #4]
 8003e6e:	4603      	mov	r3, r0
 8003e70:	73fb      	strb	r3, [r7, #15]
 8003e72:	460b      	mov	r3, r1
 8003e74:	73bb      	strb	r3, [r7, #14]
    uint32_t fifoReg[3];
    uint32_t dataBytesInObject;
    REG_CiFIFOCON ciFifoCon;
    __attribute__((unused)) REG_CiFIFOSTA ciFifoSta;
    REG_CiFIFOUA ciFifoUa;
    int8_t spiTransferError = 0;
 8003e76:	2300      	movs	r3, #0
 8003e78:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a

    // Get FIFO registers
    a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8003e7c:	7bbb      	ldrb	r3, [r7, #14]
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	461a      	mov	r2, r3
 8003e82:	0052      	lsls	r2, r2, #1
 8003e84:	4413      	add	r3, r2
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	3350      	adds	r3, #80	; 0x50
 8003e8c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78

    spiTransferError = DRV_CANFDSPI_ReadWordArray(index, a, fifoReg, 3);
 8003e90:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003e94:	f8b7 1078 	ldrh.w	r1, [r7, #120]	; 0x78
 8003e98:	7bf8      	ldrb	r0, [r7, #15]
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	f7ff fd94 	bl	80039c8 <DRV_CANFDSPI_ReadWordArray>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
    if (spiTransferError) {
 8003ea6:	f997 307a 	ldrsb.w	r3, [r7, #122]	; 0x7a
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d002      	beq.n	8003eb4 <DRV_CANFDSPI_TransmitChannelLoad+0x50>
        return -1;
 8003eae:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb2:	e0c5      	b.n	8004040 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
    }

    // Check that it is a transmit buffer
    ciFifoCon.word = fifoReg[0];
 8003eb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003eb6:	667b      	str	r3, [r7, #100]	; 0x64
//    ciFifoCon.txBF.TxEnable = 1;
    if (!ciFifoCon.txBF.TxEnable) {
 8003eb8:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8003ebc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d102      	bne.n	8003ecc <DRV_CANFDSPI_TransmitChannelLoad+0x68>
        return -2;
 8003ec6:	f06f 0301 	mvn.w	r3, #1
 8003eca:	e0b9      	b.n	8004040 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
    }

    // Check that DLC is big enough for data
    dataBytesInObject = DRV_CANFDSPI_DlcToDataBytes((CAN_DLC) txObj->bF.ctrl.DLC);
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	791b      	ldrb	r3, [r3, #4]
 8003ed0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f001 fc7c 	bl	80057d4 <DRV_CANFDSPI_DlcToDataBytes>
 8003edc:	6778      	str	r0, [r7, #116]	; 0x74
    if (dataBytesInObject < txdNumBytes) {
 8003ede:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003ee0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d202      	bcs.n	8003eee <DRV_CANFDSPI_TransmitChannelLoad+0x8a>
        return -3;
 8003ee8:	f06f 0302 	mvn.w	r3, #2
 8003eec:	e0a8      	b.n	8004040 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
    }

    // Get status
    ciFifoSta.word = fifoReg[1];
 8003eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ef0:	663b      	str	r3, [r7, #96]	; 0x60

    // Get address
    ciFifoUa.word = fifoReg[2];
 8003ef2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ef4:	65fb      	str	r3, [r7, #92]	; 0x5c
#ifdef USERADDRESS_TIMES_FOUR
    a = 4 * ciFifoUa.bF.UserAddress;
#else
    a = ciFifoUa.bF.UserAddress;
 8003ef6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003efa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
#endif
    a += cRAMADDR_START;
 8003f04:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8003f08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f0c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78

    uint8_t txBuffer[MAX_MSG_SIZE];
//    uint8_t rxBuffer[MAX_MSG_SIZE];

    txBuffer[0] = txObj->byte[0]; //not using 'for' to reduce no of instructions
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	743b      	strb	r3, [r7, #16]
    txBuffer[1] = txObj->byte[1];
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	785b      	ldrb	r3, [r3, #1]
 8003f1a:	747b      	strb	r3, [r7, #17]
    txBuffer[2] = txObj->byte[2];
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	789b      	ldrb	r3, [r3, #2]
 8003f20:	74bb      	strb	r3, [r7, #18]
    txBuffer[3] = txObj->byte[3];
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	78db      	ldrb	r3, [r3, #3]
 8003f26:	74fb      	strb	r3, [r7, #19]

    txBuffer[4] = txObj->byte[4];
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	791b      	ldrb	r3, [r3, #4]
 8003f2c:	753b      	strb	r3, [r7, #20]
    txBuffer[5] = txObj->byte[5];
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	795b      	ldrb	r3, [r3, #5]
 8003f32:	757b      	strb	r3, [r7, #21]
    txBuffer[6] = txObj->byte[6];
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	799b      	ldrb	r3, [r3, #6]
 8003f38:	75bb      	strb	r3, [r7, #22]
    txBuffer[7] = txObj->byte[7];
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	79db      	ldrb	r3, [r3, #7]
 8003f3e:	75fb      	strb	r3, [r7, #23]

    uint8_t i;
    for (i = 0; i < txdNumBytes; i++) {
 8003f40:	2300      	movs	r3, #0
 8003f42:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003f46:	e010      	b.n	8003f6a <DRV_CANFDSPI_TransmitChannelLoad+0x106>
        txBuffer[i + 8] = txd[i];
 8003f48:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	441a      	add	r2, r3
 8003f50:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003f54:	3308      	adds	r3, #8
 8003f56:	7812      	ldrb	r2, [r2, #0]
 8003f58:	3380      	adds	r3, #128	; 0x80
 8003f5a:	443b      	add	r3, r7
 8003f5c:	f803 2c70 	strb.w	r2, [r3, #-112]
    for (i = 0; i < txdNumBytes; i++) {
 8003f60:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003f64:	3301      	adds	r3, #1
 8003f66:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003f6a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003f6e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d8e8      	bhi.n	8003f48 <DRV_CANFDSPI_TransmitChannelLoad+0xe4>
    }

    // Make sure we write a multiple of 4 bytes to RAM
    uint16_t n = 0;
 8003f76:	2300      	movs	r3, #0
 8003f78:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
    uint8_t j = 0;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b

    if (txdNumBytes % 4) {
 8003f82:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f86:	f003 0303 	and.w	r3, r3, #3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d02b      	beq.n	8003fe6 <DRV_CANFDSPI_TransmitChannelLoad+0x182>
        // Need to add bytes
        n = 4 - (txdNumBytes % 4);
 8003f8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	f003 0303 	and.w	r3, r3, #3
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	f1c3 0304 	rsb	r3, r3, #4
 8003f9e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
        i = txdNumBytes + 8;
 8003fa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	3308      	adds	r3, #8
 8003faa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

        for (j = 0; j < n; j++) {
 8003fae:	2300      	movs	r3, #0
 8003fb0:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 8003fb4:	e010      	b.n	8003fd8 <DRV_CANFDSPI_TransmitChannelLoad+0x174>
            txBuffer[i + 8 + j] = 0;
 8003fb6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003fba:	f103 0208 	add.w	r2, r3, #8
 8003fbe:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8003fc2:	4413      	add	r3, r2
 8003fc4:	3380      	adds	r3, #128	; 0x80
 8003fc6:	443b      	add	r3, r7
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f803 2c70 	strb.w	r2, [r3, #-112]
        for (j = 0; j < n; j++) {
 8003fce:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 8003fd8:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d8e7      	bhi.n	8003fb6 <DRV_CANFDSPI_TransmitChannelLoad+0x152>
        }
    }

    spiTransferError = DRV_CANFDSPI_WriteByteArray(index, a, txBuffer, txdNumBytes + 8 + n);
 8003fe6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8003ff0:	4413      	add	r3, r2
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3308      	adds	r3, #8
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	f107 0210 	add.w	r2, r7, #16
 8003ffc:	f8b7 1078 	ldrh.w	r1, [r7, #120]	; 0x78
 8004000:	7bf8      	ldrb	r0, [r7, #15]
 8004002:	f7ff fc9d 	bl	8003940 <DRV_CANFDSPI_WriteByteArray>
 8004006:	4603      	mov	r3, r0
 8004008:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
    if (spiTransferError) {
 800400c:	f997 307a 	ldrsb.w	r3, [r7, #122]	; 0x7a
 8004010:	2b00      	cmp	r3, #0
 8004012:	d002      	beq.n	800401a <DRV_CANFDSPI_TransmitChannelLoad+0x1b6>
        return -4;
 8004014:	f06f 0303 	mvn.w	r3, #3
 8004018:	e012      	b.n	8004040 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
    //test
    //DRV_CANFDSPI_ReadByteArray(index, a, rxBuffer, txdNumBytes + 8 + n);
    //test

    // Set UINC and TXREQ
    spiTransferError = DRV_CANFDSPI_TransmitChannelUpdate(index, channel, flush);
 800401a:	f897 208c 	ldrb.w	r2, [r7, #140]	; 0x8c
 800401e:	7bb9      	ldrb	r1, [r7, #14]
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	4618      	mov	r0, r3
 8004024:	f000 f810 	bl	8004048 <DRV_CANFDSPI_TransmitChannelUpdate>
 8004028:	4603      	mov	r3, r0
 800402a:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
    if (spiTransferError) {
 800402e:	f997 307a 	ldrsb.w	r3, [r7, #122]	; 0x7a
 8004032:	2b00      	cmp	r3, #0
 8004034:	d002      	beq.n	800403c <DRV_CANFDSPI_TransmitChannelLoad+0x1d8>
        return -5;
 8004036:	f06f 0304 	mvn.w	r3, #4
 800403a:	e001      	b.n	8004040 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
    }

    return spiTransferError;
 800403c:	f997 307a 	ldrsb.w	r3, [r7, #122]	; 0x7a
}
 8004040:	4618      	mov	r0, r3
 8004042:	3780      	adds	r7, #128	; 0x80
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <DRV_CANFDSPI_TransmitChannelUpdate>:
    return DRV_CANFDSPI_ReceiveChannelReset(index, channel);
}

int8_t DRV_CANFDSPI_TransmitChannelUpdate(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, bool flush)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	71fb      	strb	r3, [r7, #7]
 8004052:	460b      	mov	r3, r1
 8004054:	71bb      	strb	r3, [r7, #6]
 8004056:	4613      	mov	r3, r2
 8004058:	717b      	strb	r3, [r7, #5]
    uint16_t a;
    REG_CiFIFOCON ciFifoCon;
    int8_t spiTransferError = 0;
 800405a:	2300      	movs	r3, #0
 800405c:	73fb      	strb	r3, [r7, #15]

    // Set UINC
    a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET) + 1; // Byte that contains FRESET
 800405e:	79bb      	ldrb	r3, [r7, #6]
 8004060:	b29b      	uxth	r3, r3
 8004062:	461a      	mov	r2, r3
 8004064:	0052      	lsls	r2, r2, #1
 8004066:	4413      	add	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	b29b      	uxth	r3, r3
 800406c:	3351      	adds	r3, #81	; 0x51
 800406e:	81bb      	strh	r3, [r7, #12]
    ciFifoCon.word = 0;
 8004070:	2300      	movs	r3, #0
 8004072:	60bb      	str	r3, [r7, #8]
    ciFifoCon.txBF.UINC = 1;
 8004074:	7a7b      	ldrb	r3, [r7, #9]
 8004076:	f043 0301 	orr.w	r3, r3, #1
 800407a:	727b      	strb	r3, [r7, #9]

    // Set TXREQ
    if (flush) {
 800407c:	797b      	ldrb	r3, [r7, #5]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <DRV_CANFDSPI_TransmitChannelUpdate+0x42>
        ciFifoCon.txBF.TxRequest = 1;
 8004082:	7a7b      	ldrb	r3, [r7, #9]
 8004084:	f043 0302 	orr.w	r3, r3, #2
 8004088:	727b      	strb	r3, [r7, #9]
    }

    spiTransferError = DRV_CANFDSPI_WriteByte(index, a, ciFifoCon.byte[1]);
 800408a:	7a7a      	ldrb	r2, [r7, #9]
 800408c:	89b9      	ldrh	r1, [r7, #12]
 800408e:	79fb      	ldrb	r3, [r7, #7]
 8004090:	4618      	mov	r0, r3
 8004092:	f7ff faff 	bl	8003694 <DRV_CANFDSPI_WriteByte>
 8004096:	4603      	mov	r3, r0
 8004098:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 800409a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <DRV_CANFDSPI_TransmitChannelUpdate+0x60>
        return -1;
 80040a2:	f04f 33ff 	mov.w	r3, #4294967295
 80040a6:	e001      	b.n	80040ac <DRV_CANFDSPI_TransmitChannelUpdate+0x64>
    }

    return spiTransferError;
 80040a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <DRV_CANFDSPI_FilterObjectConfigure>:
// *****************************************************************************
// Section: CAN Receive

int8_t DRV_CANFDSPI_FilterObjectConfigure(CANFDSPI_MODULE_ID index,
        CAN_FILTER filter, CAN_FILTEROBJ_ID* id)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	4603      	mov	r3, r0
 80040bc:	603a      	str	r2, [r7, #0]
 80040be:	71fb      	strb	r3, [r7, #7]
 80040c0:	460b      	mov	r3, r1
 80040c2:	71bb      	strb	r3, [r7, #6]
    uint16_t a;
    REG_CiFLTOBJ fObj;
    int8_t spiTransferError = 0;
 80040c4:	2300      	movs	r3, #0
 80040c6:	73fb      	strb	r3, [r7, #15]

    // Setup
    fObj.word = 0;
 80040c8:	2300      	movs	r3, #0
 80040ca:	60bb      	str	r3, [r7, #8]
    fObj.bF = *id;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	60bb      	str	r3, [r7, #8]
    a = cREGADDR_CiFLTOBJ + (filter * CiFILTER_OFFSET);
 80040d2:	79bb      	ldrb	r3, [r7, #6]
 80040d4:	333e      	adds	r3, #62	; 0x3e
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	00db      	lsls	r3, r3, #3
 80040da:	81bb      	strh	r3, [r7, #12]

    spiTransferError = DRV_CANFDSPI_WriteWord(index, a, fObj.word);
 80040dc:	68ba      	ldr	r2, [r7, #8]
 80040de:	89b9      	ldrh	r1, [r7, #12]
 80040e0:	79fb      	ldrb	r3, [r7, #7]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7ff fb08 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 80040e8:	4603      	mov	r3, r0
 80040ea:	73fb      	strb	r3, [r7, #15]

    return spiTransferError;
 80040ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <DRV_CANFDSPI_FilterMaskConfigure>:

int8_t DRV_CANFDSPI_FilterMaskConfigure(CANFDSPI_MODULE_ID index,
        CAN_FILTER filter, CAN_MASKOBJ_ID* mask)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	603a      	str	r2, [r7, #0]
 8004102:	71fb      	strb	r3, [r7, #7]
 8004104:	460b      	mov	r3, r1
 8004106:	71bb      	strb	r3, [r7, #6]
    uint16_t a;
    REG_CiMASK mObj;
    int8_t spiTransferError = 0;
 8004108:	2300      	movs	r3, #0
 800410a:	73fb      	strb	r3, [r7, #15]

    // Setup
    mObj.word = 0;
 800410c:	2300      	movs	r3, #0
 800410e:	60bb      	str	r3, [r7, #8]
    mObj.bF = *mask;
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	60bb      	str	r3, [r7, #8]
    a = cREGADDR_CiMASK + (filter * CiFILTER_OFFSET);
 8004116:	79bb      	ldrb	r3, [r7, #6]
 8004118:	b29b      	uxth	r3, r3
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	b29b      	uxth	r3, r3
 800411e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004122:	81bb      	strh	r3, [r7, #12]

    spiTransferError = DRV_CANFDSPI_WriteWord(index, a, mObj.word);
 8004124:	68ba      	ldr	r2, [r7, #8]
 8004126:	89b9      	ldrh	r1, [r7, #12]
 8004128:	79fb      	ldrb	r3, [r7, #7]
 800412a:	4618      	mov	r0, r3
 800412c:	f7ff fae4 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8004130:	4603      	mov	r3, r0
 8004132:	73fb      	strb	r3, [r7, #15]

    return spiTransferError;
 8004134:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <DRV_CANFDSPI_FilterToFifoLink>:

int8_t DRV_CANFDSPI_FilterToFifoLink(CANFDSPI_MODULE_ID index,
        CAN_FILTER filter, CAN_FIFO_CHANNEL channel, bool enable)
{
 8004140:	b590      	push	{r4, r7, lr}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	4604      	mov	r4, r0
 8004148:	4608      	mov	r0, r1
 800414a:	4611      	mov	r1, r2
 800414c:	461a      	mov	r2, r3
 800414e:	4623      	mov	r3, r4
 8004150:	71fb      	strb	r3, [r7, #7]
 8004152:	4603      	mov	r3, r0
 8004154:	71bb      	strb	r3, [r7, #6]
 8004156:	460b      	mov	r3, r1
 8004158:	717b      	strb	r3, [r7, #5]
 800415a:	4613      	mov	r3, r2
 800415c:	713b      	strb	r3, [r7, #4]
    uint16_t a;
    REG_CiFLTCON_BYTE fCtrl;
    int8_t spiTransferError = 0;
 800415e:	2300      	movs	r3, #0
 8004160:	73fb      	strb	r3, [r7, #15]

    // Enable
    if (enable) {
 8004162:	793b      	ldrb	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d004      	beq.n	8004172 <DRV_CANFDSPI_FilterToFifoLink+0x32>
        fCtrl.bF.Enable = 1;
 8004168:	7a3b      	ldrb	r3, [r7, #8]
 800416a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800416e:	723b      	strb	r3, [r7, #8]
 8004170:	e003      	b.n	800417a <DRV_CANFDSPI_FilterToFifoLink+0x3a>
    } else {
        fCtrl.bF.Enable = 0;
 8004172:	7a3b      	ldrb	r3, [r7, #8]
 8004174:	f36f 13c7 	bfc	r3, #7, #1
 8004178:	723b      	strb	r3, [r7, #8]
    }

    // Link
    fCtrl.bF.BufferPointer = channel;
 800417a:	797b      	ldrb	r3, [r7, #5]
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	b2da      	uxtb	r2, r3
 8004182:	7a3b      	ldrb	r3, [r7, #8]
 8004184:	f362 0304 	bfi	r3, r2, #0, #5
 8004188:	723b      	strb	r3, [r7, #8]
    a = cREGADDR_CiFLTCON + filter;
 800418a:	79bb      	ldrb	r3, [r7, #6]
 800418c:	b29b      	uxth	r3, r3
 800418e:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 8004192:	81bb      	strh	r3, [r7, #12]

    spiTransferError = DRV_CANFDSPI_WriteByte(index, a, fCtrl.byte);
 8004194:	7a3a      	ldrb	r2, [r7, #8]
 8004196:	89b9      	ldrh	r1, [r7, #12]
 8004198:	79fb      	ldrb	r3, [r7, #7]
 800419a:	4618      	mov	r0, r3
 800419c:	f7ff fa7a 	bl	8003694 <DRV_CANFDSPI_WriteByte>
 80041a0:	4603      	mov	r3, r0
 80041a2:	73fb      	strb	r3, [r7, #15]

    return spiTransferError;
 80041a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd90      	pop	{r4, r7, pc}

080041b0 <DRV_CANFDSPI_ReceiveChannelConfigure>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_ReceiveChannelConfigure(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_CONFIG* config)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	4603      	mov	r3, r0
 80041b8:	603a      	str	r2, [r7, #0]
 80041ba:	71fb      	strb	r3, [r7, #7]
 80041bc:	460b      	mov	r3, r1
 80041be:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 80041c0:	2300      	movs	r3, #0
 80041c2:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 80041c4:	2300      	movs	r3, #0
 80041c6:	81bb      	strh	r3, [r7, #12]

#ifdef CAN_TXQUEUE_IMPLEMENTED
    if (channel == CAN_TXQUEUE_CH0) {
 80041c8:	79bb      	ldrb	r3, [r7, #6]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d102      	bne.n	80041d4 <DRV_CANFDSPI_ReceiveChannelConfigure+0x24>
        return -100;
 80041ce:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80041d2:	e034      	b.n	800423e <DRV_CANFDSPI_ReceiveChannelConfigure+0x8e>
    }
#endif

    // Setup FIFO
    REG_CiFIFOCON ciFifoCon;
    ciFifoCon.word = canControlResetValues[cREGADDR_CiFIFOCON / 4 - 1];
 80041d4:	4b1c      	ldr	r3, [pc, #112]	; (8004248 <DRV_CANFDSPI_ReceiveChannelConfigure+0x98>)
 80041d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041d8:	60bb      	str	r3, [r7, #8]

    ciFifoCon.rxBF.TxEnable = 0;
 80041da:	7a3b      	ldrb	r3, [r7, #8]
 80041dc:	f36f 13c7 	bfc	r3, #7, #1
 80041e0:	723b      	strb	r3, [r7, #8]
    ciFifoCon.rxBF.FifoSize = config->FifoSize;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	f3c3 0344 	ubfx	r3, r3, #1, #5
 80041ea:	b2da      	uxtb	r2, r3
 80041ec:	7afb      	ldrb	r3, [r7, #11]
 80041ee:	f362 0304 	bfi	r3, r2, #0, #5
 80041f2:	72fb      	strb	r3, [r7, #11]
    ciFifoCon.rxBF.PayLoadSize = config->PayLoadSize;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	881b      	ldrh	r3, [r3, #0]
 80041f8:	f3c3 1382 	ubfx	r3, r3, #6, #3
 80041fc:	b2da      	uxtb	r2, r3
 80041fe:	7afb      	ldrb	r3, [r7, #11]
 8004200:	f362 1347 	bfi	r3, r2, #5, #3
 8004204:	72fb      	strb	r3, [r7, #11]
    ciFifoCon.rxBF.RxTimeStampEnable = config->RxTimeStampEnable;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800420e:	b2da      	uxtb	r2, r3
 8004210:	7a3b      	ldrb	r3, [r7, #8]
 8004212:	f362 1345 	bfi	r3, r2, #5, #1
 8004216:	723b      	strb	r3, [r7, #8]

    a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8004218:	79bb      	ldrb	r3, [r7, #6]
 800421a:	b29b      	uxth	r3, r3
 800421c:	461a      	mov	r2, r3
 800421e:	0052      	lsls	r2, r2, #1
 8004220:	4413      	add	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	b29b      	uxth	r3, r3
 8004226:	3350      	adds	r3, #80	; 0x50
 8004228:	81bb      	strh	r3, [r7, #12]

    spiTransferError = DRV_CANFDSPI_WriteWord(index, a, ciFifoCon.word);
 800422a:	68ba      	ldr	r2, [r7, #8]
 800422c:	89b9      	ldrh	r1, [r7, #12]
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	4618      	mov	r0, r3
 8004232:	f7ff fa61 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8004236:	4603      	mov	r3, r0
 8004238:	73fb      	strb	r3, [r7, #15]

    return spiTransferError;
 800423a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800423e:	4618      	mov	r0, r3
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	2000000c 	.word	0x2000000c

0800424c <DRV_CANFDSPI_ReceiveChannelConfigureObjectReset>:

int8_t DRV_CANFDSPI_ReceiveChannelConfigureObjectReset(CAN_RX_FIFO_CONFIG* config)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
    REG_CiFIFOCON ciFifoCon;
    ciFifoCon.word = canControlResetValues[cREGADDR_CiFIFOCON / 4 - 1];
 8004254:	4b12      	ldr	r3, [pc, #72]	; (80042a0 <DRV_CANFDSPI_ReceiveChannelConfigureObjectReset+0x54>)
 8004256:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004258:	60fb      	str	r3, [r7, #12]

    config->FifoSize = ciFifoCon.rxBF.FifoSize;
 800425a:	7bfb      	ldrb	r3, [r7, #15]
 800425c:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8004260:	b2d9      	uxtb	r1, r3
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	7813      	ldrb	r3, [r2, #0]
 8004266:	f361 0345 	bfi	r3, r1, #1, #5
 800426a:	7013      	strb	r3, [r2, #0]
    config->PayLoadSize = ciFifoCon.rxBF.PayLoadSize;
 800426c:	7bfb      	ldrb	r3, [r7, #15]
 800426e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8004272:	b2d9      	uxtb	r1, r3
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	8813      	ldrh	r3, [r2, #0]
 8004278:	f361 1388 	bfi	r3, r1, #6, #3
 800427c:	8013      	strh	r3, [r2, #0]
    config->RxTimeStampEnable = ciFifoCon.rxBF.RxTimeStampEnable;
 800427e:	7b3b      	ldrb	r3, [r7, #12]
 8004280:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004284:	b2d9      	uxtb	r1, r3
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	7813      	ldrb	r3, [r2, #0]
 800428a:	f361 0300 	bfi	r3, r1, #0, #1
 800428e:	7013      	strb	r3, [r2, #0]

    return 0;
 8004290:	2300      	movs	r3, #0
}
 8004292:	4618      	mov	r0, r3
 8004294:	3714      	adds	r7, #20
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	2000000c 	.word	0x2000000c

080042a4 <DRV_CANFDSPI_ReceiveMessageGet>:
}

int8_t DRV_CANFDSPI_ReceiveMessageGet(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_RX_MSGOBJ* rxObj,
        uint8_t *rxd, uint8_t nBytes)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b0a0      	sub	sp, #128	; 0x80
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60ba      	str	r2, [r7, #8]
 80042ac:	607b      	str	r3, [r7, #4]
 80042ae:	4603      	mov	r3, r0
 80042b0:	73fb      	strb	r3, [r7, #15]
 80042b2:	460b      	mov	r3, r1
 80042b4:	73bb      	strb	r3, [r7, #14]
    uint8_t n = 0;
 80042b6:	2300      	movs	r3, #0
 80042b8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    uint8_t i = 0;
 80042bc:	2300      	movs	r3, #0
 80042be:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
    uint16_t a;
    uint32_t fifoReg[3];
    REG_CiFIFOCON ciFifoCon;
    __attribute__((unused)) REG_CiFIFOSTA ciFifoSta;
    REG_CiFIFOUA ciFifoUa;
    int8_t spiTransferError = 0;
 80042c2:	2300      	movs	r3, #0
 80042c4:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

    // Get FIFO registers
    a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 80042c8:	7bbb      	ldrb	r3, [r7, #14]
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	461a      	mov	r2, r3
 80042ce:	0052      	lsls	r2, r2, #1
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3350      	adds	r3, #80	; 0x50
 80042d8:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

    spiTransferError = DRV_CANFDSPI_ReadWordArray(index, a, fifoReg, 3);
 80042dc:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80042e0:	f8b7 107a 	ldrh.w	r1, [r7, #122]	; 0x7a
 80042e4:	7bf8      	ldrb	r0, [r7, #15]
 80042e6:	2303      	movs	r3, #3
 80042e8:	f7ff fb6e 	bl	80039c8 <DRV_CANFDSPI_ReadWordArray>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
    if (spiTransferError) {
 80042f2:	f997 307d 	ldrsb.w	r3, [r7, #125]	; 0x7d
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <DRV_CANFDSPI_ReceiveMessageGet+0x5c>
        return -1;
 80042fa:	f04f 33ff 	mov.w	r3, #4294967295
 80042fe:	e114      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
    }

    // Check that it is a receive buffer
    ciFifoCon.word = fifoReg[0];
 8004300:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004302:	66bb      	str	r3, [r7, #104]	; 0x68
    if (ciFifoCon.txBF.TxEnable) {
 8004304:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8004308:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d002      	beq.n	8004318 <DRV_CANFDSPI_ReceiveMessageGet+0x74>
        return -2;
 8004312:	f06f 0301 	mvn.w	r3, #1
 8004316:	e108      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
    }

    // Get Status
    ciFifoSta.word = fifoReg[1];
 8004318:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800431a:	667b      	str	r3, [r7, #100]	; 0x64

    // Get address
    ciFifoUa.word = fifoReg[2];
 800431c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800431e:	663b      	str	r3, [r7, #96]	; 0x60
#ifdef USERADDRESS_TIMES_FOUR
    a = 4 * ciFifoUa.bF.UserAddress;
#else
    a = ciFifoUa.bF.UserAddress;
 8004320:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8004324:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004328:	b29b      	uxth	r3, r3
 800432a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
#endif
    a += cRAMADDR_START;
 800432e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8004332:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004336:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

    // Number of bytes to read
    n = nBytes + 8; // Add 8 header bytes
 800433a:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800433e:	3308      	adds	r3, #8
 8004340:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

    if (ciFifoCon.rxBF.RxTimeStampEnable) {
 8004344:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8004348:	f003 0320 	and.w	r3, r3, #32
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d004      	beq.n	800435c <DRV_CANFDSPI_ReceiveMessageGet+0xb8>
        n += 4; // Add 4 time stamp bytes
 8004352:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8004356:	3304      	adds	r3, #4
 8004358:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    }

    // Make sure we read a multiple of 4 bytes from RAM
    if (n % 4) {
 800435c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8004360:	f003 0303 	and.w	r3, r3, #3
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d007      	beq.n	800437a <DRV_CANFDSPI_ReceiveMessageGet+0xd6>
        n = n + 4 - (n % 4);
 800436a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800436e:	f023 0303 	bic.w	r3, r3, #3
 8004372:	b2db      	uxtb	r3, r3
 8004374:	3304      	adds	r3, #4
 8004376:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    }

    // Read rxObj using one access
    uint8_t ba[MAX_MSG_SIZE];

    if (n > MAX_MSG_SIZE) {
 800437a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800437e:	2b4c      	cmp	r3, #76	; 0x4c
 8004380:	d902      	bls.n	8004388 <DRV_CANFDSPI_ReceiveMessageGet+0xe4>
        n = MAX_MSG_SIZE;
 8004382:	234c      	movs	r3, #76	; 0x4c
 8004384:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    }

    spiTransferError = DRV_CANFDSPI_ReadByteArray(index, a, ba, n);
 8004388:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800438c:	b29b      	uxth	r3, r3
 800438e:	f107 0214 	add.w	r2, r7, #20
 8004392:	f8b7 107a 	ldrh.w	r1, [r7, #122]	; 0x7a
 8004396:	7bf8      	ldrb	r0, [r7, #15]
 8004398:	f7ff fa80 	bl	800389c <DRV_CANFDSPI_ReadByteArray>
 800439c:	4603      	mov	r3, r0
 800439e:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
    if (spiTransferError) {
 80043a2:	f997 307d 	ldrsb.w	r3, [r7, #125]	; 0x7d
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <DRV_CANFDSPI_ReceiveMessageGet+0x10c>
        return -3;
 80043aa:	f06f 0302 	mvn.w	r3, #2
 80043ae:	e0bc      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
	

    // Assign message header
    REG_t myReg;

    myReg.byte[0] = ba[0];
 80043b0:	7d3b      	ldrb	r3, [r7, #20]
 80043b2:	743b      	strb	r3, [r7, #16]
    myReg.byte[1] = ba[1];
 80043b4:	7d7b      	ldrb	r3, [r7, #21]
 80043b6:	747b      	strb	r3, [r7, #17]
    myReg.byte[2] = ba[2];
 80043b8:	7dbb      	ldrb	r3, [r7, #22]
 80043ba:	74bb      	strb	r3, [r7, #18]
    myReg.byte[3] = ba[3];
 80043bc:	7dfb      	ldrb	r3, [r7, #23]
 80043be:	74fb      	strb	r3, [r7, #19]
    rxObj->word[0] = myReg.word;
 80043c0:	693a      	ldr	r2, [r7, #16]
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	601a      	str	r2, [r3, #0]

    myReg.byte[0] = ba[4];
 80043c6:	7e3b      	ldrb	r3, [r7, #24]
 80043c8:	743b      	strb	r3, [r7, #16]
    myReg.byte[1] = ba[5];
 80043ca:	7e7b      	ldrb	r3, [r7, #25]
 80043cc:	747b      	strb	r3, [r7, #17]
    myReg.byte[2] = ba[6];
 80043ce:	7ebb      	ldrb	r3, [r7, #26]
 80043d0:	74bb      	strb	r3, [r7, #18]
    myReg.byte[3] = ba[7];
 80043d2:	7efb      	ldrb	r3, [r7, #27]
 80043d4:	74fb      	strb	r3, [r7, #19]
    rxObj->word[1] = myReg.word;
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	605a      	str	r2, [r3, #4]

    if (ciFifoCon.rxBF.RxTimeStampEnable) {
 80043dc:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80043e0:	f003 0320 	and.w	r3, r3, #32
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d027      	beq.n	800443a <DRV_CANFDSPI_ReceiveMessageGet+0x196>
        myReg.byte[0] = ba[8];
 80043ea:	7f3b      	ldrb	r3, [r7, #28]
 80043ec:	743b      	strb	r3, [r7, #16]
        myReg.byte[1] = ba[9];
 80043ee:	7f7b      	ldrb	r3, [r7, #29]
 80043f0:	747b      	strb	r3, [r7, #17]
        myReg.byte[2] = ba[10];
 80043f2:	7fbb      	ldrb	r3, [r7, #30]
 80043f4:	74bb      	strb	r3, [r7, #18]
        myReg.byte[3] = ba[11];
 80043f6:	7ffb      	ldrb	r3, [r7, #31]
 80043f8:	74fb      	strb	r3, [r7, #19]
        rxObj->word[2] = myReg.word;
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	609a      	str	r2, [r3, #8]

        // Assign message data
        for (i = 0; i < nBytes; i++) {
 8004400:	2300      	movs	r3, #0
 8004402:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8004406:	e011      	b.n	800442c <DRV_CANFDSPI_ReceiveMessageGet+0x188>
            rxd[i] = ba[i + 12];
 8004408:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800440c:	f103 020c 	add.w	r2, r3, #12
 8004410:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8004414:	6879      	ldr	r1, [r7, #4]
 8004416:	440b      	add	r3, r1
 8004418:	3280      	adds	r2, #128	; 0x80
 800441a:	443a      	add	r2, r7
 800441c:	f812 2c6c 	ldrb.w	r2, [r2, #-108]
 8004420:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < nBytes; i++) {
 8004422:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8004426:	3301      	adds	r3, #1
 8004428:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 800442c:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 8004430:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8004434:	429a      	cmp	r2, r3
 8004436:	d3e7      	bcc.n	8004408 <DRV_CANFDSPI_ReceiveMessageGet+0x164>
 8004438:	e01e      	b.n	8004478 <DRV_CANFDSPI_ReceiveMessageGet+0x1d4>
        }
    } else {
        rxObj->word[2] = 0;
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	2200      	movs	r2, #0
 800443e:	609a      	str	r2, [r3, #8]

        // Assign message data
        for (i = 0; i < nBytes; i++) {
 8004440:	2300      	movs	r3, #0
 8004442:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8004446:	e011      	b.n	800446c <DRV_CANFDSPI_ReceiveMessageGet+0x1c8>
            rxd[i] = ba[i + 8];
 8004448:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800444c:	f103 0208 	add.w	r2, r3, #8
 8004450:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8004454:	6879      	ldr	r1, [r7, #4]
 8004456:	440b      	add	r3, r1
 8004458:	3280      	adds	r2, #128	; 0x80
 800445a:	443a      	add	r2, r7
 800445c:	f812 2c6c 	ldrb.w	r2, [r2, #-108]
 8004460:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < nBytes; i++) {
 8004462:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8004466:	3301      	adds	r3, #1
 8004468:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 800446c:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 8004470:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8004474:	429a      	cmp	r2, r3
 8004476:	d3e7      	bcc.n	8004448 <DRV_CANFDSPI_ReceiveMessageGet+0x1a4>
        }
    }

    // UINC channel
    spiTransferError = DRV_CANFDSPI_ReceiveChannelUpdate(index, channel);
 8004478:	7bba      	ldrb	r2, [r7, #14]
 800447a:	7bfb      	ldrb	r3, [r7, #15]
 800447c:	4611      	mov	r1, r2
 800447e:	4618      	mov	r0, r3
 8004480:	f000 f858 	bl	8004534 <DRV_CANFDSPI_ReceiveChannelUpdate>
 8004484:	4603      	mov	r3, r0
 8004486:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
    if (spiTransferError) {
 800448a:	f997 307d 	ldrsb.w	r3, [r7, #125]	; 0x7d
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <DRV_CANFDSPI_ReceiveMessageGet+0x1f4>
        return -4;
 8004492:	f06f 0303 	mvn.w	r3, #3
 8004496:	e048      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
    }
	
	//
	switch(ba[4] & 0x0f)
 8004498:	7e3b      	ldrb	r3, [r7, #24]
 800449a:	f003 030f 	and.w	r3, r3, #15
 800449e:	2b0f      	cmp	r3, #15
 80044a0:	d842      	bhi.n	8004528 <DRV_CANFDSPI_ReceiveMessageGet+0x284>
 80044a2:	a201      	add	r2, pc, #4	; (adr r2, 80044a8 <DRV_CANFDSPI_ReceiveMessageGet+0x204>)
 80044a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a8:	080044e9 	.word	0x080044e9
 80044ac:	080044ed 	.word	0x080044ed
 80044b0:	080044f1 	.word	0x080044f1
 80044b4:	080044f5 	.word	0x080044f5
 80044b8:	080044f9 	.word	0x080044f9
 80044bc:	080044fd 	.word	0x080044fd
 80044c0:	08004501 	.word	0x08004501
 80044c4:	08004505 	.word	0x08004505
 80044c8:	08004509 	.word	0x08004509
 80044cc:	0800450d 	.word	0x0800450d
 80044d0:	08004511 	.word	0x08004511
 80044d4:	08004515 	.word	0x08004515
 80044d8:	08004519 	.word	0x08004519
 80044dc:	0800451d 	.word	0x0800451d
 80044e0:	08004521 	.word	0x08004521
 80044e4:	08004525 	.word	0x08004525
	{
		case 0x00:
			return 0;
 80044e8:	2300      	movs	r3, #0
 80044ea:	e01e      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x01:
			return 1;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e01c      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x02:
			return 2;
 80044f0:	2302      	movs	r3, #2
 80044f2:	e01a      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x03:
			return 3;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e018      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x04:
			return 4;
 80044f8:	2304      	movs	r3, #4
 80044fa:	e016      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x05:
			return 5;
 80044fc:	2305      	movs	r3, #5
 80044fe:	e014      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x06:
			return 6;
 8004500:	2306      	movs	r3, #6
 8004502:	e012      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x07:
			return 7;
 8004504:	2307      	movs	r3, #7
 8004506:	e010      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x08:
			return 8;
 8004508:	2308      	movs	r3, #8
 800450a:	e00e      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x09:
			return 12;
 800450c:	230c      	movs	r3, #12
 800450e:	e00c      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x0a:
			return 16;
 8004510:	2310      	movs	r3, #16
 8004512:	e00a      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x0b:
			return 20;
 8004514:	2314      	movs	r3, #20
 8004516:	e008      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x0c:
			return 24;
 8004518:	2318      	movs	r3, #24
 800451a:	e006      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x0d:
			return 32;
 800451c:	2320      	movs	r3, #32
 800451e:	e004      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x0e:
			return 48;
 8004520:	2330      	movs	r3, #48	; 0x30
 8004522:	e002      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		case 0x0f:
			return 64;
 8004524:	2340      	movs	r3, #64	; 0x40
 8004526:	e000      	b.n	800452a <DRV_CANFDSPI_ReceiveMessageGet+0x286>
		default:
			return 64;
 8004528:	2340      	movs	r3, #64	; 0x40
	}
    //return spiTransferError;
}
 800452a:	4618      	mov	r0, r3
 800452c:	3780      	adds	r7, #128	; 0x80
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop

08004534 <DRV_CANFDSPI_ReceiveChannelUpdate>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_ReceiveChannelUpdate(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	4603      	mov	r3, r0
 800453c:	460a      	mov	r2, r1
 800453e:	71fb      	strb	r3, [r7, #7]
 8004540:	4613      	mov	r3, r2
 8004542:	71bb      	strb	r3, [r7, #6]
    uint16_t a = 0;
 8004544:	2300      	movs	r3, #0
 8004546:	81fb      	strh	r3, [r7, #14]
    REG_CiFIFOCON ciFifoCon;
    int8_t spiTransferError = 0;
 8004548:	2300      	movs	r3, #0
 800454a:	737b      	strb	r3, [r7, #13]
    ciFifoCon.word = 0;
 800454c:	2300      	movs	r3, #0
 800454e:	60bb      	str	r3, [r7, #8]

    // Set UINC
    a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET) + 1; // Byte that contains FRESET
 8004550:	79bb      	ldrb	r3, [r7, #6]
 8004552:	b29b      	uxth	r3, r3
 8004554:	461a      	mov	r2, r3
 8004556:	0052      	lsls	r2, r2, #1
 8004558:	4413      	add	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	b29b      	uxth	r3, r3
 800455e:	3351      	adds	r3, #81	; 0x51
 8004560:	81fb      	strh	r3, [r7, #14]
    ciFifoCon.rxBF.UINC = 1;
 8004562:	7a7b      	ldrb	r3, [r7, #9]
 8004564:	f043 0301 	orr.w	r3, r3, #1
 8004568:	727b      	strb	r3, [r7, #9]

    // Write byte
    spiTransferError = DRV_CANFDSPI_WriteByte(index, a, ciFifoCon.byte[1]);
 800456a:	7a7a      	ldrb	r2, [r7, #9]
 800456c:	89f9      	ldrh	r1, [r7, #14]
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	4618      	mov	r0, r3
 8004572:	f7ff f88f 	bl	8003694 <DRV_CANFDSPI_WriteByte>
 8004576:	4603      	mov	r3, r0
 8004578:	737b      	strb	r3, [r7, #13]

    return spiTransferError;
 800457a:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 800457e:	4618      	mov	r0, r3
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <DRV_CANFDSPI_ModuleEventEnable>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_ModuleEventEnable(CANFDSPI_MODULE_ID index,
        CAN_MODULE_EVENT flags)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	b084      	sub	sp, #16
 800458a:	af00      	add	r7, sp, #0
 800458c:	4603      	mov	r3, r0
 800458e:	460a      	mov	r2, r1
 8004590:	71fb      	strb	r3, [r7, #7]
 8004592:	4613      	mov	r3, r2
 8004594:	80bb      	strh	r3, [r7, #4]
    int8_t spiTransferError = 0;
 8004596:	2300      	movs	r3, #0
 8004598:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 800459a:	2300      	movs	r3, #0
 800459c:	81bb      	strh	r3, [r7, #12]

    // Read Interrupt Enables
    a = cREGADDR_CiINTENABLE;
 800459e:	231e      	movs	r3, #30
 80045a0:	81bb      	strh	r3, [r7, #12]
    REG_CiINTENABLE intEnables;
    intEnables.word = 0;
 80045a2:	2300      	movs	r3, #0
 80045a4:	813b      	strh	r3, [r7, #8]

    spiTransferError = DRV_CANFDSPI_ReadHalfWord(index, a, &intEnables.word);
 80045a6:	f107 0208 	add.w	r2, r7, #8
 80045aa:	89b9      	ldrh	r1, [r7, #12]
 80045ac:	79fb      	ldrb	r3, [r7, #7]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7ff f8e2 	bl	8003778 <DRV_CANFDSPI_ReadHalfWord>
 80045b4:	4603      	mov	r3, r0
 80045b6:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80045b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d002      	beq.n	80045c6 <DRV_CANFDSPI_ModuleEventEnable+0x40>
        return -1;
 80045c0:	f04f 33ff 	mov.w	r3, #4294967295
 80045c4:	e01b      	b.n	80045fe <DRV_CANFDSPI_ModuleEventEnable+0x78>
    }

    // Modify
    intEnables.word |= (flags & CAN_ALL_EVENTS);
 80045c6:	893b      	ldrh	r3, [r7, #8]
 80045c8:	b21a      	sxth	r2, r3
 80045ca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80045ce:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80045d2:	b21b      	sxth	r3, r3
 80045d4:	4313      	orrs	r3, r2
 80045d6:	b21b      	sxth	r3, r3
 80045d8:	b29b      	uxth	r3, r3
 80045da:	813b      	strh	r3, [r7, #8]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteHalfWord(index, a, intEnables.word);
 80045dc:	893a      	ldrh	r2, [r7, #8]
 80045de:	89b9      	ldrh	r1, [r7, #12]
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7ff f91a 	bl	800381c <DRV_CANFDSPI_WriteHalfWord>
 80045e8:	4603      	mov	r3, r0
 80045ea:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80045ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d002      	beq.n	80045fa <DRV_CANFDSPI_ModuleEventEnable+0x74>
        return -2;
 80045f4:	f06f 0301 	mvn.w	r3, #1
 80045f8:	e001      	b.n	80045fe <DRV_CANFDSPI_ModuleEventEnable+0x78>
    }

    return spiTransferError;
 80045fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <DRV_CANFDSPI_TransmitChannelEventGet>:
// *****************************************************************************
// Section: Transmit FIFO Events

int8_t DRV_CANFDSPI_TransmitChannelEventGet(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_EVENT* flags)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	4603      	mov	r3, r0
 800460e:	603a      	str	r2, [r7, #0]
 8004610:	71fb      	strb	r3, [r7, #7]
 8004612:	460b      	mov	r3, r1
 8004614:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 8004616:	2300      	movs	r3, #0
 8004618:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 800461a:	2300      	movs	r3, #0
 800461c:	81bb      	strh	r3, [r7, #12]

    // Read Interrupt flags
    REG_CiFIFOSTA ciFifoSta;
    ciFifoSta.word = 0;
 800461e:	2300      	movs	r3, #0
 8004620:	60bb      	str	r3, [r7, #8]
    a = cREGADDR_CiFIFOSTA + (channel * CiFIFO_OFFSET);
 8004622:	79bb      	ldrb	r3, [r7, #6]
 8004624:	b29b      	uxth	r3, r3
 8004626:	461a      	mov	r2, r3
 8004628:	0052      	lsls	r2, r2, #1
 800462a:	4413      	add	r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	b29b      	uxth	r3, r3
 8004630:	3354      	adds	r3, #84	; 0x54
 8004632:	81bb      	strh	r3, [r7, #12]

    spiTransferError = DRV_CANFDSPI_ReadByte(index, a, &ciFifoSta.byte[0]);
 8004634:	f107 0208 	add.w	r2, r7, #8
 8004638:	89b9      	ldrh	r1, [r7, #12]
 800463a:	79fb      	ldrb	r3, [r7, #7]
 800463c:	4618      	mov	r0, r3
 800463e:	f7fe fff5 	bl	800362c <DRV_CANFDSPI_ReadByte>
 8004642:	4603      	mov	r3, r0
 8004644:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8004646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d002      	beq.n	8004654 <DRV_CANFDSPI_TransmitChannelEventGet+0x4e>
        return -1;
 800464e:	f04f 33ff 	mov.w	r3, #4294967295
 8004652:	e007      	b.n	8004664 <DRV_CANFDSPI_TransmitChannelEventGet+0x5e>
    }

    // Update data
    *flags = (CAN_TX_FIFO_EVENT) (ciFifoSta.byte[0] & CAN_TX_FIFO_ALL_EVENTS);
 8004654:	7a3b      	ldrb	r3, [r7, #8]
 8004656:	f003 0317 	and.w	r3, r3, #23
 800465a:	b2da      	uxtb	r2, r3
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	701a      	strb	r2, [r3, #0]

    return spiTransferError;
 8004660:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3710      	adds	r7, #16
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <DRV_CANFDSPI_TransmitChannelEventEnable>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_TransmitChannelEventEnable(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_EVENT flags)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	71fb      	strb	r3, [r7, #7]
 8004676:	460b      	mov	r3, r1
 8004678:	71bb      	strb	r3, [r7, #6]
 800467a:	4613      	mov	r3, r2
 800467c:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 800467e:	2300      	movs	r3, #0
 8004680:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	81bb      	strh	r3, [r7, #12]

    // Read Interrupt Enables
    a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8004686:	79bb      	ldrb	r3, [r7, #6]
 8004688:	b29b      	uxth	r3, r3
 800468a:	461a      	mov	r2, r3
 800468c:	0052      	lsls	r2, r2, #1
 800468e:	4413      	add	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	b29b      	uxth	r3, r3
 8004694:	3350      	adds	r3, #80	; 0x50
 8004696:	81bb      	strh	r3, [r7, #12]
    REG_CiFIFOCON ciFifoCon;
    ciFifoCon.word = 0;
 8004698:	2300      	movs	r3, #0
 800469a:	60bb      	str	r3, [r7, #8]

    spiTransferError = DRV_CANFDSPI_ReadByte(index, a, &ciFifoCon.byte[0]);
 800469c:	f107 0208 	add.w	r2, r7, #8
 80046a0:	89b9      	ldrh	r1, [r7, #12]
 80046a2:	79fb      	ldrb	r3, [r7, #7]
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7fe ffc1 	bl	800362c <DRV_CANFDSPI_ReadByte>
 80046aa:	4603      	mov	r3, r0
 80046ac:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80046ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d002      	beq.n	80046bc <DRV_CANFDSPI_TransmitChannelEventEnable+0x50>
        return -1;
 80046b6:	f04f 33ff 	mov.w	r3, #4294967295
 80046ba:	e01b      	b.n	80046f4 <DRV_CANFDSPI_TransmitChannelEventEnable+0x88>
    }

    // Modify
    ciFifoCon.byte[0] |= (flags & CAN_TX_FIFO_ALL_EVENTS);
 80046bc:	7a3b      	ldrb	r3, [r7, #8]
 80046be:	b25a      	sxtb	r2, r3
 80046c0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80046c4:	f003 0317 	and.w	r3, r3, #23
 80046c8:	b25b      	sxtb	r3, r3
 80046ca:	4313      	orrs	r3, r2
 80046cc:	b25b      	sxtb	r3, r3
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	723b      	strb	r3, [r7, #8]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteByte(index, a, ciFifoCon.byte[0]);
 80046d2:	7a3a      	ldrb	r2, [r7, #8]
 80046d4:	89b9      	ldrh	r1, [r7, #12]
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	4618      	mov	r0, r3
 80046da:	f7fe ffdb 	bl	8003694 <DRV_CANFDSPI_WriteByte>
 80046de:	4603      	mov	r3, r0
 80046e0:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80046e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d002      	beq.n	80046f0 <DRV_CANFDSPI_TransmitChannelEventEnable+0x84>
        return -2;
 80046ea:	f06f 0301 	mvn.w	r3, #1
 80046ee:	e001      	b.n	80046f4 <DRV_CANFDSPI_TransmitChannelEventEnable+0x88>
    }

    return spiTransferError;
 80046f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3710      	adds	r7, #16
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <DRV_CANFDSPI_ReceiveChannelEventGet>:
// *****************************************************************************
// Section: Receive FIFO Events

int8_t DRV_CANFDSPI_ReceiveChannelEventGet(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_EVENT* flags)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	4603      	mov	r3, r0
 8004704:	603a      	str	r2, [r7, #0]
 8004706:	71fb      	strb	r3, [r7, #7]
 8004708:	460b      	mov	r3, r1
 800470a:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 800470c:	2300      	movs	r3, #0
 800470e:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 8004710:	2300      	movs	r3, #0
 8004712:	81bb      	strh	r3, [r7, #12]

#ifdef CAN_TXQUEUE_IMPLEMENTED
    if (channel == CAN_TXQUEUE_CH0) return -100;
 8004714:	79bb      	ldrb	r3, [r7, #6]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d102      	bne.n	8004720 <DRV_CANFDSPI_ReceiveChannelEventGet+0x24>
 800471a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800471e:	e022      	b.n	8004766 <DRV_CANFDSPI_ReceiveChannelEventGet+0x6a>
#endif

    // Read Interrupt flags
    REG_CiFIFOSTA ciFifoSta;
    ciFifoSta.word = 0;
 8004720:	2300      	movs	r3, #0
 8004722:	60bb      	str	r3, [r7, #8]
    a = cREGADDR_CiFIFOSTA + (channel * CiFIFO_OFFSET);
 8004724:	79bb      	ldrb	r3, [r7, #6]
 8004726:	b29b      	uxth	r3, r3
 8004728:	461a      	mov	r2, r3
 800472a:	0052      	lsls	r2, r2, #1
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	b29b      	uxth	r3, r3
 8004732:	3354      	adds	r3, #84	; 0x54
 8004734:	81bb      	strh	r3, [r7, #12]

    spiTransferError = DRV_CANFDSPI_ReadByte(index, a, &ciFifoSta.byte[0]);
 8004736:	f107 0208 	add.w	r2, r7, #8
 800473a:	89b9      	ldrh	r1, [r7, #12]
 800473c:	79fb      	ldrb	r3, [r7, #7]
 800473e:	4618      	mov	r0, r3
 8004740:	f7fe ff74 	bl	800362c <DRV_CANFDSPI_ReadByte>
 8004744:	4603      	mov	r3, r0
 8004746:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8004748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d002      	beq.n	8004756 <DRV_CANFDSPI_ReceiveChannelEventGet+0x5a>
        return -1;
 8004750:	f04f 33ff 	mov.w	r3, #4294967295
 8004754:	e007      	b.n	8004766 <DRV_CANFDSPI_ReceiveChannelEventGet+0x6a>
    }

    // Update data
    *flags = (CAN_RX_FIFO_EVENT) (ciFifoSta.byte[0] & CAN_RX_FIFO_ALL_EVENTS);
 8004756:	7a3b      	ldrb	r3, [r7, #8]
 8004758:	f003 030f 	and.w	r3, r3, #15
 800475c:	b2da      	uxtb	r2, r3
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	701a      	strb	r2, [r3, #0]

    return spiTransferError;
 8004762:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004766:	4618      	mov	r0, r3
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <DRV_CANFDSPI_ReceiveChannelEventEnable>:
    return DRV_CANFDSPI_TransmitChannelIndexGet(index, channel, idx);
}

int8_t DRV_CANFDSPI_ReceiveChannelEventEnable(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_EVENT flags)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b084      	sub	sp, #16
 8004772:	af00      	add	r7, sp, #0
 8004774:	4603      	mov	r3, r0
 8004776:	71fb      	strb	r3, [r7, #7]
 8004778:	460b      	mov	r3, r1
 800477a:	71bb      	strb	r3, [r7, #6]
 800477c:	4613      	mov	r3, r2
 800477e:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 8004780:	2300      	movs	r3, #0
 8004782:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 8004784:	2300      	movs	r3, #0
 8004786:	81bb      	strh	r3, [r7, #12]

#ifdef CAN_TXQUEUE_IMPLEMENTED
    if (channel == CAN_TXQUEUE_CH0) return -100;
 8004788:	79bb      	ldrb	r3, [r7, #6]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d102      	bne.n	8004794 <DRV_CANFDSPI_ReceiveChannelEventEnable+0x26>
 800478e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8004792:	e036      	b.n	8004802 <DRV_CANFDSPI_ReceiveChannelEventEnable+0x94>
#endif

    // Read Interrupt Enables
    a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8004794:	79bb      	ldrb	r3, [r7, #6]
 8004796:	b29b      	uxth	r3, r3
 8004798:	461a      	mov	r2, r3
 800479a:	0052      	lsls	r2, r2, #1
 800479c:	4413      	add	r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	3350      	adds	r3, #80	; 0x50
 80047a4:	81bb      	strh	r3, [r7, #12]
    REG_CiFIFOCON ciFifoCon;
    ciFifoCon.word = 0;
 80047a6:	2300      	movs	r3, #0
 80047a8:	60bb      	str	r3, [r7, #8]

    spiTransferError = DRV_CANFDSPI_ReadByte(index, a, &ciFifoCon.byte[0]);
 80047aa:	f107 0208 	add.w	r2, r7, #8
 80047ae:	89b9      	ldrh	r1, [r7, #12]
 80047b0:	79fb      	ldrb	r3, [r7, #7]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fe ff3a 	bl	800362c <DRV_CANFDSPI_ReadByte>
 80047b8:	4603      	mov	r3, r0
 80047ba:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80047bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d002      	beq.n	80047ca <DRV_CANFDSPI_ReceiveChannelEventEnable+0x5c>
        return -1;
 80047c4:	f04f 33ff 	mov.w	r3, #4294967295
 80047c8:	e01b      	b.n	8004802 <DRV_CANFDSPI_ReceiveChannelEventEnable+0x94>
    }

    // Modify
    ciFifoCon.byte[0] |= (flags & CAN_RX_FIFO_ALL_EVENTS);
 80047ca:	7a3b      	ldrb	r3, [r7, #8]
 80047cc:	b25a      	sxtb	r2, r3
 80047ce:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80047d2:	f003 030f 	and.w	r3, r3, #15
 80047d6:	b25b      	sxtb	r3, r3
 80047d8:	4313      	orrs	r3, r2
 80047da:	b25b      	sxtb	r3, r3
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	723b      	strb	r3, [r7, #8]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteByte(index, a, ciFifoCon.byte[0]);
 80047e0:	7a3a      	ldrb	r2, [r7, #8]
 80047e2:	89b9      	ldrh	r1, [r7, #12]
 80047e4:	79fb      	ldrb	r3, [r7, #7]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe ff54 	bl	8003694 <DRV_CANFDSPI_WriteByte>
 80047ec:	4603      	mov	r3, r0
 80047ee:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80047f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d002      	beq.n	80047fe <DRV_CANFDSPI_ReceiveChannelEventEnable+0x90>
        return -2;
 80047f8:	f06f 0301 	mvn.w	r3, #1
 80047fc:	e001      	b.n	8004802 <DRV_CANFDSPI_ReceiveChannelEventEnable+0x94>
    }

    return spiTransferError;
 80047fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004802:	4618      	mov	r0, r3
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <DRV_CANFDSPI_EccEnable>:
// *****************************************************************************
// *****************************************************************************
// Section: ECC

int8_t DRV_CANFDSPI_EccEnable(CANFDSPI_MODULE_ID index)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b084      	sub	sp, #16
 800480e:	af00      	add	r7, sp, #0
 8004810:	4603      	mov	r3, r0
 8004812:	71fb      	strb	r3, [r7, #7]
    int8_t spiTransferError = 0;
 8004814:	2300      	movs	r3, #0
 8004816:	73fb      	strb	r3, [r7, #15]
    uint8_t d = 0;
 8004818:	2300      	movs	r3, #0
 800481a:	73bb      	strb	r3, [r7, #14]

    // Read
    spiTransferError = DRV_CANFDSPI_ReadByte(index, cREGADDR_ECCCON, &d);
 800481c:	f107 020e 	add.w	r2, r7, #14
 8004820:	79fb      	ldrb	r3, [r7, #7]
 8004822:	f640 610c 	movw	r1, #3596	; 0xe0c
 8004826:	4618      	mov	r0, r3
 8004828:	f7fe ff00 	bl	800362c <DRV_CANFDSPI_ReadByte>
 800482c:	4603      	mov	r3, r0
 800482e:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8004830:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d002      	beq.n	800483e <DRV_CANFDSPI_EccEnable+0x34>
        return -1;
 8004838:	f04f 33ff 	mov.w	r3, #4294967295
 800483c:	e015      	b.n	800486a <DRV_CANFDSPI_EccEnable+0x60>
    }

    // Modify
    d |= 0x01;
 800483e:	7bbb      	ldrb	r3, [r7, #14]
 8004840:	f043 0301 	orr.w	r3, r3, #1
 8004844:	b2db      	uxtb	r3, r3
 8004846:	73bb      	strb	r3, [r7, #14]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteByte(index, cREGADDR_ECCCON, d);
 8004848:	7bba      	ldrb	r2, [r7, #14]
 800484a:	79fb      	ldrb	r3, [r7, #7]
 800484c:	f640 610c 	movw	r1, #3596	; 0xe0c
 8004850:	4618      	mov	r0, r3
 8004852:	f7fe ff1f 	bl	8003694 <DRV_CANFDSPI_WriteByte>
 8004856:	4603      	mov	r3, r0
 8004858:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 800485a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d002      	beq.n	8004868 <DRV_CANFDSPI_EccEnable+0x5e>
        return -2;
 8004862:	f06f 0301 	mvn.w	r3, #1
 8004866:	e000      	b.n	800486a <DRV_CANFDSPI_EccEnable+0x60>
    }

    return 0;
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <DRV_CANFDSPI_RamInit>:

    return spiTransferError;
}

int8_t DRV_CANFDSPI_RamInit(CANFDSPI_MODULE_ID index, uint8_t d)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b09e      	sub	sp, #120	; 0x78
 8004876:	af00      	add	r7, sp, #0
 8004878:	4603      	mov	r3, r0
 800487a:	460a      	mov	r2, r1
 800487c:	71fb      	strb	r3, [r7, #7]
 800487e:	4613      	mov	r3, r2
 8004880:	71bb      	strb	r3, [r7, #6]
    uint8_t txd[SPI_DEFAULT_BUFFER_LENGTH];
    uint32_t k;
    int8_t spiTransferError = 0;
 8004882:	2300      	movs	r3, #0
 8004884:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

    // Prepare data
    for (k = 0; k < SPI_DEFAULT_BUFFER_LENGTH; k++) {
 8004888:	2300      	movs	r3, #0
 800488a:	677b      	str	r3, [r7, #116]	; 0x74
 800488c:	e008      	b.n	80048a0 <DRV_CANFDSPI_RamInit+0x2e>
        txd[k] = d;
 800488e:	f107 020c 	add.w	r2, r7, #12
 8004892:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004894:	4413      	add	r3, r2
 8004896:	79ba      	ldrb	r2, [r7, #6]
 8004898:	701a      	strb	r2, [r3, #0]
    for (k = 0; k < SPI_DEFAULT_BUFFER_LENGTH; k++) {
 800489a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800489c:	3301      	adds	r3, #1
 800489e:	677b      	str	r3, [r7, #116]	; 0x74
 80048a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048a2:	2b63      	cmp	r3, #99	; 0x63
 80048a4:	d9f3      	bls.n	800488e <DRV_CANFDSPI_RamInit+0x1c>
    }

    uint16_t a = cRAMADDR_START;
 80048a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048aa:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

    for (k = 0; k < (cRAM_SIZE / SPI_DEFAULT_BUFFER_LENGTH); k++) {
 80048ae:	2300      	movs	r3, #0
 80048b0:	677b      	str	r3, [r7, #116]	; 0x74
 80048b2:	e019      	b.n	80048e8 <DRV_CANFDSPI_RamInit+0x76>
        spiTransferError = DRV_CANFDSPI_WriteByteArray(index, a, txd, SPI_DEFAULT_BUFFER_LENGTH);
 80048b4:	f107 020c 	add.w	r2, r7, #12
 80048b8:	f8b7 1070 	ldrh.w	r1, [r7, #112]	; 0x70
 80048bc:	79f8      	ldrb	r0, [r7, #7]
 80048be:	2364      	movs	r3, #100	; 0x64
 80048c0:	f7ff f83e 	bl	8003940 <DRV_CANFDSPI_WriteByteArray>
 80048c4:	4603      	mov	r3, r0
 80048c6:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
        if (spiTransferError) {
 80048ca:	f997 3073 	ldrsb.w	r3, [r7, #115]	; 0x73
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d002      	beq.n	80048d8 <DRV_CANFDSPI_RamInit+0x66>
            return -1;
 80048d2:	f04f 33ff 	mov.w	r3, #4294967295
 80048d6:	e00c      	b.n	80048f2 <DRV_CANFDSPI_RamInit+0x80>
        }
        a += SPI_DEFAULT_BUFFER_LENGTH;
 80048d8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80048dc:	3364      	adds	r3, #100	; 0x64
 80048de:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
    for (k = 0; k < (cRAM_SIZE / SPI_DEFAULT_BUFFER_LENGTH); k++) {
 80048e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048e4:	3301      	adds	r3, #1
 80048e6:	677b      	str	r3, [r7, #116]	; 0x74
 80048e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ea:	2b13      	cmp	r3, #19
 80048ec:	d9e2      	bls.n	80048b4 <DRV_CANFDSPI_RamInit+0x42>
    }

    return spiTransferError;
 80048ee:	f997 3073 	ldrsb.w	r3, [r7, #115]	; 0x73
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3778      	adds	r7, #120	; 0x78
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <DRV_CANFDSPI_BitTimeConfigure>:
}

int8_t DRV_CANFDSPI_BitTimeConfigure(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode,
        CAN_SYSCLK_SPEED clk)
{
 80048fa:	b590      	push	{r4, r7, lr}
 80048fc:	b085      	sub	sp, #20
 80048fe:	af00      	add	r7, sp, #0
 8004900:	4604      	mov	r4, r0
 8004902:	4608      	mov	r0, r1
 8004904:	4611      	mov	r1, r2
 8004906:	461a      	mov	r2, r3
 8004908:	4623      	mov	r3, r4
 800490a:	71fb      	strb	r3, [r7, #7]
 800490c:	4603      	mov	r3, r0
 800490e:	71bb      	strb	r3, [r7, #6]
 8004910:	460b      	mov	r3, r1
 8004912:	717b      	strb	r3, [r7, #5]
 8004914:	4613      	mov	r3, r2
 8004916:	713b      	strb	r3, [r7, #4]
    int8_t spiTransferError = 0;
 8004918:	2300      	movs	r3, #0
 800491a:	73fb      	strb	r3, [r7, #15]

    // Decode clk
    switch (clk) {
 800491c:	793b      	ldrb	r3, [r7, #4]
 800491e:	2b02      	cmp	r3, #2
 8004920:	d036      	beq.n	8004990 <DRV_CANFDSPI_BitTimeConfigure+0x96>
 8004922:	2b02      	cmp	r3, #2
 8004924:	dc4c      	bgt.n	80049c0 <DRV_CANFDSPI_BitTimeConfigure+0xc6>
 8004926:	2b00      	cmp	r3, #0
 8004928:	d002      	beq.n	8004930 <DRV_CANFDSPI_BitTimeConfigure+0x36>
 800492a:	2b01      	cmp	r3, #1
 800492c:	d018      	beq.n	8004960 <DRV_CANFDSPI_BitTimeConfigure+0x66>
 800492e:	e047      	b.n	80049c0 <DRV_CANFDSPI_BitTimeConfigure+0xc6>
        case CAN_SYSCLK_40M:
            spiTransferError = DRV_CANFDSPI_BitTimeConfigureNominal40MHz(index, bitTime);
 8004930:	79ba      	ldrb	r2, [r7, #6]
 8004932:	79fb      	ldrb	r3, [r7, #7]
 8004934:	4611      	mov	r1, r2
 8004936:	4618      	mov	r0, r3
 8004938:	f000 f84c 	bl	80049d4 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz>
 800493c:	4603      	mov	r3, r0
 800493e:	73fb      	strb	r3, [r7, #15]
            if (spiTransferError) return spiTransferError;
 8004940:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d002      	beq.n	800494e <DRV_CANFDSPI_BitTimeConfigure+0x54>
 8004948:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800494c:	e03d      	b.n	80049ca <DRV_CANFDSPI_BitTimeConfigure+0xd0>

            spiTransferError = DRV_CANFDSPI_BitTimeConfigureData40MHz(index, bitTime, sspMode);
 800494e:	797a      	ldrb	r2, [r7, #5]
 8004950:	79b9      	ldrb	r1, [r7, #6]
 8004952:	79fb      	ldrb	r3, [r7, #7]
 8004954:	4618      	mov	r0, r3
 8004956:	f000 f8c5 	bl	8004ae4 <DRV_CANFDSPI_BitTimeConfigureData40MHz>
 800495a:	4603      	mov	r3, r0
 800495c:	73fb      	strb	r3, [r7, #15]
            break;
 800495e:	e032      	b.n	80049c6 <DRV_CANFDSPI_BitTimeConfigure+0xcc>
        case CAN_SYSCLK_20M:
            spiTransferError = DRV_CANFDSPI_BitTimeConfigureNominal20MHz(index, bitTime);
 8004960:	79ba      	ldrb	r2, [r7, #6]
 8004962:	79fb      	ldrb	r3, [r7, #7]
 8004964:	4611      	mov	r1, r2
 8004966:	4618      	mov	r0, r3
 8004968:	f000 faf4 	bl	8004f54 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz>
 800496c:	4603      	mov	r3, r0
 800496e:	73fb      	strb	r3, [r7, #15]
            if (spiTransferError) return spiTransferError;
 8004970:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <DRV_CANFDSPI_BitTimeConfigure+0x84>
 8004978:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800497c:	e025      	b.n	80049ca <DRV_CANFDSPI_BitTimeConfigure+0xd0>

            spiTransferError = DRV_CANFDSPI_BitTimeConfigureData20MHz(index, bitTime, sspMode);
 800497e:	797a      	ldrb	r2, [r7, #5]
 8004980:	79b9      	ldrb	r1, [r7, #6]
 8004982:	79fb      	ldrb	r3, [r7, #7]
 8004984:	4618      	mov	r0, r3
 8004986:	f000 fb73 	bl	8005070 <DRV_CANFDSPI_BitTimeConfigureData20MHz>
 800498a:	4603      	mov	r3, r0
 800498c:	73fb      	strb	r3, [r7, #15]
            break;
 800498e:	e01a      	b.n	80049c6 <DRV_CANFDSPI_BitTimeConfigure+0xcc>
        case CAN_SYSCLK_10M:
            spiTransferError = DRV_CANFDSPI_BitTimeConfigureNominal10MHz(index, bitTime);
 8004990:	79ba      	ldrb	r2, [r7, #6]
 8004992:	79fb      	ldrb	r3, [r7, #7]
 8004994:	4611      	mov	r1, r2
 8004996:	4618      	mov	r0, r3
 8004998:	f000 fd14 	bl	80053c4 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz>
 800499c:	4603      	mov	r3, r0
 800499e:	73fb      	strb	r3, [r7, #15]
            if (spiTransferError) return spiTransferError;
 80049a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <DRV_CANFDSPI_BitTimeConfigure+0xb4>
 80049a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049ac:	e00d      	b.n	80049ca <DRV_CANFDSPI_BitTimeConfigure+0xd0>

            spiTransferError = DRV_CANFDSPI_BitTimeConfigureData10MHz(index, bitTime, sspMode);
 80049ae:	797a      	ldrb	r2, [r7, #5]
 80049b0:	79b9      	ldrb	r1, [r7, #6]
 80049b2:	79fb      	ldrb	r3, [r7, #7]
 80049b4:	4618      	mov	r0, r3
 80049b6:	f000 fd93 	bl	80054e0 <DRV_CANFDSPI_BitTimeConfigureData10MHz>
 80049ba:	4603      	mov	r3, r0
 80049bc:	73fb      	strb	r3, [r7, #15]
            break;
 80049be:	e002      	b.n	80049c6 <DRV_CANFDSPI_BitTimeConfigure+0xcc>
        default:
            spiTransferError = -1;
 80049c0:	23ff      	movs	r3, #255	; 0xff
 80049c2:	73fb      	strb	r3, [r7, #15]
            break;
 80049c4:	bf00      	nop
    }

    return spiTransferError;
 80049c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd90      	pop	{r4, r7, pc}
	...

080049d4 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureNominal40MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	4603      	mov	r3, r0
 80049dc:	460a      	mov	r2, r1
 80049de:	71fb      	strb	r3, [r7, #7]
 80049e0:	4613      	mov	r3, r2
 80049e2:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 80049e4:	2300      	movs	r3, #0
 80049e6:	73fb      	strb	r3, [r7, #15]
    REG_CiNBTCFG ciNbtcfg;

    ciNbtcfg.word = canControlResetValues[cREGADDR_CiNBTCFG / 4];
 80049e8:	4b3d      	ldr	r3, [pc, #244]	; (8004ae0 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0x10c>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	60bb      	str	r3, [r7, #8]

    // Arbitration Bit rate
    switch (bitTime) {
 80049ee:	79bb      	ldrb	r3, [r7, #6]
 80049f0:	2b11      	cmp	r3, #17
 80049f2:	d863      	bhi.n	8004abc <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xe8>
 80049f4:	a201      	add	r2, pc, #4	; (adr r2, 80049fc <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0x28>)
 80049f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fa:	bf00      	nop
 80049fc:	08004a45 	.word	0x08004a45
 8004a00:	08004a45 	.word	0x08004a45
 8004a04:	08004a45 	.word	0x08004a45
 8004a08:	08004a45 	.word	0x08004a45
 8004a0c:	08004a45 	.word	0x08004a45
 8004a10:	08004a45 	.word	0x08004a45
 8004a14:	08004a45 	.word	0x08004a45
 8004a18:	08004a45 	.word	0x08004a45
 8004a1c:	08004a63 	.word	0x08004a63
 8004a20:	08004a63 	.word	0x08004a63
 8004a24:	08004a63 	.word	0x08004a63
 8004a28:	08004a63 	.word	0x08004a63
 8004a2c:	08004a63 	.word	0x08004a63
 8004a30:	08004a63 	.word	0x08004a63
 8004a34:	08004a63 	.word	0x08004a63
 8004a38:	08004a81 	.word	0x08004a81
 8004a3c:	08004a81 	.word	0x08004a81
 8004a40:	08004a9f 	.word	0x08004a9f
        case CAN_500K_4M:
        case CAN_500K_5M:
        case CAN_500K_6M7:
        case CAN_500K_8M:
        case CAN_500K_10M:
            ciNbtcfg.bF.BRP = 0;
 8004a44:	2300      	movs	r3, #0
 8004a46:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 62;
 8004a48:	233e      	movs	r3, #62	; 0x3e
 8004a4a:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 15;
 8004a4c:	7a7b      	ldrb	r3, [r7, #9]
 8004a4e:	220f      	movs	r2, #15
 8004a50:	f362 0306 	bfi	r3, r2, #0, #7
 8004a54:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 15;
 8004a56:	7a3b      	ldrb	r3, [r7, #8]
 8004a58:	220f      	movs	r2, #15
 8004a5a:	f362 0306 	bfi	r3, r2, #0, #7
 8004a5e:	723b      	strb	r3, [r7, #8]
            break;
 8004a60:	e02f      	b.n	8004ac2 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xee>
        case CAN_250K_1M:
        case CAN_250K_1M5:
        case CAN_250K_2M:
        case CAN_250K_3M:
        case CAN_250K_4M:
            ciNbtcfg.bF.BRP = 0;
 8004a62:	2300      	movs	r3, #0
 8004a64:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 126;
 8004a66:	237e      	movs	r3, #126	; 0x7e
 8004a68:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 31;
 8004a6a:	7a7b      	ldrb	r3, [r7, #9]
 8004a6c:	221f      	movs	r2, #31
 8004a6e:	f362 0306 	bfi	r3, r2, #0, #7
 8004a72:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 31;
 8004a74:	7a3b      	ldrb	r3, [r7, #8]
 8004a76:	221f      	movs	r2, #31
 8004a78:	f362 0306 	bfi	r3, r2, #0, #7
 8004a7c:	723b      	strb	r3, [r7, #8]
            break;
 8004a7e:	e020      	b.n	8004ac2 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xee>

        case CAN_1000K_4M:
        case CAN_1000K_8M:
            ciNbtcfg.bF.BRP = 0;
 8004a80:	2300      	movs	r3, #0
 8004a82:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 30;
 8004a84:	231e      	movs	r3, #30
 8004a86:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 7;
 8004a88:	7a7b      	ldrb	r3, [r7, #9]
 8004a8a:	2207      	movs	r2, #7
 8004a8c:	f362 0306 	bfi	r3, r2, #0, #7
 8004a90:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 7;
 8004a92:	7a3b      	ldrb	r3, [r7, #8]
 8004a94:	2207      	movs	r2, #7
 8004a96:	f362 0306 	bfi	r3, r2, #0, #7
 8004a9a:	723b      	strb	r3, [r7, #8]
            break;
 8004a9c:	e011      	b.n	8004ac2 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xee>

        case CAN_125K_500K:
            ciNbtcfg.bF.BRP = 0;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 254;
 8004aa2:	23fe      	movs	r3, #254	; 0xfe
 8004aa4:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 63;
 8004aa6:	7a7b      	ldrb	r3, [r7, #9]
 8004aa8:	223f      	movs	r2, #63	; 0x3f
 8004aaa:	f362 0306 	bfi	r3, r2, #0, #7
 8004aae:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 63;
 8004ab0:	7a3b      	ldrb	r3, [r7, #8]
 8004ab2:	223f      	movs	r2, #63	; 0x3f
 8004ab4:	f362 0306 	bfi	r3, r2, #0, #7
 8004ab8:	723b      	strb	r3, [r7, #8]
            break;
 8004aba:	e002      	b.n	8004ac2 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xee>

        default:
            return -1;
 8004abc:	f04f 33ff 	mov.w	r3, #4294967295
 8004ac0:	e009      	b.n	8004ad6 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0x102>

    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiNBTCFG, ciNbtcfg.word);
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	79fb      	ldrb	r3, [r7, #7]
 8004ac6:	2104      	movs	r1, #4
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7fe fe15 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	73fb      	strb	r3, [r7, #15]

    return spiTransferError;
 8004ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3710      	adds	r7, #16
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	2000000c 	.word	0x2000000c

08004ae4 <DRV_CANFDSPI_BitTimeConfigureData40MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureData40MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	4603      	mov	r3, r0
 8004aec:	71fb      	strb	r3, [r7, #7]
 8004aee:	460b      	mov	r3, r1
 8004af0:	71bb      	strb	r3, [r7, #6]
 8004af2:	4613      	mov	r3, r2
 8004af4:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 8004af6:	2300      	movs	r3, #0
 8004af8:	75fb      	strb	r3, [r7, #23]
    REG_CiDBTCFG ciDbtcfg;
    REG_CiTDC ciTdc;
    //    sspMode;

    ciDbtcfg.word = canControlResetValues[cREGADDR_CiDBTCFG / 4];
 8004afa:	4be2      	ldr	r3, [pc, #904]	; (8004e84 <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x3a0>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	60fb      	str	r3, [r7, #12]
    ciTdc.word = 0;
 8004b00:	2300      	movs	r3, #0
 8004b02:	60bb      	str	r3, [r7, #8]

    // Configure Bit time and sample point
    ciTdc.bF.TDCMode = CAN_SSP_MODE_AUTO;
 8004b04:	7abb      	ldrb	r3, [r7, #10]
 8004b06:	2202      	movs	r2, #2
 8004b08:	f362 0301 	bfi	r3, r2, #0, #2
 8004b0c:	72bb      	strb	r3, [r7, #10]
    uint32_t tdcValue = 0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	613b      	str	r3, [r7, #16]

    // Data Bit rate and SSP
    switch (bitTime) {
 8004b12:	79bb      	ldrb	r3, [r7, #6]
 8004b14:	2b11      	cmp	r3, #17
 8004b16:	f200 81f5 	bhi.w	8004f04 <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x420>
 8004b1a:	a201      	add	r2, pc, #4	; (adr r2, 8004b20 <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x3c>)
 8004b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b20:	08004b69 	.word	0x08004b69
 8004b24:	08004ba7 	.word	0x08004ba7
 8004b28:	08004be5 	.word	0x08004be5
 8004b2c:	08004c23 	.word	0x08004c23
 8004b30:	08004c61 	.word	0x08004c61
 8004b34:	08004c9f 	.word	0x08004c9f
 8004b38:	08004cd9 	.word	0x08004cd9
 8004b3c:	08004d0d 	.word	0x08004d0d
 8004b40:	08004d3f 	.word	0x08004d3f
 8004b44:	08004d85 	.word	0x08004d85
 8004b48:	08004dcb 	.word	0x08004dcb
 8004b4c:	08004e09 	.word	0x08004e09
 8004b50:	08004e47 	.word	0x08004e47
 8004b54:	08004e89 	.word	0x08004e89
 8004b58:	08004ec7 	.word	0x08004ec7
 8004b5c:	08004c23 	.word	0x08004c23
 8004b60:	08004cd9 	.word	0x08004cd9
 8004b64:	08004d3f 	.word	0x08004d3f
        case CAN_500K_1M:
            ciDbtcfg.bF.BRP = 0;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 30;
 8004b6c:	7bbb      	ldrb	r3, [r7, #14]
 8004b6e:	221e      	movs	r2, #30
 8004b70:	f362 0304 	bfi	r3, r2, #0, #5
 8004b74:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 7;
 8004b76:	7b7b      	ldrb	r3, [r7, #13]
 8004b78:	2207      	movs	r2, #7
 8004b7a:	f362 0303 	bfi	r3, r2, #0, #4
 8004b7e:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 7;
 8004b80:	7b3b      	ldrb	r3, [r7, #12]
 8004b82:	2207      	movs	r2, #7
 8004b84:	f362 0303 	bfi	r3, r2, #0, #4
 8004b88:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 31;
 8004b8a:	7a7b      	ldrb	r3, [r7, #9]
 8004b8c:	221f      	movs	r2, #31
 8004b8e:	f362 0306 	bfi	r3, r2, #0, #7
 8004b92:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b9a:	b2da      	uxtb	r2, r3
 8004b9c:	7a3b      	ldrb	r3, [r7, #8]
 8004b9e:	f362 0305 	bfi	r3, r2, #0, #6
 8004ba2:	723b      	strb	r3, [r7, #8]
            break;
 8004ba4:	e1b1      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_2M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 8004baa:	7bbb      	ldrb	r3, [r7, #14]
 8004bac:	220e      	movs	r2, #14
 8004bae:	f362 0304 	bfi	r3, r2, #0, #5
 8004bb2:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 8004bb4:	7b7b      	ldrb	r3, [r7, #13]
 8004bb6:	2203      	movs	r2, #3
 8004bb8:	f362 0303 	bfi	r3, r2, #0, #4
 8004bbc:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 8004bbe:	7b3b      	ldrb	r3, [r7, #12]
 8004bc0:	2203      	movs	r2, #3
 8004bc2:	f362 0303 	bfi	r3, r2, #0, #4
 8004bc6:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 8004bc8:	7a7b      	ldrb	r3, [r7, #9]
 8004bca:	220f      	movs	r2, #15
 8004bcc:	f362 0306 	bfi	r3, r2, #0, #7
 8004bd0:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	7a3b      	ldrb	r3, [r7, #8]
 8004bdc:	f362 0305 	bfi	r3, r2, #0, #6
 8004be0:	723b      	strb	r3, [r7, #8]
            break;
 8004be2:	e192      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_3M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8004be4:	2300      	movs	r3, #0
 8004be6:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 8;
 8004be8:	7bbb      	ldrb	r3, [r7, #14]
 8004bea:	2208      	movs	r2, #8
 8004bec:	f362 0304 	bfi	r3, r2, #0, #5
 8004bf0:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 2;
 8004bf2:	7b7b      	ldrb	r3, [r7, #13]
 8004bf4:	2202      	movs	r2, #2
 8004bf6:	f362 0303 	bfi	r3, r2, #0, #4
 8004bfa:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 2;
 8004bfc:	7b3b      	ldrb	r3, [r7, #12]
 8004bfe:	2202      	movs	r2, #2
 8004c00:	f362 0303 	bfi	r3, r2, #0, #4
 8004c04:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 9;
 8004c06:	7a7b      	ldrb	r3, [r7, #9]
 8004c08:	2209      	movs	r2, #9
 8004c0a:	f362 0306 	bfi	r3, r2, #0, #7
 8004c0e:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c16:	b2da      	uxtb	r2, r3
 8004c18:	7a3b      	ldrb	r3, [r7, #8]
 8004c1a:	f362 0305 	bfi	r3, r2, #0, #6
 8004c1e:	723b      	strb	r3, [r7, #8]
            break;
 8004c20:	e173      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_4M:
        case CAN_1000K_4M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8004c22:	2300      	movs	r3, #0
 8004c24:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 8004c26:	7bbb      	ldrb	r3, [r7, #14]
 8004c28:	2206      	movs	r2, #6
 8004c2a:	f362 0304 	bfi	r3, r2, #0, #5
 8004c2e:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8004c30:	7b7b      	ldrb	r3, [r7, #13]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f362 0303 	bfi	r3, r2, #0, #4
 8004c38:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 8004c3a:	7b3b      	ldrb	r3, [r7, #12]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f362 0303 	bfi	r3, r2, #0, #4
 8004c42:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8004c44:	7a7b      	ldrb	r3, [r7, #9]
 8004c46:	2207      	movs	r2, #7
 8004c48:	f362 0306 	bfi	r3, r2, #0, #7
 8004c4c:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c54:	b2da      	uxtb	r2, r3
 8004c56:	7a3b      	ldrb	r3, [r7, #8]
 8004c58:	f362 0305 	bfi	r3, r2, #0, #6
 8004c5c:	723b      	strb	r3, [r7, #8]
            break;
 8004c5e:	e154      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_5M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8004c60:	2300      	movs	r3, #0
 8004c62:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 4;
 8004c64:	7bbb      	ldrb	r3, [r7, #14]
 8004c66:	2204      	movs	r2, #4
 8004c68:	f362 0304 	bfi	r3, r2, #0, #5
 8004c6c:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8004c6e:	7b7b      	ldrb	r3, [r7, #13]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f362 0303 	bfi	r3, r2, #0, #4
 8004c76:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 8004c78:	7b3b      	ldrb	r3, [r7, #12]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f362 0303 	bfi	r3, r2, #0, #4
 8004c80:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 5;
 8004c82:	7a7b      	ldrb	r3, [r7, #9]
 8004c84:	2205      	movs	r2, #5
 8004c86:	f362 0306 	bfi	r3, r2, #0, #7
 8004c8a:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c92:	b2da      	uxtb	r2, r3
 8004c94:	7a3b      	ldrb	r3, [r7, #8]
 8004c96:	f362 0305 	bfi	r3, r2, #0, #6
 8004c9a:	723b      	strb	r3, [r7, #8]
            break;
 8004c9c:	e135      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_6M7:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 3;
 8004ca2:	7bbb      	ldrb	r3, [r7, #14]
 8004ca4:	2203      	movs	r2, #3
 8004ca6:	f362 0304 	bfi	r3, r2, #0, #5
 8004caa:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 8004cac:	7b7b      	ldrb	r3, [r7, #13]
 8004cae:	f36f 0303 	bfc	r3, #0, #4
 8004cb2:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8004cb4:	7b3b      	ldrb	r3, [r7, #12]
 8004cb6:	f36f 0303 	bfc	r3, #0, #4
 8004cba:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 4;
 8004cbc:	7a7b      	ldrb	r3, [r7, #9]
 8004cbe:	2204      	movs	r2, #4
 8004cc0:	f362 0306 	bfi	r3, r2, #0, #7
 8004cc4:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ccc:	b2da      	uxtb	r2, r3
 8004cce:	7a3b      	ldrb	r3, [r7, #8]
 8004cd0:	f362 0305 	bfi	r3, r2, #0, #6
 8004cd4:	723b      	strb	r3, [r7, #8]
            break;
 8004cd6:	e118      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_8M:
        case CAN_1000K_8M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 8004cdc:	7bbb      	ldrb	r3, [r7, #14]
 8004cde:	2202      	movs	r2, #2
 8004ce0:	f362 0304 	bfi	r3, r2, #0, #5
 8004ce4:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 8004ce6:	7b7b      	ldrb	r3, [r7, #13]
 8004ce8:	f36f 0303 	bfc	r3, #0, #4
 8004cec:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8004cee:	7b3b      	ldrb	r3, [r7, #12]
 8004cf0:	f36f 0303 	bfc	r3, #0, #4
 8004cf4:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 8004cf6:	7a7b      	ldrb	r3, [r7, #9]
 8004cf8:	2203      	movs	r2, #3
 8004cfa:	f362 0306 	bfi	r3, r2, #0, #7
 8004cfe:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = 1;
 8004d00:	7a3b      	ldrb	r3, [r7, #8]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f362 0305 	bfi	r3, r2, #0, #6
 8004d08:	723b      	strb	r3, [r7, #8]
            break;
 8004d0a:	e0fe      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_10M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 1;
 8004d10:	7bbb      	ldrb	r3, [r7, #14]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f362 0304 	bfi	r3, r2, #0, #5
 8004d18:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 8004d1a:	7b7b      	ldrb	r3, [r7, #13]
 8004d1c:	f36f 0303 	bfc	r3, #0, #4
 8004d20:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8004d22:	7b3b      	ldrb	r3, [r7, #12]
 8004d24:	f36f 0303 	bfc	r3, #0, #4
 8004d28:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 2;
 8004d2a:	7a7b      	ldrb	r3, [r7, #9]
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	f362 0306 	bfi	r3, r2, #0, #7
 8004d32:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = 0;
 8004d34:	7a3b      	ldrb	r3, [r7, #8]
 8004d36:	f36f 0305 	bfc	r3, #0, #6
 8004d3a:	723b      	strb	r3, [r7, #8]
            break;
 8004d3c:	e0e5      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>

        case CAN_250K_500K:
        case CAN_125K_500K:
            ciDbtcfg.bF.BRP = 1;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 30;
 8004d42:	7bbb      	ldrb	r3, [r7, #14]
 8004d44:	221e      	movs	r2, #30
 8004d46:	f362 0304 	bfi	r3, r2, #0, #5
 8004d4a:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 7;
 8004d4c:	7b7b      	ldrb	r3, [r7, #13]
 8004d4e:	2207      	movs	r2, #7
 8004d50:	f362 0303 	bfi	r3, r2, #0, #4
 8004d54:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 7;
 8004d56:	7b3b      	ldrb	r3, [r7, #12]
 8004d58:	2207      	movs	r2, #7
 8004d5a:	f362 0303 	bfi	r3, r2, #0, #4
 8004d5e:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 31;
 8004d60:	7a7b      	ldrb	r3, [r7, #9]
 8004d62:	221f      	movs	r2, #31
 8004d64:	f362 0306 	bfi	r3, r2, #0, #7
 8004d68:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d70:	b2da      	uxtb	r2, r3
 8004d72:	7a3b      	ldrb	r3, [r7, #8]
 8004d74:	f362 0305 	bfi	r3, r2, #0, #6
 8004d78:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 8004d7a:	7abb      	ldrb	r3, [r7, #10]
 8004d7c:	f36f 0301 	bfc	r3, #0, #2
 8004d80:	72bb      	strb	r3, [r7, #10]
            break;
 8004d82:	e0c2      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_833K:
            ciDbtcfg.bF.BRP = 1;
 8004d84:	2301      	movs	r3, #1
 8004d86:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 17;
 8004d88:	7bbb      	ldrb	r3, [r7, #14]
 8004d8a:	2211      	movs	r2, #17
 8004d8c:	f362 0304 	bfi	r3, r2, #0, #5
 8004d90:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 4;
 8004d92:	7b7b      	ldrb	r3, [r7, #13]
 8004d94:	2204      	movs	r2, #4
 8004d96:	f362 0303 	bfi	r3, r2, #0, #4
 8004d9a:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 4;
 8004d9c:	7b3b      	ldrb	r3, [r7, #12]
 8004d9e:	2204      	movs	r2, #4
 8004da0:	f362 0303 	bfi	r3, r2, #0, #4
 8004da4:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 18;
 8004da6:	7a7b      	ldrb	r3, [r7, #9]
 8004da8:	2212      	movs	r2, #18
 8004daa:	f362 0306 	bfi	r3, r2, #0, #7
 8004dae:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	7a3b      	ldrb	r3, [r7, #8]
 8004dba:	f362 0305 	bfi	r3, r2, #0, #6
 8004dbe:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 8004dc0:	7abb      	ldrb	r3, [r7, #10]
 8004dc2:	f36f 0301 	bfc	r3, #0, #2
 8004dc6:	72bb      	strb	r3, [r7, #10]
            break;
 8004dc8:	e09f      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_1M:
            ciDbtcfg.bF.BRP = 0;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 30;
 8004dce:	7bbb      	ldrb	r3, [r7, #14]
 8004dd0:	221e      	movs	r2, #30
 8004dd2:	f362 0304 	bfi	r3, r2, #0, #5
 8004dd6:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 7;
 8004dd8:	7b7b      	ldrb	r3, [r7, #13]
 8004dda:	2207      	movs	r2, #7
 8004ddc:	f362 0303 	bfi	r3, r2, #0, #4
 8004de0:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 7;
 8004de2:	7b3b      	ldrb	r3, [r7, #12]
 8004de4:	2207      	movs	r2, #7
 8004de6:	f362 0303 	bfi	r3, r2, #0, #4
 8004dea:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 31;
 8004dec:	7a7b      	ldrb	r3, [r7, #9]
 8004dee:	221f      	movs	r2, #31
 8004df0:	f362 0306 	bfi	r3, r2, #0, #7
 8004df4:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dfc:	b2da      	uxtb	r2, r3
 8004dfe:	7a3b      	ldrb	r3, [r7, #8]
 8004e00:	f362 0305 	bfi	r3, r2, #0, #6
 8004e04:	723b      	strb	r3, [r7, #8]
            break;
 8004e06:	e080      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_1M5:
            ciDbtcfg.bF.BRP = 0;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 18;
 8004e0c:	7bbb      	ldrb	r3, [r7, #14]
 8004e0e:	2212      	movs	r2, #18
 8004e10:	f362 0304 	bfi	r3, r2, #0, #5
 8004e14:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 5;
 8004e16:	7b7b      	ldrb	r3, [r7, #13]
 8004e18:	2205      	movs	r2, #5
 8004e1a:	f362 0303 	bfi	r3, r2, #0, #4
 8004e1e:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 5;
 8004e20:	7b3b      	ldrb	r3, [r7, #12]
 8004e22:	2205      	movs	r2, #5
 8004e24:	f362 0303 	bfi	r3, r2, #0, #4
 8004e28:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 19;
 8004e2a:	7a7b      	ldrb	r3, [r7, #9]
 8004e2c:	2213      	movs	r2, #19
 8004e2e:	f362 0306 	bfi	r3, r2, #0, #7
 8004e32:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e3a:	b2da      	uxtb	r2, r3
 8004e3c:	7a3b      	ldrb	r3, [r7, #8]
 8004e3e:	f362 0305 	bfi	r3, r2, #0, #6
 8004e42:	723b      	strb	r3, [r7, #8]
            break;
 8004e44:	e061      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_2M:
            ciDbtcfg.bF.BRP = 0;
 8004e46:	2300      	movs	r3, #0
 8004e48:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 8004e4a:	7bbb      	ldrb	r3, [r7, #14]
 8004e4c:	220e      	movs	r2, #14
 8004e4e:	f362 0304 	bfi	r3, r2, #0, #5
 8004e52:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 8004e54:	7b7b      	ldrb	r3, [r7, #13]
 8004e56:	2203      	movs	r2, #3
 8004e58:	f362 0303 	bfi	r3, r2, #0, #4
 8004e5c:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 8004e5e:	7b3b      	ldrb	r3, [r7, #12]
 8004e60:	2203      	movs	r2, #3
 8004e62:	f362 0303 	bfi	r3, r2, #0, #4
 8004e66:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 8004e68:	7a7b      	ldrb	r3, [r7, #9]
 8004e6a:	220f      	movs	r2, #15
 8004e6c:	f362 0306 	bfi	r3, r2, #0, #7
 8004e70:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e78:	b2da      	uxtb	r2, r3
 8004e7a:	7a3b      	ldrb	r3, [r7, #8]
 8004e7c:	f362 0305 	bfi	r3, r2, #0, #6
 8004e80:	723b      	strb	r3, [r7, #8]
            break;
 8004e82:	e042      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
 8004e84:	2000000c 	.word	0x2000000c
        case CAN_250K_3M:
            ciDbtcfg.bF.BRP = 0;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 8;
 8004e8c:	7bbb      	ldrb	r3, [r7, #14]
 8004e8e:	2208      	movs	r2, #8
 8004e90:	f362 0304 	bfi	r3, r2, #0, #5
 8004e94:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 2;
 8004e96:	7b7b      	ldrb	r3, [r7, #13]
 8004e98:	2202      	movs	r2, #2
 8004e9a:	f362 0303 	bfi	r3, r2, #0, #4
 8004e9e:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 2;
 8004ea0:	7b3b      	ldrb	r3, [r7, #12]
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	f362 0303 	bfi	r3, r2, #0, #4
 8004ea8:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 9;
 8004eaa:	7a7b      	ldrb	r3, [r7, #9]
 8004eac:	2209      	movs	r2, #9
 8004eae:	f362 0306 	bfi	r3, r2, #0, #7
 8004eb2:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004eba:	b2da      	uxtb	r2, r3
 8004ebc:	7a3b      	ldrb	r3, [r7, #8]
 8004ebe:	f362 0305 	bfi	r3, r2, #0, #6
 8004ec2:	723b      	strb	r3, [r7, #8]
            break;
 8004ec4:	e021      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_4M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 8004eca:	7bbb      	ldrb	r3, [r7, #14]
 8004ecc:	2206      	movs	r2, #6
 8004ece:	f362 0304 	bfi	r3, r2, #0, #5
 8004ed2:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8004ed4:	7b7b      	ldrb	r3, [r7, #13]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f362 0303 	bfi	r3, r2, #0, #4
 8004edc:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 8004ede:	7b3b      	ldrb	r3, [r7, #12]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f362 0303 	bfi	r3, r2, #0, #4
 8004ee6:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8004ee8:	7a7b      	ldrb	r3, [r7, #9]
 8004eea:	2207      	movs	r2, #7
 8004eec:	f362 0306 	bfi	r3, r2, #0, #7
 8004ef0:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	7a3b      	ldrb	r3, [r7, #8]
 8004efc:	f362 0305 	bfi	r3, r2, #0, #6
 8004f00:	723b      	strb	r3, [r7, #8]
            break;
 8004f02:	e002      	b.n	8004f0a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>

        default:
            return -1;
 8004f04:	f04f 33ff 	mov.w	r3, #4294967295
 8004f08:	e01f      	b.n	8004f4a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x466>

    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiDBTCFG, ciDbtcfg.word);
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	79fb      	ldrb	r3, [r7, #7]
 8004f0e:	2108      	movs	r1, #8
 8004f10:	4618      	mov	r0, r3
 8004f12:	f7fe fbf1 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8004f16:	4603      	mov	r3, r0
 8004f18:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8004f1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d002      	beq.n	8004f28 <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x444>
        return -2;
 8004f22:	f06f 0301 	mvn.w	r3, #1
 8004f26:	e010      	b.n	8004f4a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x466>
#ifdef REV_A
    ciTdc.bF.TDCOffset = 0;
    ciTdc.bF.TDCValue = 0;
#endif

    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiTDC, ciTdc.word);
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	79fb      	ldrb	r3, [r7, #7]
 8004f2c:	210c      	movs	r1, #12
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7fe fbe2 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8004f34:	4603      	mov	r3, r0
 8004f36:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8004f38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d002      	beq.n	8004f46 <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x462>
        return -3;
 8004f40:	f06f 0302 	mvn.w	r3, #2
 8004f44:	e001      	b.n	8004f4a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x466>
    }

    return spiTransferError;
 8004f46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3718      	adds	r7, #24
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop

08004f54 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureNominal20MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	460a      	mov	r2, r1
 8004f5e:	71fb      	strb	r3, [r7, #7]
 8004f60:	4613      	mov	r3, r2
 8004f62:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 8004f64:	2300      	movs	r3, #0
 8004f66:	73fb      	strb	r3, [r7, #15]
    REG_CiNBTCFG ciNbtcfg;

    ciNbtcfg.word = canControlResetValues[cREGADDR_CiNBTCFG / 4];
 8004f68:	4b40      	ldr	r3, [pc, #256]	; (800506c <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x118>)
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	60bb      	str	r3, [r7, #8]

    // Arbitration Bit rate
    switch (bitTime) {
 8004f6e:	79bb      	ldrb	r3, [r7, #6]
 8004f70:	2b11      	cmp	r3, #17
 8004f72:	d863      	bhi.n	800503c <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xe8>
 8004f74:	a201      	add	r2, pc, #4	; (adr r2, 8004f7c <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x28>)
 8004f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f7a:	bf00      	nop
 8004f7c:	08004fc5 	.word	0x08004fc5
 8004f80:	08004fc5 	.word	0x08004fc5
 8004f84:	0800503d 	.word	0x0800503d
 8004f88:	08004fc5 	.word	0x08004fc5
 8004f8c:	08004fc5 	.word	0x08004fc5
 8004f90:	08004fc5 	.word	0x08004fc5
 8004f94:	08004fc5 	.word	0x08004fc5
 8004f98:	08004fc5 	.word	0x08004fc5
 8004f9c:	08004fe3 	.word	0x08004fe3
 8004fa0:	08004fe3 	.word	0x08004fe3
 8004fa4:	08004fe3 	.word	0x08004fe3
 8004fa8:	08004fe3 	.word	0x08004fe3
 8004fac:	08004fe3 	.word	0x08004fe3
 8004fb0:	08004fe3 	.word	0x08004fe3
 8004fb4:	08004fe3 	.word	0x08004fe3
 8004fb8:	08005001 	.word	0x08005001
 8004fbc:	08005001 	.word	0x08005001
 8004fc0:	0800501f 	.word	0x0800501f
        case CAN_500K_4M:
        case CAN_500K_5M:
        case CAN_500K_6M7:
        case CAN_500K_8M:
        case CAN_500K_10M:
            ciNbtcfg.bF.BRP = 0;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 30;
 8004fc8:	231e      	movs	r3, #30
 8004fca:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 7;
 8004fcc:	7a7b      	ldrb	r3, [r7, #9]
 8004fce:	2207      	movs	r2, #7
 8004fd0:	f362 0306 	bfi	r3, r2, #0, #7
 8004fd4:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 7;
 8004fd6:	7a3b      	ldrb	r3, [r7, #8]
 8004fd8:	2207      	movs	r2, #7
 8004fda:	f362 0306 	bfi	r3, r2, #0, #7
 8004fde:	723b      	strb	r3, [r7, #8]
            break;
 8004fe0:	e02f      	b.n	8005042 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xee>
        case CAN_250K_1M:
        case CAN_250K_1M5:
        case CAN_250K_2M:
        case CAN_250K_3M:
        case CAN_250K_4M:
            ciNbtcfg.bF.BRP = 0;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 62;
 8004fe6:	233e      	movs	r3, #62	; 0x3e
 8004fe8:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 15;
 8004fea:	7a7b      	ldrb	r3, [r7, #9]
 8004fec:	220f      	movs	r2, #15
 8004fee:	f362 0306 	bfi	r3, r2, #0, #7
 8004ff2:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 15;
 8004ff4:	7a3b      	ldrb	r3, [r7, #8]
 8004ff6:	220f      	movs	r2, #15
 8004ff8:	f362 0306 	bfi	r3, r2, #0, #7
 8004ffc:	723b      	strb	r3, [r7, #8]
            break;
 8004ffe:	e020      	b.n	8005042 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xee>

        case CAN_1000K_4M:
        case CAN_1000K_8M:
            ciNbtcfg.bF.BRP = 0;
 8005000:	2300      	movs	r3, #0
 8005002:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 14;
 8005004:	230e      	movs	r3, #14
 8005006:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 3;
 8005008:	7a7b      	ldrb	r3, [r7, #9]
 800500a:	2203      	movs	r2, #3
 800500c:	f362 0306 	bfi	r3, r2, #0, #7
 8005010:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 3;
 8005012:	7a3b      	ldrb	r3, [r7, #8]
 8005014:	2203      	movs	r2, #3
 8005016:	f362 0306 	bfi	r3, r2, #0, #7
 800501a:	723b      	strb	r3, [r7, #8]
            break;
 800501c:	e011      	b.n	8005042 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xee>

        case CAN_125K_500K:
            ciNbtcfg.bF.BRP = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 126;
 8005022:	237e      	movs	r3, #126	; 0x7e
 8005024:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 31;
 8005026:	7a7b      	ldrb	r3, [r7, #9]
 8005028:	221f      	movs	r2, #31
 800502a:	f362 0306 	bfi	r3, r2, #0, #7
 800502e:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 31;
 8005030:	7a3b      	ldrb	r3, [r7, #8]
 8005032:	221f      	movs	r2, #31
 8005034:	f362 0306 	bfi	r3, r2, #0, #7
 8005038:	723b      	strb	r3, [r7, #8]
            break;
 800503a:	e002      	b.n	8005042 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xee>

        default:
            return -1;
 800503c:	f04f 33ff 	mov.w	r3, #4294967295
 8005040:	e010      	b.n	8005064 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x110>

    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiNBTCFG, ciNbtcfg.word);
 8005042:	68ba      	ldr	r2, [r7, #8]
 8005044:	79fb      	ldrb	r3, [r7, #7]
 8005046:	2104      	movs	r1, #4
 8005048:	4618      	mov	r0, r3
 800504a:	f7fe fb55 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 800504e:	4603      	mov	r3, r0
 8005050:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8005052:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d002      	beq.n	8005060 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x10c>
        return -2;
 800505a:	f06f 0301 	mvn.w	r3, #1
 800505e:	e001      	b.n	8005064 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x110>
    }

    return spiTransferError;
 8005060:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005064:	4618      	mov	r0, r3
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	2000000c 	.word	0x2000000c

08005070 <DRV_CANFDSPI_BitTimeConfigureData20MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureData20MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b086      	sub	sp, #24
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	71fb      	strb	r3, [r7, #7]
 800507a:	460b      	mov	r3, r1
 800507c:	71bb      	strb	r3, [r7, #6]
 800507e:	4613      	mov	r3, r2
 8005080:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 8005082:	2300      	movs	r3, #0
 8005084:	75fb      	strb	r3, [r7, #23]
    REG_CiDBTCFG ciDbtcfg;
    REG_CiTDC ciTdc;
    //    sspMode;

    ciDbtcfg.word = canControlResetValues[cREGADDR_CiDBTCFG / 4];
 8005086:	4bce      	ldr	r3, [pc, #824]	; (80053c0 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x350>)
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	60fb      	str	r3, [r7, #12]
    ciTdc.word = 0;
 800508c:	2300      	movs	r3, #0
 800508e:	60bb      	str	r3, [r7, #8]

    // Configure Bit time and sample point
    ciTdc.bF.TDCMode = CAN_SSP_MODE_AUTO;
 8005090:	7abb      	ldrb	r3, [r7, #10]
 8005092:	2202      	movs	r2, #2
 8005094:	f362 0301 	bfi	r3, r2, #0, #2
 8005098:	72bb      	strb	r3, [r7, #10]
    uint32_t tdcValue = 0;
 800509a:	2300      	movs	r3, #0
 800509c:	613b      	str	r3, [r7, #16]

    // Data Bit rate and SSP
    switch (bitTime) {
 800509e:	79bb      	ldrb	r3, [r7, #6]
 80050a0:	2b11      	cmp	r3, #17
 80050a2:	f200 8165 	bhi.w	8005370 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x300>
 80050a6:	a201      	add	r2, pc, #4	; (adr r2, 80050ac <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x3c>)
 80050a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ac:	080050f5 	.word	0x080050f5
 80050b0:	08005133 	.word	0x08005133
 80050b4:	08005371 	.word	0x08005371
 80050b8:	08005171 	.word	0x08005171
 80050bc:	080051ab 	.word	0x080051ab
 80050c0:	080051e5 	.word	0x080051e5
 80050c4:	080051e5 	.word	0x080051e5
 80050c8:	080051e5 	.word	0x080051e5
 80050cc:	080051eb 	.word	0x080051eb
 80050d0:	08005231 	.word	0x08005231
 80050d4:	08005277 	.word	0x08005277
 80050d8:	080052b5 	.word	0x080052b5
 80050dc:	080052f3 	.word	0x080052f3
 80050e0:	08005331 	.word	0x08005331
 80050e4:	08005337 	.word	0x08005337
 80050e8:	08005171 	.word	0x08005171
 80050ec:	080051e5 	.word	0x080051e5
 80050f0:	080051eb 	.word	0x080051eb
        case CAN_500K_1M:
            ciDbtcfg.bF.BRP = 0;
 80050f4:	2300      	movs	r3, #0
 80050f6:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 80050f8:	7bbb      	ldrb	r3, [r7, #14]
 80050fa:	220e      	movs	r2, #14
 80050fc:	f362 0304 	bfi	r3, r2, #0, #5
 8005100:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 8005102:	7b7b      	ldrb	r3, [r7, #13]
 8005104:	2203      	movs	r2, #3
 8005106:	f362 0303 	bfi	r3, r2, #0, #4
 800510a:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 800510c:	7b3b      	ldrb	r3, [r7, #12]
 800510e:	2203      	movs	r2, #3
 8005110:	f362 0303 	bfi	r3, r2, #0, #4
 8005114:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 8005116:	7a7b      	ldrb	r3, [r7, #9]
 8005118:	220f      	movs	r2, #15
 800511a:	f362 0306 	bfi	r3, r2, #0, #7
 800511e:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005126:	b2da      	uxtb	r2, r3
 8005128:	7a3b      	ldrb	r3, [r7, #8]
 800512a:	f362 0305 	bfi	r3, r2, #0, #6
 800512e:	723b      	strb	r3, [r7, #8]
            break;
 8005130:	e121      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_500K_2M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8005132:	2300      	movs	r3, #0
 8005134:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 8005136:	7bbb      	ldrb	r3, [r7, #14]
 8005138:	2206      	movs	r2, #6
 800513a:	f362 0304 	bfi	r3, r2, #0, #5
 800513e:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8005140:	7b7b      	ldrb	r3, [r7, #13]
 8005142:	2201      	movs	r2, #1
 8005144:	f362 0303 	bfi	r3, r2, #0, #4
 8005148:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 800514a:	7b3b      	ldrb	r3, [r7, #12]
 800514c:	2201      	movs	r2, #1
 800514e:	f362 0303 	bfi	r3, r2, #0, #4
 8005152:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8005154:	7a7b      	ldrb	r3, [r7, #9]
 8005156:	2207      	movs	r2, #7
 8005158:	f362 0306 	bfi	r3, r2, #0, #7
 800515c:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005164:	b2da      	uxtb	r2, r3
 8005166:	7a3b      	ldrb	r3, [r7, #8]
 8005168:	f362 0305 	bfi	r3, r2, #0, #6
 800516c:	723b      	strb	r3, [r7, #8]
            break;
 800516e:	e102      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_500K_4M:
        case CAN_1000K_4M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8005170:	2300      	movs	r3, #0
 8005172:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 8005174:	7bbb      	ldrb	r3, [r7, #14]
 8005176:	2202      	movs	r2, #2
 8005178:	f362 0304 	bfi	r3, r2, #0, #5
 800517c:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 800517e:	7b7b      	ldrb	r3, [r7, #13]
 8005180:	f36f 0303 	bfc	r3, #0, #4
 8005184:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8005186:	7b3b      	ldrb	r3, [r7, #12]
 8005188:	f36f 0303 	bfc	r3, #0, #4
 800518c:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 800518e:	7a7b      	ldrb	r3, [r7, #9]
 8005190:	2203      	movs	r2, #3
 8005192:	f362 0306 	bfi	r3, r2, #0, #7
 8005196:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	7a3b      	ldrb	r3, [r7, #8]
 80051a2:	f362 0305 	bfi	r3, r2, #0, #6
 80051a6:	723b      	strb	r3, [r7, #8]
            break;
 80051a8:	e0e5      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_500K_5M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 80051aa:	2300      	movs	r3, #0
 80051ac:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 1;
 80051ae:	7bbb      	ldrb	r3, [r7, #14]
 80051b0:	2201      	movs	r2, #1
 80051b2:	f362 0304 	bfi	r3, r2, #0, #5
 80051b6:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 80051b8:	7b7b      	ldrb	r3, [r7, #13]
 80051ba:	f36f 0303 	bfc	r3, #0, #4
 80051be:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 80051c0:	7b3b      	ldrb	r3, [r7, #12]
 80051c2:	f36f 0303 	bfc	r3, #0, #4
 80051c6:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 2;
 80051c8:	7a7b      	ldrb	r3, [r7, #9]
 80051ca:	2202      	movs	r2, #2
 80051cc:	f362 0306 	bfi	r3, r2, #0, #7
 80051d0:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051d8:	b2da      	uxtb	r2, r3
 80051da:	7a3b      	ldrb	r3, [r7, #8]
 80051dc:	f362 0305 	bfi	r3, r2, #0, #6
 80051e0:	723b      	strb	r3, [r7, #8]
            break;
 80051e2:	e0c8      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_500K_6M7:
        case CAN_500K_8M:
        case CAN_500K_10M:
        case CAN_1000K_8M:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 80051e4:	f04f 33ff 	mov.w	r3, #4294967295
 80051e8:	e0e5      	b.n	80053b6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>


        case CAN_250K_500K:
        case CAN_125K_500K:
            ciDbtcfg.bF.BRP = 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 30;
 80051ee:	7bbb      	ldrb	r3, [r7, #14]
 80051f0:	221e      	movs	r2, #30
 80051f2:	f362 0304 	bfi	r3, r2, #0, #5
 80051f6:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 7;
 80051f8:	7b7b      	ldrb	r3, [r7, #13]
 80051fa:	2207      	movs	r2, #7
 80051fc:	f362 0303 	bfi	r3, r2, #0, #4
 8005200:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 7;
 8005202:	7b3b      	ldrb	r3, [r7, #12]
 8005204:	2207      	movs	r2, #7
 8005206:	f362 0303 	bfi	r3, r2, #0, #4
 800520a:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 31;
 800520c:	7a7b      	ldrb	r3, [r7, #9]
 800520e:	221f      	movs	r2, #31
 8005210:	f362 0306 	bfi	r3, r2, #0, #7
 8005214:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800521c:	b2da      	uxtb	r2, r3
 800521e:	7a3b      	ldrb	r3, [r7, #8]
 8005220:	f362 0305 	bfi	r3, r2, #0, #6
 8005224:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 8005226:	7abb      	ldrb	r3, [r7, #10]
 8005228:	f36f 0301 	bfc	r3, #0, #2
 800522c:	72bb      	strb	r3, [r7, #10]
            break;
 800522e:	e0a2      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_833K:
            ciDbtcfg.bF.BRP = 0;
 8005230:	2300      	movs	r3, #0
 8005232:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 17;
 8005234:	7bbb      	ldrb	r3, [r7, #14]
 8005236:	2211      	movs	r2, #17
 8005238:	f362 0304 	bfi	r3, r2, #0, #5
 800523c:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 4;
 800523e:	7b7b      	ldrb	r3, [r7, #13]
 8005240:	2204      	movs	r2, #4
 8005242:	f362 0303 	bfi	r3, r2, #0, #4
 8005246:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 4;
 8005248:	7b3b      	ldrb	r3, [r7, #12]
 800524a:	2204      	movs	r2, #4
 800524c:	f362 0303 	bfi	r3, r2, #0, #4
 8005250:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 18;
 8005252:	7a7b      	ldrb	r3, [r7, #9]
 8005254:	2212      	movs	r2, #18
 8005256:	f362 0306 	bfi	r3, r2, #0, #7
 800525a:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005262:	b2da      	uxtb	r2, r3
 8005264:	7a3b      	ldrb	r3, [r7, #8]
 8005266:	f362 0305 	bfi	r3, r2, #0, #6
 800526a:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 800526c:	7abb      	ldrb	r3, [r7, #10]
 800526e:	f36f 0301 	bfc	r3, #0, #2
 8005272:	72bb      	strb	r3, [r7, #10]
            break;
 8005274:	e07f      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_1M:
            ciDbtcfg.bF.BRP = 0;
 8005276:	2300      	movs	r3, #0
 8005278:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 800527a:	7bbb      	ldrb	r3, [r7, #14]
 800527c:	220e      	movs	r2, #14
 800527e:	f362 0304 	bfi	r3, r2, #0, #5
 8005282:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 8005284:	7b7b      	ldrb	r3, [r7, #13]
 8005286:	2203      	movs	r2, #3
 8005288:	f362 0303 	bfi	r3, r2, #0, #4
 800528c:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 800528e:	7b3b      	ldrb	r3, [r7, #12]
 8005290:	2203      	movs	r2, #3
 8005292:	f362 0303 	bfi	r3, r2, #0, #4
 8005296:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 8005298:	7a7b      	ldrb	r3, [r7, #9]
 800529a:	220f      	movs	r2, #15
 800529c:	f362 0306 	bfi	r3, r2, #0, #7
 80052a0:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	7a3b      	ldrb	r3, [r7, #8]
 80052ac:	f362 0305 	bfi	r3, r2, #0, #6
 80052b0:	723b      	strb	r3, [r7, #8]
            break;
 80052b2:	e060      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_1M5:
            ciDbtcfg.bF.BRP = 0;
 80052b4:	2300      	movs	r3, #0
 80052b6:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 8;
 80052b8:	7bbb      	ldrb	r3, [r7, #14]
 80052ba:	2208      	movs	r2, #8
 80052bc:	f362 0304 	bfi	r3, r2, #0, #5
 80052c0:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 2;
 80052c2:	7b7b      	ldrb	r3, [r7, #13]
 80052c4:	2202      	movs	r2, #2
 80052c6:	f362 0303 	bfi	r3, r2, #0, #4
 80052ca:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 2;
 80052cc:	7b3b      	ldrb	r3, [r7, #12]
 80052ce:	2202      	movs	r2, #2
 80052d0:	f362 0303 	bfi	r3, r2, #0, #4
 80052d4:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 9;
 80052d6:	7a7b      	ldrb	r3, [r7, #9]
 80052d8:	2209      	movs	r2, #9
 80052da:	f362 0306 	bfi	r3, r2, #0, #7
 80052de:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052e6:	b2da      	uxtb	r2, r3
 80052e8:	7a3b      	ldrb	r3, [r7, #8]
 80052ea:	f362 0305 	bfi	r3, r2, #0, #6
 80052ee:	723b      	strb	r3, [r7, #8]
            break;
 80052f0:	e041      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_2M:
            ciDbtcfg.bF.BRP = 0;
 80052f2:	2300      	movs	r3, #0
 80052f4:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 80052f6:	7bbb      	ldrb	r3, [r7, #14]
 80052f8:	2206      	movs	r2, #6
 80052fa:	f362 0304 	bfi	r3, r2, #0, #5
 80052fe:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8005300:	7b7b      	ldrb	r3, [r7, #13]
 8005302:	2201      	movs	r2, #1
 8005304:	f362 0303 	bfi	r3, r2, #0, #4
 8005308:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 800530a:	7b3b      	ldrb	r3, [r7, #12]
 800530c:	2201      	movs	r2, #1
 800530e:	f362 0303 	bfi	r3, r2, #0, #4
 8005312:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8005314:	7a7b      	ldrb	r3, [r7, #9]
 8005316:	2207      	movs	r2, #7
 8005318:	f362 0306 	bfi	r3, r2, #0, #7
 800531c:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005324:	b2da      	uxtb	r2, r3
 8005326:	7a3b      	ldrb	r3, [r7, #8]
 8005328:	f362 0305 	bfi	r3, r2, #0, #6
 800532c:	723b      	strb	r3, [r7, #8]
            break;
 800532e:	e022      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_3M:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 8005330:	f04f 33ff 	mov.w	r3, #4294967295
 8005334:	e03f      	b.n	80053b6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>

        case CAN_250K_4M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8005336:	2300      	movs	r3, #0
 8005338:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 800533a:	7bbb      	ldrb	r3, [r7, #14]
 800533c:	2202      	movs	r2, #2
 800533e:	f362 0304 	bfi	r3, r2, #0, #5
 8005342:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 8005344:	7b7b      	ldrb	r3, [r7, #13]
 8005346:	f36f 0303 	bfc	r3, #0, #4
 800534a:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 800534c:	7b3b      	ldrb	r3, [r7, #12]
 800534e:	f36f 0303 	bfc	r3, #0, #4
 8005352:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 8005354:	7a7b      	ldrb	r3, [r7, #9]
 8005356:	2203      	movs	r2, #3
 8005358:	f362 0306 	bfi	r3, r2, #0, #7
 800535c:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005364:	b2da      	uxtb	r2, r3
 8005366:	7a3b      	ldrb	r3, [r7, #8]
 8005368:	f362 0305 	bfi	r3, r2, #0, #6
 800536c:	723b      	strb	r3, [r7, #8]
            break;
 800536e:	e002      	b.n	8005376 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>

        default:
            return -1;
 8005370:	f04f 33ff 	mov.w	r3, #4294967295
 8005374:	e01f      	b.n	80053b6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>

    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiDBTCFG, ciDbtcfg.word);
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	79fb      	ldrb	r3, [r7, #7]
 800537a:	2108      	movs	r1, #8
 800537c:	4618      	mov	r0, r3
 800537e:	f7fe f9bb 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8005382:	4603      	mov	r3, r0
 8005384:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8005386:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d002      	beq.n	8005394 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x324>
        return -2;
 800538e:	f06f 0301 	mvn.w	r3, #1
 8005392:	e010      	b.n	80053b6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>
#ifdef REV_A
    ciTdc.bF.TDCOffset = 0;
    ciTdc.bF.TDCValue = 0;
#endif

    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiTDC, ciTdc.word);
 8005394:	68ba      	ldr	r2, [r7, #8]
 8005396:	79fb      	ldrb	r3, [r7, #7]
 8005398:	210c      	movs	r1, #12
 800539a:	4618      	mov	r0, r3
 800539c:	f7fe f9ac 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 80053a0:	4603      	mov	r3, r0
 80053a2:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 80053a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d002      	beq.n	80053b2 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x342>
        return -3;
 80053ac:	f06f 0302 	mvn.w	r3, #2
 80053b0:	e001      	b.n	80053b6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>
    }

    return spiTransferError;
 80053b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	2000000c 	.word	0x2000000c

080053c4 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureNominal10MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	4603      	mov	r3, r0
 80053cc:	460a      	mov	r2, r1
 80053ce:	71fb      	strb	r3, [r7, #7]
 80053d0:	4613      	mov	r3, r2
 80053d2:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 80053d4:	2300      	movs	r3, #0
 80053d6:	73fb      	strb	r3, [r7, #15]
    REG_CiNBTCFG ciNbtcfg;

    ciNbtcfg.word = canControlResetValues[cREGADDR_CiNBTCFG / 4];
 80053d8:	4b40      	ldr	r3, [pc, #256]	; (80054dc <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x118>)
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	60bb      	str	r3, [r7, #8]

    // Arbitration Bit rate
    switch (bitTime) {
 80053de:	79bb      	ldrb	r3, [r7, #6]
 80053e0:	2b11      	cmp	r3, #17
 80053e2:	d863      	bhi.n	80054ac <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xe8>
 80053e4:	a201      	add	r2, pc, #4	; (adr r2, 80053ec <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x28>)
 80053e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ea:	bf00      	nop
 80053ec:	08005435 	.word	0x08005435
 80053f0:	08005435 	.word	0x08005435
 80053f4:	080054ad 	.word	0x080054ad
 80053f8:	08005435 	.word	0x08005435
 80053fc:	08005435 	.word	0x08005435
 8005400:	08005435 	.word	0x08005435
 8005404:	08005435 	.word	0x08005435
 8005408:	08005435 	.word	0x08005435
 800540c:	08005453 	.word	0x08005453
 8005410:	08005453 	.word	0x08005453
 8005414:	08005453 	.word	0x08005453
 8005418:	08005453 	.word	0x08005453
 800541c:	08005453 	.word	0x08005453
 8005420:	08005453 	.word	0x08005453
 8005424:	08005453 	.word	0x08005453
 8005428:	08005471 	.word	0x08005471
 800542c:	08005471 	.word	0x08005471
 8005430:	0800548f 	.word	0x0800548f
        case CAN_500K_4M:
        case CAN_500K_5M:
        case CAN_500K_6M7:
        case CAN_500K_8M:
        case CAN_500K_10M:
            ciNbtcfg.bF.BRP = 0;
 8005434:	2300      	movs	r3, #0
 8005436:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 14;
 8005438:	230e      	movs	r3, #14
 800543a:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 3;
 800543c:	7a7b      	ldrb	r3, [r7, #9]
 800543e:	2203      	movs	r2, #3
 8005440:	f362 0306 	bfi	r3, r2, #0, #7
 8005444:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 3;
 8005446:	7a3b      	ldrb	r3, [r7, #8]
 8005448:	2203      	movs	r2, #3
 800544a:	f362 0306 	bfi	r3, r2, #0, #7
 800544e:	723b      	strb	r3, [r7, #8]
            break;
 8005450:	e02f      	b.n	80054b2 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xee>
        case CAN_250K_1M:
        case CAN_250K_1M5:
        case CAN_250K_2M:
        case CAN_250K_3M:
        case CAN_250K_4M:
            ciNbtcfg.bF.BRP = 0;
 8005452:	2300      	movs	r3, #0
 8005454:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 30;
 8005456:	231e      	movs	r3, #30
 8005458:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 7;
 800545a:	7a7b      	ldrb	r3, [r7, #9]
 800545c:	2207      	movs	r2, #7
 800545e:	f362 0306 	bfi	r3, r2, #0, #7
 8005462:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 7;
 8005464:	7a3b      	ldrb	r3, [r7, #8]
 8005466:	2207      	movs	r2, #7
 8005468:	f362 0306 	bfi	r3, r2, #0, #7
 800546c:	723b      	strb	r3, [r7, #8]
            break;
 800546e:	e020      	b.n	80054b2 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xee>

        case CAN_1000K_4M:
        case CAN_1000K_8M:
            ciNbtcfg.bF.BRP = 0;
 8005470:	2300      	movs	r3, #0
 8005472:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 7;
 8005474:	2307      	movs	r3, #7
 8005476:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 2;
 8005478:	7a7b      	ldrb	r3, [r7, #9]
 800547a:	2202      	movs	r2, #2
 800547c:	f362 0306 	bfi	r3, r2, #0, #7
 8005480:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 2;
 8005482:	7a3b      	ldrb	r3, [r7, #8]
 8005484:	2202      	movs	r2, #2
 8005486:	f362 0306 	bfi	r3, r2, #0, #7
 800548a:	723b      	strb	r3, [r7, #8]
            break;
 800548c:	e011      	b.n	80054b2 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xee>

        case CAN_125K_500K:
            ciNbtcfg.bF.BRP = 0;
 800548e:	2300      	movs	r3, #0
 8005490:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 62;
 8005492:	233e      	movs	r3, #62	; 0x3e
 8005494:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 15;
 8005496:	7a7b      	ldrb	r3, [r7, #9]
 8005498:	220f      	movs	r2, #15
 800549a:	f362 0306 	bfi	r3, r2, #0, #7
 800549e:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 15;
 80054a0:	7a3b      	ldrb	r3, [r7, #8]
 80054a2:	220f      	movs	r2, #15
 80054a4:	f362 0306 	bfi	r3, r2, #0, #7
 80054a8:	723b      	strb	r3, [r7, #8]
            break;
 80054aa:	e002      	b.n	80054b2 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xee>

        default:
            return -1;
 80054ac:	f04f 33ff 	mov.w	r3, #4294967295
 80054b0:	e010      	b.n	80054d4 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x110>

    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiNBTCFG, ciNbtcfg.word);
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	79fb      	ldrb	r3, [r7, #7]
 80054b6:	2104      	movs	r1, #4
 80054b8:	4618      	mov	r0, r3
 80054ba:	f7fe f91d 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 80054be:	4603      	mov	r3, r0
 80054c0:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80054c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d002      	beq.n	80054d0 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x10c>
        return -2;
 80054ca:	f06f 0301 	mvn.w	r3, #1
 80054ce:	e001      	b.n	80054d4 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x110>
    }

    return spiTransferError;
 80054d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3710      	adds	r7, #16
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	2000000c 	.word	0x2000000c

080054e0 <DRV_CANFDSPI_BitTimeConfigureData10MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureData10MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	4603      	mov	r3, r0
 80054e8:	71fb      	strb	r3, [r7, #7]
 80054ea:	460b      	mov	r3, r1
 80054ec:	71bb      	strb	r3, [r7, #6]
 80054ee:	4613      	mov	r3, r2
 80054f0:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 80054f2:	2300      	movs	r3, #0
 80054f4:	75fb      	strb	r3, [r7, #23]
    REG_CiDBTCFG ciDbtcfg;
    REG_CiTDC ciTdc;
    //    sspMode;

    ciDbtcfg.word = canControlResetValues[cREGADDR_CiDBTCFG / 4];
 80054f6:	4b92      	ldr	r3, [pc, #584]	; (8005740 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x260>)
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	60fb      	str	r3, [r7, #12]
    ciTdc.word = 0;
 80054fc:	2300      	movs	r3, #0
 80054fe:	60bb      	str	r3, [r7, #8]

    // Configure Bit time and sample point
    ciTdc.bF.TDCMode = CAN_SSP_MODE_AUTO;
 8005500:	7abb      	ldrb	r3, [r7, #10]
 8005502:	2202      	movs	r2, #2
 8005504:	f362 0301 	bfi	r3, r2, #0, #2
 8005508:	72bb      	strb	r3, [r7, #10]
    uint32_t tdcValue = 0;
 800550a:	2300      	movs	r3, #0
 800550c:	613b      	str	r3, [r7, #16]

    // Data Bit rate and SSP
    switch (bitTime) {
 800550e:	79bb      	ldrb	r3, [r7, #6]
 8005510:	2b11      	cmp	r3, #17
 8005512:	f200 80ee 	bhi.w	80056f2 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x212>
 8005516:	a201      	add	r2, pc, #4	; (adr r2, 800551c <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x3c>)
 8005518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551c:	08005565 	.word	0x08005565
 8005520:	080055a3 	.word	0x080055a3
 8005524:	080056f3 	.word	0x080056f3
 8005528:	080055dd 	.word	0x080055dd
 800552c:	080055dd 	.word	0x080055dd
 8005530:	080055dd 	.word	0x080055dd
 8005534:	080055dd 	.word	0x080055dd
 8005538:	080055dd 	.word	0x080055dd
 800553c:	080055e3 	.word	0x080055e3
 8005540:	08005629 	.word	0x08005629
 8005544:	0800566f 	.word	0x0800566f
 8005548:	080056ad 	.word	0x080056ad
 800554c:	080056b3 	.word	0x080056b3
 8005550:	080056ed 	.word	0x080056ed
 8005554:	080056ed 	.word	0x080056ed
 8005558:	080055dd 	.word	0x080055dd
 800555c:	080055dd 	.word	0x080055dd
 8005560:	080055e3 	.word	0x080055e3
        case CAN_500K_1M:
            ciDbtcfg.bF.BRP = 0;
 8005564:	2300      	movs	r3, #0
 8005566:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 8005568:	7bbb      	ldrb	r3, [r7, #14]
 800556a:	2206      	movs	r2, #6
 800556c:	f362 0304 	bfi	r3, r2, #0, #5
 8005570:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8005572:	7b7b      	ldrb	r3, [r7, #13]
 8005574:	2201      	movs	r2, #1
 8005576:	f362 0303 	bfi	r3, r2, #0, #4
 800557a:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 800557c:	7b3b      	ldrb	r3, [r7, #12]
 800557e:	2201      	movs	r2, #1
 8005580:	f362 0303 	bfi	r3, r2, #0, #4
 8005584:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8005586:	7a7b      	ldrb	r3, [r7, #9]
 8005588:	2207      	movs	r2, #7
 800558a:	f362 0306 	bfi	r3, r2, #0, #7
 800558e:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005596:	b2da      	uxtb	r2, r3
 8005598:	7a3b      	ldrb	r3, [r7, #8]
 800559a:	f362 0305 	bfi	r3, r2, #0, #6
 800559e:	723b      	strb	r3, [r7, #8]
            break;
 80055a0:	e0aa      	b.n	80056f8 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_500K_2M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 80055a2:	2300      	movs	r3, #0
 80055a4:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 80055a6:	7bbb      	ldrb	r3, [r7, #14]
 80055a8:	2202      	movs	r2, #2
 80055aa:	f362 0304 	bfi	r3, r2, #0, #5
 80055ae:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 80055b0:	7b7b      	ldrb	r3, [r7, #13]
 80055b2:	f36f 0303 	bfc	r3, #0, #4
 80055b6:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 80055b8:	7b3b      	ldrb	r3, [r7, #12]
 80055ba:	f36f 0303 	bfc	r3, #0, #4
 80055be:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 80055c0:	7a7b      	ldrb	r3, [r7, #9]
 80055c2:	2203      	movs	r2, #3
 80055c4:	f362 0306 	bfi	r3, r2, #0, #7
 80055c8:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	7a3b      	ldrb	r3, [r7, #8]
 80055d4:	f362 0305 	bfi	r3, r2, #0, #6
 80055d8:	723b      	strb	r3, [r7, #8]
            break;
 80055da:	e08d      	b.n	80056f8 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_500K_8M:
        case CAN_500K_10M:
        case CAN_1000K_4M:
        case CAN_1000K_8M:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 80055dc:	f04f 33ff 	mov.w	r3, #4294967295
 80055e0:	e0aa      	b.n	8005738 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>


        case CAN_250K_500K:
        case CAN_125K_500K:
            ciDbtcfg.bF.BRP = 0;
 80055e2:	2300      	movs	r3, #0
 80055e4:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 80055e6:	7bbb      	ldrb	r3, [r7, #14]
 80055e8:	220e      	movs	r2, #14
 80055ea:	f362 0304 	bfi	r3, r2, #0, #5
 80055ee:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 80055f0:	7b7b      	ldrb	r3, [r7, #13]
 80055f2:	2203      	movs	r2, #3
 80055f4:	f362 0303 	bfi	r3, r2, #0, #4
 80055f8:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 80055fa:	7b3b      	ldrb	r3, [r7, #12]
 80055fc:	2203      	movs	r2, #3
 80055fe:	f362 0303 	bfi	r3, r2, #0, #4
 8005602:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 8005604:	7a7b      	ldrb	r3, [r7, #9]
 8005606:	220f      	movs	r2, #15
 8005608:	f362 0306 	bfi	r3, r2, #0, #7
 800560c:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005614:	b2da      	uxtb	r2, r3
 8005616:	7a3b      	ldrb	r3, [r7, #8]
 8005618:	f362 0305 	bfi	r3, r2, #0, #6
 800561c:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 800561e:	7abb      	ldrb	r3, [r7, #10]
 8005620:	f36f 0301 	bfc	r3, #0, #2
 8005624:	72bb      	strb	r3, [r7, #10]
            break;
 8005626:	e067      	b.n	80056f8 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_250K_833K:
            ciDbtcfg.bF.BRP = 0;
 8005628:	2300      	movs	r3, #0
 800562a:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 7;
 800562c:	7bbb      	ldrb	r3, [r7, #14]
 800562e:	2207      	movs	r2, #7
 8005630:	f362 0304 	bfi	r3, r2, #0, #5
 8005634:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 2;
 8005636:	7b7b      	ldrb	r3, [r7, #13]
 8005638:	2202      	movs	r2, #2
 800563a:	f362 0303 	bfi	r3, r2, #0, #4
 800563e:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 2;
 8005640:	7b3b      	ldrb	r3, [r7, #12]
 8005642:	2202      	movs	r2, #2
 8005644:	f362 0303 	bfi	r3, r2, #0, #4
 8005648:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 8;
 800564a:	7a7b      	ldrb	r3, [r7, #9]
 800564c:	2208      	movs	r2, #8
 800564e:	f362 0306 	bfi	r3, r2, #0, #7
 8005652:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800565a:	b2da      	uxtb	r2, r3
 800565c:	7a3b      	ldrb	r3, [r7, #8]
 800565e:	f362 0305 	bfi	r3, r2, #0, #6
 8005662:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 8005664:	7abb      	ldrb	r3, [r7, #10]
 8005666:	f36f 0301 	bfc	r3, #0, #2
 800566a:	72bb      	strb	r3, [r7, #10]
            break;
 800566c:	e044      	b.n	80056f8 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_250K_1M:
            ciDbtcfg.bF.BRP = 0;
 800566e:	2300      	movs	r3, #0
 8005670:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 8005672:	7bbb      	ldrb	r3, [r7, #14]
 8005674:	2206      	movs	r2, #6
 8005676:	f362 0304 	bfi	r3, r2, #0, #5
 800567a:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 800567c:	7b7b      	ldrb	r3, [r7, #13]
 800567e:	2201      	movs	r2, #1
 8005680:	f362 0303 	bfi	r3, r2, #0, #4
 8005684:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 8005686:	7b3b      	ldrb	r3, [r7, #12]
 8005688:	2201      	movs	r2, #1
 800568a:	f362 0303 	bfi	r3, r2, #0, #4
 800568e:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8005690:	7a7b      	ldrb	r3, [r7, #9]
 8005692:	2207      	movs	r2, #7
 8005694:	f362 0306 	bfi	r3, r2, #0, #7
 8005698:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	7a3b      	ldrb	r3, [r7, #8]
 80056a4:	f362 0305 	bfi	r3, r2, #0, #6
 80056a8:	723b      	strb	r3, [r7, #8]
            break;
 80056aa:	e025      	b.n	80056f8 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_250K_1M5:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 80056ac:	f04f 33ff 	mov.w	r3, #4294967295
 80056b0:	e042      	b.n	8005738 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>

        case CAN_250K_2M:
            ciDbtcfg.bF.BRP = 0;
 80056b2:	2300      	movs	r3, #0
 80056b4:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 80056b6:	7bbb      	ldrb	r3, [r7, #14]
 80056b8:	2202      	movs	r2, #2
 80056ba:	f362 0304 	bfi	r3, r2, #0, #5
 80056be:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 80056c0:	7b7b      	ldrb	r3, [r7, #13]
 80056c2:	f36f 0303 	bfc	r3, #0, #4
 80056c6:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 80056c8:	7b3b      	ldrb	r3, [r7, #12]
 80056ca:	f36f 0303 	bfc	r3, #0, #4
 80056ce:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 80056d0:	7a7b      	ldrb	r3, [r7, #9]
 80056d2:	2203      	movs	r2, #3
 80056d4:	f362 0306 	bfi	r3, r2, #0, #7
 80056d8:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056e0:	b2da      	uxtb	r2, r3
 80056e2:	7a3b      	ldrb	r3, [r7, #8]
 80056e4:	f362 0305 	bfi	r3, r2, #0, #6
 80056e8:	723b      	strb	r3, [r7, #8]
            break;
 80056ea:	e005      	b.n	80056f8 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_250K_3M:
        case CAN_250K_4M:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 80056ec:	f04f 33ff 	mov.w	r3, #4294967295
 80056f0:	e022      	b.n	8005738 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>


        default:
            return -1;
 80056f2:	f04f 33ff 	mov.w	r3, #4294967295
 80056f6:	e01f      	b.n	8005738 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>

    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiDBTCFG, ciDbtcfg.word);
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	79fb      	ldrb	r3, [r7, #7]
 80056fc:	2108      	movs	r1, #8
 80056fe:	4618      	mov	r0, r3
 8005700:	f7fd fffa 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8005704:	4603      	mov	r3, r0
 8005706:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8005708:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x236>
        return -2;
 8005710:	f06f 0301 	mvn.w	r3, #1
 8005714:	e010      	b.n	8005738 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>
#ifdef REV_A
    ciTdc.bF.TDCOffset = 0;
    ciTdc.bF.TDCValue = 0;
#endif

    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiTDC, ciTdc.word);
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	79fb      	ldrb	r3, [r7, #7]
 800571a:	210c      	movs	r1, #12
 800571c:	4618      	mov	r0, r3
 800571e:	f7fd ffeb 	bl	80036f8 <DRV_CANFDSPI_WriteWord>
 8005722:	4603      	mov	r3, r0
 8005724:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8005726:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x254>
        return -3;
 800572e:	f06f 0302 	mvn.w	r3, #2
 8005732:	e001      	b.n	8005738 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>
    }

    return spiTransferError;
 8005734:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005738:	4618      	mov	r0, r3
 800573a:	3718      	adds	r7, #24
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}
 8005740:	2000000c 	.word	0x2000000c

08005744 <DRV_CANFDSPI_GpioModeConfigure>:
// *****************************************************************************
// Section: GPIO

int8_t DRV_CANFDSPI_GpioModeConfigure(CANFDSPI_MODULE_ID index,
        GPIO_PIN_MODE gpio0, GPIO_PIN_MODE gpio1)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	4603      	mov	r3, r0
 800574c:	71fb      	strb	r3, [r7, #7]
 800574e:	460b      	mov	r3, r1
 8005750:	71bb      	strb	r3, [r7, #6]
 8005752:	4613      	mov	r3, r2
 8005754:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 8005756:	2300      	movs	r3, #0
 8005758:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 800575a:	2300      	movs	r3, #0
 800575c:	81bb      	strh	r3, [r7, #12]

    // Read
    a = cREGADDR_IOCON + 3;
 800575e:	f640 6307 	movw	r3, #3591	; 0xe07
 8005762:	81bb      	strh	r3, [r7, #12]
    REG_IOCON iocon;
    iocon.word = 0;
 8005764:	2300      	movs	r3, #0
 8005766:	60bb      	str	r3, [r7, #8]

    spiTransferError = DRV_CANFDSPI_ReadByte(index, a, &iocon.byte[3]);
 8005768:	f107 0308 	add.w	r3, r7, #8
 800576c:	1cda      	adds	r2, r3, #3
 800576e:	89b9      	ldrh	r1, [r7, #12]
 8005770:	79fb      	ldrb	r3, [r7, #7]
 8005772:	4618      	mov	r0, r3
 8005774:	f7fd ff5a 	bl	800362c <DRV_CANFDSPI_ReadByte>
 8005778:	4603      	mov	r3, r0
 800577a:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 800577c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d002      	beq.n	800578a <DRV_CANFDSPI_GpioModeConfigure+0x46>
        return -1;
 8005784:	f04f 33ff 	mov.w	r3, #4294967295
 8005788:	e020      	b.n	80057cc <DRV_CANFDSPI_GpioModeConfigure+0x88>
    }

    // Modify
    iocon.bF.PinMode0 = gpio0;
 800578a:	79bb      	ldrb	r3, [r7, #6]
 800578c:	f003 0301 	and.w	r3, r3, #1
 8005790:	b2da      	uxtb	r2, r3
 8005792:	7afb      	ldrb	r3, [r7, #11]
 8005794:	f362 0300 	bfi	r3, r2, #0, #1
 8005798:	72fb      	strb	r3, [r7, #11]
    iocon.bF.PinMode1 = gpio1;
 800579a:	797b      	ldrb	r3, [r7, #5]
 800579c:	f003 0301 	and.w	r3, r3, #1
 80057a0:	b2da      	uxtb	r2, r3
 80057a2:	7afb      	ldrb	r3, [r7, #11]
 80057a4:	f362 0341 	bfi	r3, r2, #1, #1
 80057a8:	72fb      	strb	r3, [r7, #11]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteByte(index, a, iocon.byte[3]);
 80057aa:	7afa      	ldrb	r2, [r7, #11]
 80057ac:	89b9      	ldrh	r1, [r7, #12]
 80057ae:	79fb      	ldrb	r3, [r7, #7]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7fd ff6f 	bl	8003694 <DRV_CANFDSPI_WriteByte>
 80057b6:	4603      	mov	r3, r0
 80057b8:	73fb      	strb	r3, [r7, #15]
//	DRV_CANFDSPI_WriteByte(index, a - 2, 0x03);
//	DRV_CANFDSPI_WriteByte(index, a - 3, 0x00);
//	//test
	
	
    if (spiTransferError) {
 80057ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d002      	beq.n	80057c8 <DRV_CANFDSPI_GpioModeConfigure+0x84>
        return -2;
 80057c2:	f06f 0301 	mvn.w	r3, #1
 80057c6:	e001      	b.n	80057cc <DRV_CANFDSPI_GpioModeConfigure+0x88>
    }

    return spiTransferError;
 80057c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3710      	adds	r7, #16
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <DRV_CANFDSPI_DlcToDataBytes>:
// *****************************************************************************
// *****************************************************************************
// Section: Miscellaneous

uint32_t DRV_CANFDSPI_DlcToDataBytes(CAN_DLC dlc)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b085      	sub	sp, #20
 80057d8:	af00      	add	r7, sp, #0
 80057da:	4603      	mov	r3, r0
 80057dc:	71fb      	strb	r3, [r7, #7]
    uint32_t dataBytesInObject = 0;
 80057de:	2300      	movs	r3, #0
 80057e0:	60fb      	str	r3, [r7, #12]
	
//    Nop();
//    Nop();

    if (dlc < CAN_DLC_12) {
 80057e2:	79fb      	ldrb	r3, [r7, #7]
 80057e4:	2b08      	cmp	r3, #8
 80057e6:	d802      	bhi.n	80057ee <DRV_CANFDSPI_DlcToDataBytes+0x1a>
        dataBytesInObject = dlc;
 80057e8:	79fb      	ldrb	r3, [r7, #7]
 80057ea:	60fb      	str	r3, [r7, #12]
 80057ec:	e02a      	b.n	8005844 <DRV_CANFDSPI_DlcToDataBytes+0x70>
    } else {
        switch (dlc) {
 80057ee:	79fb      	ldrb	r3, [r7, #7]
 80057f0:	3b09      	subs	r3, #9
 80057f2:	2b06      	cmp	r3, #6
 80057f4:	d825      	bhi.n	8005842 <DRV_CANFDSPI_DlcToDataBytes+0x6e>
 80057f6:	a201      	add	r2, pc, #4	; (adr r2, 80057fc <DRV_CANFDSPI_DlcToDataBytes+0x28>)
 80057f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057fc:	08005819 	.word	0x08005819
 8005800:	0800581f 	.word	0x0800581f
 8005804:	08005825 	.word	0x08005825
 8005808:	0800582b 	.word	0x0800582b
 800580c:	08005831 	.word	0x08005831
 8005810:	08005837 	.word	0x08005837
 8005814:	0800583d 	.word	0x0800583d
            case CAN_DLC_12:
                dataBytesInObject = 12;
 8005818:	230c      	movs	r3, #12
 800581a:	60fb      	str	r3, [r7, #12]
                break;
 800581c:	e012      	b.n	8005844 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_16:
                dataBytesInObject = 16;
 800581e:	2310      	movs	r3, #16
 8005820:	60fb      	str	r3, [r7, #12]
                break;
 8005822:	e00f      	b.n	8005844 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_20:
                dataBytesInObject = 20;
 8005824:	2314      	movs	r3, #20
 8005826:	60fb      	str	r3, [r7, #12]
                break;
 8005828:	e00c      	b.n	8005844 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_24:
                dataBytesInObject = 24;
 800582a:	2318      	movs	r3, #24
 800582c:	60fb      	str	r3, [r7, #12]
                break;
 800582e:	e009      	b.n	8005844 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_32:
                dataBytesInObject = 32;
 8005830:	2320      	movs	r3, #32
 8005832:	60fb      	str	r3, [r7, #12]
                break;
 8005834:	e006      	b.n	8005844 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_48:
                dataBytesInObject = 48;
 8005836:	2330      	movs	r3, #48	; 0x30
 8005838:	60fb      	str	r3, [r7, #12]
                break;
 800583a:	e003      	b.n	8005844 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_64:
                dataBytesInObject = 64;
 800583c:	2340      	movs	r3, #64	; 0x40
 800583e:	60fb      	str	r3, [r7, #12]
                break;
 8005840:	e000      	b.n	8005844 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            default:
                break;
 8005842:	bf00      	nop
        }
    }

    return dataBytesInObject;
 8005844:	68fb      	ldr	r3, [r7, #12]
}
 8005846:	4618      	mov	r0, r3
 8005848:	3714      	adds	r7, #20
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop

08005854 <CANFDSPI_Init>:
extern uint32_t ext5_cnt;

bool ramInitialized = false;

void CANFDSPI_Init( void )
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
//
//	DRV_CANFDSPI_OperationModeSelect(DRV_CANFDSPI_INDEX_0, CAN_EXTERNAL_LOOPBACK_MODE);
//
//    /**************************************************************************/
    // MCP2518FD 1#
    DRV_CANFDSPI_Reset(DRV_CANFDSPI_INDEX_0);
 8005858:	2000      	movs	r0, #0
 800585a:	f7fd fec5 	bl	80035e8 <DRV_CANFDSPI_Reset>

    // Enable ECC and initialize RAM
    DRV_CANFDSPI_EccEnable(DRV_CANFDSPI_INDEX_0);
 800585e:	2000      	movs	r0, #0
 8005860:	f7fe ffd3 	bl	800480a <DRV_CANFDSPI_EccEnable>

    DRV_CANFDSPI_RamInit(DRV_CANFDSPI_INDEX_0, 0xff);
 8005864:	21ff      	movs	r1, #255	; 0xff
 8005866:	2000      	movs	r0, #0
 8005868:	f7ff f803 	bl	8004872 <DRV_CANFDSPI_RamInit>

    // Configure device
    DRV_CANFDSPI_ConfigureObjectReset(&config);
 800586c:	4861      	ldr	r0, [pc, #388]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 800586e:	f7fe f9a9 	bl	8003bc4 <DRV_CANFDSPI_ConfigureObjectReset>
    config.IsoCrcEnable = 1;
 8005872:	4a60      	ldr	r2, [pc, #384]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 8005874:	7813      	ldrb	r3, [r2, #0]
 8005876:	f043 0320 	orr.w	r3, r3, #32
 800587a:	7013      	strb	r3, [r2, #0]
    config.StoreInTEF = 0;
 800587c:	4a5d      	ldr	r2, [pc, #372]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 800587e:	7853      	ldrb	r3, [r2, #1]
 8005880:	f36f 1386 	bfc	r3, #6, #1
 8005884:	7053      	strb	r3, [r2, #1]
    config.TXQEnable = 0;
 8005886:	4a5b      	ldr	r2, [pc, #364]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 8005888:	7853      	ldrb	r3, [r2, #1]
 800588a:	f36f 13c7 	bfc	r3, #7, #1
 800588e:	7053      	strb	r3, [r2, #1]

    DRV_CANFDSPI_Configure(DRV_CANFDSPI_INDEX_0, &config);
 8005890:	4958      	ldr	r1, [pc, #352]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 8005892:	2000      	movs	r0, #0
 8005894:	f7fe f908 	bl	8003aa8 <DRV_CANFDSPI_Configure>

    // Setup TX FIFO
    DRV_CANFDSPI_TransmitChannelConfigureObjectReset(&txConfig);
 8005898:	4857      	ldr	r0, [pc, #348]	; (80059f8 <CANFDSPI_Init+0x1a4>)
 800589a:	f7fe faa5 	bl	8003de8 <DRV_CANFDSPI_TransmitChannelConfigureObjectReset>
    txConfig.FifoSize = 7;
 800589e:	4a56      	ldr	r2, [pc, #344]	; (80059f8 <CANFDSPI_Init+0x1a4>)
 80058a0:	7853      	ldrb	r3, [r2, #1]
 80058a2:	2107      	movs	r1, #7
 80058a4:	f361 0304 	bfi	r3, r1, #0, #5
 80058a8:	7053      	strb	r3, [r2, #1]
    txConfig.PayLoadSize = CAN_PLSIZE_64;
 80058aa:	4a53      	ldr	r2, [pc, #332]	; (80059f8 <CANFDSPI_Init+0x1a4>)
 80058ac:	7853      	ldrb	r3, [r2, #1]
 80058ae:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80058b2:	7053      	strb	r3, [r2, #1]
    txConfig.TxPriority = 1;
 80058b4:	4a50      	ldr	r2, [pc, #320]	; (80059f8 <CANFDSPI_Init+0x1a4>)
 80058b6:	7813      	ldrb	r3, [r2, #0]
 80058b8:	2101      	movs	r1, #1
 80058ba:	f361 0345 	bfi	r3, r1, #1, #5
 80058be:	7013      	strb	r3, [r2, #0]

    DRV_CANFDSPI_TransmitChannelConfigure(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO, &txConfig);
 80058c0:	4a4d      	ldr	r2, [pc, #308]	; (80059f8 <CANFDSPI_Init+0x1a4>)
 80058c2:	2102      	movs	r1, #2
 80058c4:	2000      	movs	r0, #0
 80058c6:	f7fe fa35 	bl	8003d34 <DRV_CANFDSPI_TransmitChannelConfigure>

    // Setup Bit Time
    DRV_CANFDSPI_BitTimeConfigure(DRV_CANFDSPI_INDEX_0, CAN_500K_5M, CAN_SSP_MODE_AUTO, CAN_SYSCLK_40M);
 80058ca:	2300      	movs	r3, #0
 80058cc:	2202      	movs	r2, #2
 80058ce:	2104      	movs	r1, #4
 80058d0:	2000      	movs	r0, #0
 80058d2:	f7ff f812 	bl	80048fa <DRV_CANFDSPI_BitTimeConfigure>
//	DRV_CANFDSPI_TransmitChannelEventEnable(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO, CAN_TX_FIFO_NOT_FULL_EVENT);
//	DRV_CANFDSPI_ReceiveChannelEventEnable(DRV_CANFDSPI_INDEX_0, APP_RX_FIFO, CAN_RX_FIFO_NOT_EMPTY_EVENT);
//	DRV_CANFDSPI_ModuleEventEnable(DRV_CANFDSPI_INDEX_0, CAN_TX_EVENT | CAN_RX_EVENT);

    // Select Normal Mode
    DRV_CANFDSPI_OperationModeSelect(DRV_CANFDSPI_INDEX_0, CAN_NORMAL_MODE);
 80058d6:	2100      	movs	r1, #0
 80058d8:	2000      	movs	r0, #0
 80058da:	f7fe f9ef 	bl	8003cbc <DRV_CANFDSPI_OperationModeSelect>
//
////    STBY_0_Clear();
//    /**************************************************************************/
    // MCP2518FD 2#
    DRV_CANFDSPI_Reset(DRV_CANFDSPI_INDEX_1);
 80058de:	2001      	movs	r0, #1
 80058e0:	f7fd fe82 	bl	80035e8 <DRV_CANFDSPI_Reset>

    // Enable ECC and initialize RAM
    DRV_CANFDSPI_EccEnable(DRV_CANFDSPI_INDEX_1);
 80058e4:	2001      	movs	r0, #1
 80058e6:	f7fe ff90 	bl	800480a <DRV_CANFDSPI_EccEnable>

    DRV_CANFDSPI_RamInit(DRV_CANFDSPI_INDEX_1, 0xff);
 80058ea:	21ff      	movs	r1, #255	; 0xff
 80058ec:	2001      	movs	r0, #1
 80058ee:	f7fe ffc0 	bl	8004872 <DRV_CANFDSPI_RamInit>

    // Configure device
    DRV_CANFDSPI_ConfigureObjectReset(&config);
 80058f2:	4840      	ldr	r0, [pc, #256]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 80058f4:	f7fe f966 	bl	8003bc4 <DRV_CANFDSPI_ConfigureObjectReset>
    config.IsoCrcEnable = 1;
 80058f8:	4a3e      	ldr	r2, [pc, #248]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 80058fa:	7813      	ldrb	r3, [r2, #0]
 80058fc:	f043 0320 	orr.w	r3, r3, #32
 8005900:	7013      	strb	r3, [r2, #0]
    config.StoreInTEF = 0;
 8005902:	4a3c      	ldr	r2, [pc, #240]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 8005904:	7853      	ldrb	r3, [r2, #1]
 8005906:	f36f 1386 	bfc	r3, #6, #1
 800590a:	7053      	strb	r3, [r2, #1]
    config.TXQEnable = 0;
 800590c:	4a39      	ldr	r2, [pc, #228]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 800590e:	7853      	ldrb	r3, [r2, #1]
 8005910:	f36f 13c7 	bfc	r3, #7, #1
 8005914:	7053      	strb	r3, [r2, #1]

    DRV_CANFDSPI_Configure(DRV_CANFDSPI_INDEX_1, &config);
 8005916:	4937      	ldr	r1, [pc, #220]	; (80059f4 <CANFDSPI_Init+0x1a0>)
 8005918:	2001      	movs	r0, #1
 800591a:	f7fe f8c5 	bl	8003aa8 <DRV_CANFDSPI_Configure>

    // Setup RX FIFO
    DRV_CANFDSPI_ReceiveChannelConfigureObjectReset(&rxConfig);
 800591e:	4837      	ldr	r0, [pc, #220]	; (80059fc <CANFDSPI_Init+0x1a8>)
 8005920:	f7fe fc94 	bl	800424c <DRV_CANFDSPI_ReceiveChannelConfigureObjectReset>
    rxConfig.FifoSize = 15;
 8005924:	4a35      	ldr	r2, [pc, #212]	; (80059fc <CANFDSPI_Init+0x1a8>)
 8005926:	7813      	ldrb	r3, [r2, #0]
 8005928:	210f      	movs	r1, #15
 800592a:	f361 0345 	bfi	r3, r1, #1, #5
 800592e:	7013      	strb	r3, [r2, #0]
    rxConfig.PayLoadSize = CAN_PLSIZE_64;
 8005930:	4a32      	ldr	r2, [pc, #200]	; (80059fc <CANFDSPI_Init+0x1a8>)
 8005932:	8813      	ldrh	r3, [r2, #0]
 8005934:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 8005938:	8013      	strh	r3, [r2, #0]

    DRV_CANFDSPI_ReceiveChannelConfigure(DRV_CANFDSPI_INDEX_1, APP_RX_FIFO, &rxConfig);
 800593a:	4a30      	ldr	r2, [pc, #192]	; (80059fc <CANFDSPI_Init+0x1a8>)
 800593c:	2101      	movs	r1, #1
 800593e:	2001      	movs	r0, #1
 8005940:	f7fe fc36 	bl	80041b0 <DRV_CANFDSPI_ReceiveChannelConfigure>

    // Setup RX Filter
    fObj.word = 0;
 8005944:	4b2e      	ldr	r3, [pc, #184]	; (8005a00 <CANFDSPI_Init+0x1ac>)
 8005946:	2200      	movs	r2, #0
 8005948:	601a      	str	r2, [r3, #0]
    fObj.bF.SID = 0x300;
 800594a:	4a2d      	ldr	r2, [pc, #180]	; (8005a00 <CANFDSPI_Init+0x1ac>)
 800594c:	8813      	ldrh	r3, [r2, #0]
 800594e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8005952:	f361 030a 	bfi	r3, r1, #0, #11
 8005956:	8013      	strh	r3, [r2, #0]
    fObj.bF.EXIDE = 0;
 8005958:	4a29      	ldr	r2, [pc, #164]	; (8005a00 <CANFDSPI_Init+0x1ac>)
 800595a:	78d3      	ldrb	r3, [r2, #3]
 800595c:	f36f 1386 	bfc	r3, #6, #1
 8005960:	70d3      	strb	r3, [r2, #3]
    fObj.bF.EID = 0x00;
 8005962:	4a27      	ldr	r2, [pc, #156]	; (8005a00 <CANFDSPI_Init+0x1ac>)
 8005964:	6813      	ldr	r3, [r2, #0]
 8005966:	f36f 23dc 	bfc	r3, #11, #18
 800596a:	6013      	str	r3, [r2, #0]

    DRV_CANFDSPI_FilterObjectConfigure(DRV_CANFDSPI_INDEX_1, CAN_FILTER0, &fObj.bF);
 800596c:	4a24      	ldr	r2, [pc, #144]	; (8005a00 <CANFDSPI_Init+0x1ac>)
 800596e:	2100      	movs	r1, #0
 8005970:	2001      	movs	r0, #1
 8005972:	f7fe fb9f 	bl	80040b4 <DRV_CANFDSPI_FilterObjectConfigure>

    // Setup RX Mask
    mObj.word = 0;
 8005976:	4b23      	ldr	r3, [pc, #140]	; (8005a04 <CANFDSPI_Init+0x1b0>)
 8005978:	2200      	movs	r2, #0
 800597a:	601a      	str	r2, [r3, #0]
    mObj.bF.MSID = 0x7F8;
 800597c:	4a21      	ldr	r2, [pc, #132]	; (8005a04 <CANFDSPI_Init+0x1b0>)
 800597e:	8813      	ldrh	r3, [r2, #0]
 8005980:	f44f 61ff 	mov.w	r1, #2040	; 0x7f8
 8005984:	f361 030a 	bfi	r3, r1, #0, #11
 8005988:	8013      	strh	r3, [r2, #0]
    mObj.bF.MIDE = 1; // Only allow standard IDs
 800598a:	4a1e      	ldr	r2, [pc, #120]	; (8005a04 <CANFDSPI_Init+0x1b0>)
 800598c:	78d3      	ldrb	r3, [r2, #3]
 800598e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005992:	70d3      	strb	r3, [r2, #3]
    mObj.bF.MEID = 0x0;
 8005994:	4a1b      	ldr	r2, [pc, #108]	; (8005a04 <CANFDSPI_Init+0x1b0>)
 8005996:	6813      	ldr	r3, [r2, #0]
 8005998:	f36f 23dc 	bfc	r3, #11, #18
 800599c:	6013      	str	r3, [r2, #0]
    DRV_CANFDSPI_FilterMaskConfigure(DRV_CANFDSPI_INDEX_1, CAN_FILTER0, &mObj.bF);
 800599e:	4a19      	ldr	r2, [pc, #100]	; (8005a04 <CANFDSPI_Init+0x1b0>)
 80059a0:	2100      	movs	r1, #0
 80059a2:	2001      	movs	r0, #1
 80059a4:	f7fe fba8 	bl	80040f8 <DRV_CANFDSPI_FilterMaskConfigure>

    // Link FIFO and Filter
    DRV_CANFDSPI_FilterToFifoLink(DRV_CANFDSPI_INDEX_1, CAN_FILTER0, APP_RX_FIFO, true);
 80059a8:	2301      	movs	r3, #1
 80059aa:	2201      	movs	r2, #1
 80059ac:	2100      	movs	r1, #0
 80059ae:	2001      	movs	r0, #1
 80059b0:	f7fe fbc6 	bl	8004140 <DRV_CANFDSPI_FilterToFifoLink>

    // Setup Bit Time
    DRV_CANFDSPI_BitTimeConfigure(DRV_CANFDSPI_INDEX_1, CAN_500K_5M, CAN_SSP_MODE_AUTO, CAN_SYSCLK_40M);
 80059b4:	2300      	movs	r3, #0
 80059b6:	2202      	movs	r2, #2
 80059b8:	2104      	movs	r1, #4
 80059ba:	2001      	movs	r0, #1
 80059bc:	f7fe ff9d 	bl	80048fa <DRV_CANFDSPI_BitTimeConfigure>

    // Setup Transmit and Receive Interrupts
	DRV_CANFDSPI_GpioModeConfigure(DRV_CANFDSPI_INDEX_1, GPIO_MODE_INT, GPIO_MODE_INT);
 80059c0:	2200      	movs	r2, #0
 80059c2:	2100      	movs	r1, #0
 80059c4:	2001      	movs	r0, #1
 80059c6:	f7ff febd 	bl	8005744 <DRV_CANFDSPI_GpioModeConfigure>
	DRV_CANFDSPI_TransmitChannelEventEnable(DRV_CANFDSPI_INDEX_1, APP_TX_FIFO, CAN_TX_FIFO_NOT_FULL_EVENT);
 80059ca:	2201      	movs	r2, #1
 80059cc:	2102      	movs	r1, #2
 80059ce:	2001      	movs	r0, #1
 80059d0:	f7fe fe4c 	bl	800466c <DRV_CANFDSPI_TransmitChannelEventEnable>
	DRV_CANFDSPI_ReceiveChannelEventEnable(DRV_CANFDSPI_INDEX_1, APP_RX_FIFO, CAN_RX_FIFO_NOT_EMPTY_EVENT);
 80059d4:	2201      	movs	r2, #1
 80059d6:	2101      	movs	r1, #1
 80059d8:	2001      	movs	r0, #1
 80059da:	f7fe fec8 	bl	800476e <DRV_CANFDSPI_ReceiveChannelEventEnable>
	DRV_CANFDSPI_ModuleEventEnable(DRV_CANFDSPI_INDEX_1, CAN_RX_EVENT);
 80059de:	2102      	movs	r1, #2
 80059e0:	2001      	movs	r0, #1
 80059e2:	f7fe fdd0 	bl	8004586 <DRV_CANFDSPI_ModuleEventEnable>
    // Select Normal Mode
    DRV_CANFDSPI_OperationModeSelect(DRV_CANFDSPI_INDEX_1, CAN_NORMAL_MODE);
 80059e6:	2100      	movs	r1, #0
 80059e8:	2001      	movs	r0, #1
 80059ea:	f7fe f967 	bl	8003cbc <DRV_CANFDSPI_OperationModeSelect>
//
//    	// Select Normal Mode
//    	//DRV_CANFDSPI_OperationModeSelect(CAN_NORMAL_MODE);
//
//    	DRV_CANFDSPI_OperationModeSelect(DRV_CANFDSPI_INDEX_1, CAN_EXTERNAL_LOOPBACK_MODE);
}
 80059ee:	bf00      	nop
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	200003c0 	.word	0x200003c0
 80059f8:	200003c4 	.word	0x200003c4
 80059fc:	200003d8 	.word	0x200003d8
 8005a00:	200003dc 	.word	0x200003dc
 8005a04:	200003e0 	.word	0x200003e0

08005a08 <DRV_SPI_ChipSelectAssert>:
  * @param  spiSlaveDeviceIndex: SPI
  * @param  assert: truefalse
  * @retval -10
  */
int8_t DRV_SPI_ChipSelectAssert(uint8_t spiSlaveDeviceIndex, bool assert)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	4603      	mov	r3, r0
 8005a10:	460a      	mov	r2, r1
 8005a12:	71fb      	strb	r3, [r7, #7]
 8005a14:	4613      	mov	r3, r2
 8005a16:	71bb      	strb	r3, [r7, #6]
    int8_t error = 0;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	73fb      	strb	r3, [r7, #15]

    // Select Chip Select
    switch (spiSlaveDeviceIndex) {
 8005a1c:	79fb      	ldrb	r3, [r7, #7]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d002      	beq.n	8005a28 <DRV_SPI_ChipSelectAssert+0x20>
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d00f      	beq.n	8005a46 <DRV_SPI_ChipSelectAssert+0x3e>
 8005a26:	e01f      	b.n	8005a68 <DRV_SPI_ChipSelectAssert+0x60>
        case DRV_CANFDSPI_INDEX_0:
            if (assert)
 8005a28:	79bb      	ldrb	r3, [r7, #6]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d005      	beq.n	8005a3a <DRV_SPI_ChipSelectAssert+0x32>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8005a2e:	2200      	movs	r2, #0
 8005a30:	2110      	movs	r1, #16
 8005a32:	4812      	ldr	r0, [pc, #72]	; (8005a7c <DRV_SPI_ChipSelectAssert+0x74>)
 8005a34:	f7fb fecc 	bl	80017d0 <HAL_GPIO_WritePin>
            else
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
            break;
 8005a38:	e019      	b.n	8005a6e <DRV_SPI_ChipSelectAssert+0x66>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	2110      	movs	r1, #16
 8005a3e:	480f      	ldr	r0, [pc, #60]	; (8005a7c <DRV_SPI_ChipSelectAssert+0x74>)
 8005a40:	f7fb fec6 	bl	80017d0 <HAL_GPIO_WritePin>
            break;
 8005a44:	e013      	b.n	8005a6e <DRV_SPI_ChipSelectAssert+0x66>
        case DRV_CANFDSPI_INDEX_1:
			if (assert)
 8005a46:	79bb      	ldrb	r3, [r7, #6]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d006      	beq.n	8005a5a <DRV_SPI_ChipSelectAssert+0x52>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005a52:	480b      	ldr	r0, [pc, #44]	; (8005a80 <DRV_SPI_ChipSelectAssert+0x78>)
 8005a54:	f7fb febc 	bl	80017d0 <HAL_GPIO_WritePin>
			else
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
			break;
 8005a58:	e009      	b.n	8005a6e <DRV_SPI_ChipSelectAssert+0x66>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005a60:	4807      	ldr	r0, [pc, #28]	; (8005a80 <DRV_SPI_ChipSelectAssert+0x78>)
 8005a62:	f7fb feb5 	bl	80017d0 <HAL_GPIO_WritePin>
			break;
 8005a66:	e002      	b.n	8005a6e <DRV_SPI_ChipSelectAssert+0x66>
        default:
            error = -1;
 8005a68:	23ff      	movs	r3, #255	; 0xff
 8005a6a:	73fb      	strb	r3, [r7, #15]
            break;
 8005a6c:	bf00      	nop
    }
    return error;
 8005a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3710      	adds	r7, #16
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	40020000 	.word	0x40020000
 8005a80:	40020400 	.word	0x40020400

08005a84 <DRV_SPI_TransferData>:
  */
uint8_t test_0 = 0;
uint8_t test_1 = 0;
uint8_t *rx_ptr;
int8_t DRV_SPI_TransferData(uint8_t spiSlaveDeviceIndex, uint8_t *SpiTxData, uint8_t *SpiRxData, uint16_t spiTransferSize)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af02      	add	r7, sp, #8
 8005a8a:	60b9      	str	r1, [r7, #8]
 8005a8c:	607a      	str	r2, [r7, #4]
 8005a8e:	461a      	mov	r2, r3
 8005a90:	4603      	mov	r3, r0
 8005a92:	73fb      	strb	r3, [r7, #15]
 8005a94:	4613      	mov	r3, r2
 8005a96:	81bb      	strh	r3, [r7, #12]
//	static uint8_t *rx_ptr;
    int8_t error = 0;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	75fb      	strb	r3, [r7, #23]
    // Assert CS
    error = DRV_SPI_ChipSelectAssert(spiSlaveDeviceIndex, true);
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7ff ffb1 	bl	8005a08 <DRV_SPI_ChipSelectAssert>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	75fb      	strb	r3, [r7, #23]
    if (error != 0)
 8005aaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d002      	beq.n	8005ab8 <DRV_SPI_TransferData+0x34>
        return error;
 8005ab2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ab6:	e031      	b.n	8005b1c <DRV_SPI_TransferData+0x98>

    switch (spiSlaveDeviceIndex){
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d002      	beq.n	8005ac4 <DRV_SPI_TransferData+0x40>
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d013      	beq.n	8005aea <DRV_SPI_TransferData+0x66>
        case DRV_CANFDSPI_INDEX_1:
        	HAL_SPI_TransmitReceive(&hspi2,SpiTxData,SpiRxData,spiTransferSize,1000);
        	test_1++;
        	break;
        default:
            break;
 8005ac2:	e022      	b.n	8005b0a <DRV_SPI_TransferData+0x86>
            HAL_SPI_TransmitReceive(&hspi1,SpiTxData,SpiRxData,spiTransferSize,1000);
 8005ac4:	89bb      	ldrh	r3, [r7, #12]
 8005ac6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005aca:	9200      	str	r2, [sp, #0]
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	68b9      	ldr	r1, [r7, #8]
 8005ad0:	4814      	ldr	r0, [pc, #80]	; (8005b24 <DRV_SPI_TransferData+0xa0>)
 8005ad2:	f7fc fb82 	bl	80021da <HAL_SPI_TransmitReceive>
            rx_ptr = SpiRxData;
 8005ad6:	4a14      	ldr	r2, [pc, #80]	; (8005b28 <DRV_SPI_TransferData+0xa4>)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6013      	str	r3, [r2, #0]
            test_0++;
 8005adc:	4b13      	ldr	r3, [pc, #76]	; (8005b2c <DRV_SPI_TransferData+0xa8>)
 8005ade:	781b      	ldrb	r3, [r3, #0]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	4b11      	ldr	r3, [pc, #68]	; (8005b2c <DRV_SPI_TransferData+0xa8>)
 8005ae6:	701a      	strb	r2, [r3, #0]
            break;
 8005ae8:	e00f      	b.n	8005b0a <DRV_SPI_TransferData+0x86>
        	HAL_SPI_TransmitReceive(&hspi2,SpiTxData,SpiRxData,spiTransferSize,1000);
 8005aea:	89bb      	ldrh	r3, [r7, #12]
 8005aec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005af0:	9200      	str	r2, [sp, #0]
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	68b9      	ldr	r1, [r7, #8]
 8005af6:	480e      	ldr	r0, [pc, #56]	; (8005b30 <DRV_SPI_TransferData+0xac>)
 8005af8:	f7fc fb6f 	bl	80021da <HAL_SPI_TransmitReceive>
        	test_1++;
 8005afc:	4b0d      	ldr	r3, [pc, #52]	; (8005b34 <DRV_SPI_TransferData+0xb0>)
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	3301      	adds	r3, #1
 8005b02:	b2da      	uxtb	r2, r3
 8005b04:	4b0b      	ldr	r3, [pc, #44]	; (8005b34 <DRV_SPI_TransferData+0xb0>)
 8005b06:	701a      	strb	r2, [r3, #0]
        	break;
 8005b08:	bf00      	nop
    }
    // De\assert CS
    error = DRV_SPI_ChipSelectAssert(spiSlaveDeviceIndex, false);
 8005b0a:	7bfb      	ldrb	r3, [r7, #15]
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7ff ff7a 	bl	8005a08 <DRV_SPI_ChipSelectAssert>
 8005b14:	4603      	mov	r3, r0
 8005b16:	75fb      	strb	r3, [r7, #23]

    return error;
 8005b18:	f997 3017 	ldrsb.w	r3, [r7, #23]
} 
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3718      	adds	r7, #24
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	2000013c 	.word	0x2000013c
 8005b28:	20000438 	.word	0x20000438
 8005b2c:	20000434 	.word	0x20000434
 8005b30:	20000194 	.word	0x20000194
 8005b34:	20000435 	.word	0x20000435

08005b38 <mcp2518fd_transmit>:

CAN_TX_MSGOBJ txObj;
uint8_t flag_transmit = 0;
//CAN_TX_MSGOBJ txObj;
uint8_t txd[MAX_DATA_BYTES];
void mcp2518fd_transmit(void) {
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af02      	add	r7, sp, #8
//	uint8_t attempts = 50;
	uint8_t n;
	int16_t i;
	bool flush = true;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	717b      	strb	r3, [r7, #5]
	static uint16_t messageID_add = 0;

    /**********************Prepare Data****************************************/
//    Nop();
//    Nop();
    txObj.bF.id.SID = 0x300 + ((messageID_add++) & 0xF);
 8005b42:	4b39      	ldr	r3, [pc, #228]	; (8005c28 <mcp2518fd_transmit+0xf0>)
 8005b44:	881b      	ldrh	r3, [r3, #0]
 8005b46:	1c5a      	adds	r2, r3, #1
 8005b48:	b291      	uxth	r1, r2
 8005b4a:	4a37      	ldr	r2, [pc, #220]	; (8005c28 <mcp2518fd_transmit+0xf0>)
 8005b4c:	8011      	strh	r1, [r2, #0]
 8005b4e:	f003 030f 	and.w	r3, r3, #15
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b5e:	b299      	uxth	r1, r3
 8005b60:	4a32      	ldr	r2, [pc, #200]	; (8005c2c <mcp2518fd_transmit+0xf4>)
 8005b62:	8813      	ldrh	r3, [r2, #0]
 8005b64:	f361 030a 	bfi	r3, r1, #0, #11
 8005b68:	8013      	strh	r3, [r2, #0]

    txObj.bF.ctrl.DLC = CAN_DLC_64;
 8005b6a:	4a30      	ldr	r2, [pc, #192]	; (8005c2c <mcp2518fd_transmit+0xf4>)
 8005b6c:	7913      	ldrb	r3, [r2, #4]
 8005b6e:	f043 030f 	orr.w	r3, r3, #15
 8005b72:	7113      	strb	r3, [r2, #4]
    txObj.bF.ctrl.IDE = 0; //0: standard frame | 1: extended frame
 8005b74:	4a2d      	ldr	r2, [pc, #180]	; (8005c2c <mcp2518fd_transmit+0xf4>)
 8005b76:	7913      	ldrb	r3, [r2, #4]
 8005b78:	f36f 1304 	bfc	r3, #4, #1
 8005b7c:	7113      	strb	r3, [r2, #4]
    txObj.bF.ctrl.BRS = 1; //switch bit rate
 8005b7e:	4a2b      	ldr	r2, [pc, #172]	; (8005c2c <mcp2518fd_transmit+0xf4>)
 8005b80:	7913      	ldrb	r3, [r2, #4]
 8005b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b86:	7113      	strb	r3, [r2, #4]
    txObj.bF.ctrl.FDF = 1; //1: CAN FD frame | 0: CAN frame
 8005b88:	4a28      	ldr	r2, [pc, #160]	; (8005c2c <mcp2518fd_transmit+0xf4>)
 8005b8a:	7913      	ldrb	r3, [r2, #4]
 8005b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b90:	7113      	strb	r3, [r2, #4]

    n = DRV_CANFDSPI_DlcToDataBytes((CAN_DLC) txObj.bF.ctrl.DLC);
 8005b92:	4b26      	ldr	r3, [pc, #152]	; (8005c2c <mcp2518fd_transmit+0xf4>)
 8005b94:	791b      	ldrb	r3, [r3, #4]
 8005b96:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7ff fe19 	bl	80057d4 <DRV_CANFDSPI_DlcToDataBytes>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	713b      	strb	r3, [r7, #4]
    //create random data with size of buffer = size of DLC
    for (i = 0; i < 2; i++)
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	80fb      	strh	r3, [r7, #6]
 8005baa:	e00d      	b.n	8005bc8 <mcp2518fd_transmit+0x90>
    {
        txd[i] = rand() & 0xff;
 8005bac:	f000 f87a 	bl	8005ca4 <rand>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bb6:	b2d1      	uxtb	r1, r2
 8005bb8:	4a1d      	ldr	r2, [pc, #116]	; (8005c30 <mcp2518fd_transmit+0xf8>)
 8005bba:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 2; i++)
 8005bbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	80fb      	strh	r3, [r7, #6]
 8005bc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	dded      	ble.n	8005bac <mcp2518fd_transmit+0x74>
    }

//    while(ext5_cnt == 0);

    DRV_CANFDSPI_TransmitChannelEventGet(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO, &txFlags);
 8005bd0:	4a18      	ldr	r2, [pc, #96]	; (8005c34 <mcp2518fd_transmit+0xfc>)
 8005bd2:	2102      	movs	r1, #2
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	f7fe fd16 	bl	8004606 <DRV_CANFDSPI_TransmitChannelEventGet>
//
    while (!(txFlags & CAN_TX_FIFO_NOT_FULL_EVENT)); //WAIT
 8005bda:	bf00      	nop
 8005bdc:	4b15      	ldr	r3, [pc, #84]	; (8005c34 <mcp2518fd_transmit+0xfc>)
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	f003 0301 	and.w	r3, r3, #1
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d0f9      	beq.n	8005bdc <mcp2518fd_transmit+0xa4>

//    if (txFlags & CAN_TX_FIFO_NOT_FULL_EVENT) {
	DRV_CANFDSPI_TransmitChannelLoad(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO, &txObj, txd, n, flush);
 8005be8:	793b      	ldrb	r3, [r7, #4]
 8005bea:	797a      	ldrb	r2, [r7, #5]
 8005bec:	9201      	str	r2, [sp, #4]
 8005bee:	9300      	str	r3, [sp, #0]
 8005bf0:	4b0f      	ldr	r3, [pc, #60]	; (8005c30 <mcp2518fd_transmit+0xf8>)
 8005bf2:	4a0e      	ldr	r2, [pc, #56]	; (8005c2c <mcp2518fd_transmit+0xf4>)
 8005bf4:	2102      	movs	r1, #2
 8005bf6:	2000      	movs	r0, #0
 8005bf8:	f7fe f934 	bl	8003e64 <DRV_CANFDSPI_TransmitChannelLoad>
	printf("\r\n Transmit message's ID = %04x, and txd[0] = %02x", txObj.bF.id.SID, txd[0]);
 8005bfc:	4b0b      	ldr	r3, [pc, #44]	; (8005c2c <mcp2518fd_transmit+0xf4>)
 8005bfe:	881b      	ldrh	r3, [r3, #0]
 8005c00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	4619      	mov	r1, r3
 8005c08:	4b09      	ldr	r3, [pc, #36]	; (8005c30 <mcp2518fd_transmit+0xf8>)
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	480a      	ldr	r0, [pc, #40]	; (8005c38 <mcp2518fd_transmit+0x100>)
 8005c10:	f000 f936 	bl	8005e80 <iprintf>
	flag_transmit = 1;
 8005c14:	4b09      	ldr	r3, [pc, #36]	; (8005c3c <mcp2518fd_transmit+0x104>)
 8005c16:	2201      	movs	r2, #1
 8005c18:	701a      	strb	r2, [r3, #0]
	ext5_cnt = 0;
 8005c1a:	4b09      	ldr	r3, [pc, #36]	; (8005c40 <mcp2518fd_transmit+0x108>)
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	601a      	str	r2, [r3, #0]
//    }
}
 8005c20:	bf00      	nop
 8005c22:	3708      	adds	r7, #8
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	20000480 	.word	0x20000480
 8005c2c:	200003cc 	.word	0x200003cc
 8005c30:	20000440 	.word	0x20000440
 8005c34:	200003c8 	.word	0x200003c8
 8005c38:	08006d70 	.word	0x08006d70
 8005c3c:	2000043c 	.word	0x2000043c
 8005c40:	2000025c 	.word	0x2000025c

08005c44 <mcp2518fd_receive>:

void mcp2518fd_receive(void) {
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b082      	sub	sp, #8
 8005c48:	af02      	add	r7, sp, #8
//	DRV_CANFDSPI_2_ReceiveChannelEventGet(DRV_CANFDSPI_INDEX_0, APP_RX_FIFO, &rxFlags);
//	if (rxFlags & CAN_RX_FIFO_NOT_EMPTY_EVENT) {
		// Get message
	DRV_CANFDSPI_ReceiveChannelEventGet(DRV_CANFDSPI_INDEX_1, APP_RX_FIFO, &rxFlags);
 8005c4a:	4a11      	ldr	r2, [pc, #68]	; (8005c90 <mcp2518fd_receive+0x4c>)
 8005c4c:	2101      	movs	r1, #1
 8005c4e:	2001      	movs	r0, #1
 8005c50:	f7fe fd54 	bl	80046fc <DRV_CANFDSPI_ReceiveChannelEventGet>
	if (rxFlags & CAN_RX_FIFO_NOT_EMPTY_EVENT) {
 8005c54:	4b0e      	ldr	r3, [pc, #56]	; (8005c90 <mcp2518fd_receive+0x4c>)
 8005c56:	781b      	ldrb	r3, [r3, #0]
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d013      	beq.n	8005c88 <mcp2518fd_receive+0x44>
		DRV_CANFDSPI_ReceiveMessageGet(DRV_CANFDSPI_INDEX_1, APP_RX_FIFO, &rxObj, rxd, MAX_DATA_BYTES);
 8005c60:	2340      	movs	r3, #64	; 0x40
 8005c62:	9300      	str	r3, [sp, #0]
 8005c64:	4b0b      	ldr	r3, [pc, #44]	; (8005c94 <mcp2518fd_receive+0x50>)
 8005c66:	4a0c      	ldr	r2, [pc, #48]	; (8005c98 <mcp2518fd_receive+0x54>)
 8005c68:	2101      	movs	r1, #1
 8005c6a:	2001      	movs	r0, #1
 8005c6c:	f7fe fb1a 	bl	80042a4 <DRV_CANFDSPI_ReceiveMessageGet>
		printf("\r\n Receive message's ID = %04x, and rxd[0] = %02x", txObj.bF.id.SID, rxd[0]);
 8005c70:	4b0a      	ldr	r3, [pc, #40]	; (8005c9c <mcp2518fd_receive+0x58>)
 8005c72:	881b      	ldrh	r3, [r3, #0]
 8005c74:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	4b05      	ldr	r3, [pc, #20]	; (8005c94 <mcp2518fd_receive+0x50>)
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	461a      	mov	r2, r3
 8005c82:	4807      	ldr	r0, [pc, #28]	; (8005ca0 <mcp2518fd_receive+0x5c>)
 8005c84:	f000 f8fc 	bl	8005e80 <iprintf>
	}
//	rxFlags = CAN_RX_FIFO_NO_EVENT;
//	}
}
 8005c88:	bf00      	nop
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	200003e4 	.word	0x200003e4
 8005c94:	200003f4 	.word	0x200003f4
 8005c98:	200003e8 	.word	0x200003e8
 8005c9c:	200003cc 	.word	0x200003cc
 8005ca0:	08006da4 	.word	0x08006da4

08005ca4 <rand>:
 8005ca4:	4b16      	ldr	r3, [pc, #88]	; (8005d00 <rand+0x5c>)
 8005ca6:	b510      	push	{r4, lr}
 8005ca8:	681c      	ldr	r4, [r3, #0]
 8005caa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005cac:	b9b3      	cbnz	r3, 8005cdc <rand+0x38>
 8005cae:	2018      	movs	r0, #24
 8005cb0:	f000 fa20 	bl	80060f4 <malloc>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	6320      	str	r0, [r4, #48]	; 0x30
 8005cb8:	b920      	cbnz	r0, 8005cc4 <rand+0x20>
 8005cba:	4b12      	ldr	r3, [pc, #72]	; (8005d04 <rand+0x60>)
 8005cbc:	4812      	ldr	r0, [pc, #72]	; (8005d08 <rand+0x64>)
 8005cbe:	2152      	movs	r1, #82	; 0x52
 8005cc0:	f000 f9ae 	bl	8006020 <__assert_func>
 8005cc4:	4911      	ldr	r1, [pc, #68]	; (8005d0c <rand+0x68>)
 8005cc6:	4b12      	ldr	r3, [pc, #72]	; (8005d10 <rand+0x6c>)
 8005cc8:	e9c0 1300 	strd	r1, r3, [r0]
 8005ccc:	4b11      	ldr	r3, [pc, #68]	; (8005d14 <rand+0x70>)
 8005cce:	6083      	str	r3, [r0, #8]
 8005cd0:	230b      	movs	r3, #11
 8005cd2:	8183      	strh	r3, [r0, #12]
 8005cd4:	2100      	movs	r1, #0
 8005cd6:	2001      	movs	r0, #1
 8005cd8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005cdc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005cde:	480e      	ldr	r0, [pc, #56]	; (8005d18 <rand+0x74>)
 8005ce0:	690b      	ldr	r3, [r1, #16]
 8005ce2:	694c      	ldr	r4, [r1, #20]
 8005ce4:	4a0d      	ldr	r2, [pc, #52]	; (8005d1c <rand+0x78>)
 8005ce6:	4358      	muls	r0, r3
 8005ce8:	fb02 0004 	mla	r0, r2, r4, r0
 8005cec:	fba3 3202 	umull	r3, r2, r3, r2
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	eb40 0002 	adc.w	r0, r0, r2
 8005cf6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8005cfa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005cfe:	bd10      	pop	{r4, pc}
 8005d00:	200000b4 	.word	0x200000b4
 8005d04:	08006de8 	.word	0x08006de8
 8005d08:	08006dff 	.word	0x08006dff
 8005d0c:	abcd330e 	.word	0xabcd330e
 8005d10:	e66d1234 	.word	0xe66d1234
 8005d14:	0005deec 	.word	0x0005deec
 8005d18:	5851f42d 	.word	0x5851f42d
 8005d1c:	4c957f2d 	.word	0x4c957f2d

08005d20 <std>:
 8005d20:	2300      	movs	r3, #0
 8005d22:	b510      	push	{r4, lr}
 8005d24:	4604      	mov	r4, r0
 8005d26:	e9c0 3300 	strd	r3, r3, [r0]
 8005d2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d2e:	6083      	str	r3, [r0, #8]
 8005d30:	8181      	strh	r1, [r0, #12]
 8005d32:	6643      	str	r3, [r0, #100]	; 0x64
 8005d34:	81c2      	strh	r2, [r0, #14]
 8005d36:	6183      	str	r3, [r0, #24]
 8005d38:	4619      	mov	r1, r3
 8005d3a:	2208      	movs	r2, #8
 8005d3c:	305c      	adds	r0, #92	; 0x5c
 8005d3e:	f000 f8f4 	bl	8005f2a <memset>
 8005d42:	4b05      	ldr	r3, [pc, #20]	; (8005d58 <std+0x38>)
 8005d44:	6263      	str	r3, [r4, #36]	; 0x24
 8005d46:	4b05      	ldr	r3, [pc, #20]	; (8005d5c <std+0x3c>)
 8005d48:	62a3      	str	r3, [r4, #40]	; 0x28
 8005d4a:	4b05      	ldr	r3, [pc, #20]	; (8005d60 <std+0x40>)
 8005d4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d4e:	4b05      	ldr	r3, [pc, #20]	; (8005d64 <std+0x44>)
 8005d50:	6224      	str	r4, [r4, #32]
 8005d52:	6323      	str	r3, [r4, #48]	; 0x30
 8005d54:	bd10      	pop	{r4, pc}
 8005d56:	bf00      	nop
 8005d58:	08005ea5 	.word	0x08005ea5
 8005d5c:	08005ec7 	.word	0x08005ec7
 8005d60:	08005eff 	.word	0x08005eff
 8005d64:	08005f23 	.word	0x08005f23

08005d68 <stdio_exit_handler>:
 8005d68:	4a02      	ldr	r2, [pc, #8]	; (8005d74 <stdio_exit_handler+0xc>)
 8005d6a:	4903      	ldr	r1, [pc, #12]	; (8005d78 <stdio_exit_handler+0x10>)
 8005d6c:	4803      	ldr	r0, [pc, #12]	; (8005d7c <stdio_exit_handler+0x14>)
 8005d6e:	f000 b869 	b.w	8005e44 <_fwalk_sglue>
 8005d72:	bf00      	nop
 8005d74:	2000005c 	.word	0x2000005c
 8005d78:	08006911 	.word	0x08006911
 8005d7c:	20000068 	.word	0x20000068

08005d80 <cleanup_stdio>:
 8005d80:	6841      	ldr	r1, [r0, #4]
 8005d82:	4b0c      	ldr	r3, [pc, #48]	; (8005db4 <cleanup_stdio+0x34>)
 8005d84:	4299      	cmp	r1, r3
 8005d86:	b510      	push	{r4, lr}
 8005d88:	4604      	mov	r4, r0
 8005d8a:	d001      	beq.n	8005d90 <cleanup_stdio+0x10>
 8005d8c:	f000 fdc0 	bl	8006910 <_fflush_r>
 8005d90:	68a1      	ldr	r1, [r4, #8]
 8005d92:	4b09      	ldr	r3, [pc, #36]	; (8005db8 <cleanup_stdio+0x38>)
 8005d94:	4299      	cmp	r1, r3
 8005d96:	d002      	beq.n	8005d9e <cleanup_stdio+0x1e>
 8005d98:	4620      	mov	r0, r4
 8005d9a:	f000 fdb9 	bl	8006910 <_fflush_r>
 8005d9e:	68e1      	ldr	r1, [r4, #12]
 8005da0:	4b06      	ldr	r3, [pc, #24]	; (8005dbc <cleanup_stdio+0x3c>)
 8005da2:	4299      	cmp	r1, r3
 8005da4:	d004      	beq.n	8005db0 <cleanup_stdio+0x30>
 8005da6:	4620      	mov	r0, r4
 8005da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dac:	f000 bdb0 	b.w	8006910 <_fflush_r>
 8005db0:	bd10      	pop	{r4, pc}
 8005db2:	bf00      	nop
 8005db4:	20000484 	.word	0x20000484
 8005db8:	200004ec 	.word	0x200004ec
 8005dbc:	20000554 	.word	0x20000554

08005dc0 <global_stdio_init.part.0>:
 8005dc0:	b510      	push	{r4, lr}
 8005dc2:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <global_stdio_init.part.0+0x30>)
 8005dc4:	4c0b      	ldr	r4, [pc, #44]	; (8005df4 <global_stdio_init.part.0+0x34>)
 8005dc6:	4a0c      	ldr	r2, [pc, #48]	; (8005df8 <global_stdio_init.part.0+0x38>)
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	4620      	mov	r0, r4
 8005dcc:	2200      	movs	r2, #0
 8005dce:	2104      	movs	r1, #4
 8005dd0:	f7ff ffa6 	bl	8005d20 <std>
 8005dd4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005dd8:	2201      	movs	r2, #1
 8005dda:	2109      	movs	r1, #9
 8005ddc:	f7ff ffa0 	bl	8005d20 <std>
 8005de0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005de4:	2202      	movs	r2, #2
 8005de6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dea:	2112      	movs	r1, #18
 8005dec:	f7ff bf98 	b.w	8005d20 <std>
 8005df0:	200005bc 	.word	0x200005bc
 8005df4:	20000484 	.word	0x20000484
 8005df8:	08005d69 	.word	0x08005d69

08005dfc <__sfp_lock_acquire>:
 8005dfc:	4801      	ldr	r0, [pc, #4]	; (8005e04 <__sfp_lock_acquire+0x8>)
 8005dfe:	f000 b90d 	b.w	800601c <__retarget_lock_acquire_recursive>
 8005e02:	bf00      	nop
 8005e04:	200005c5 	.word	0x200005c5

08005e08 <__sfp_lock_release>:
 8005e08:	4801      	ldr	r0, [pc, #4]	; (8005e10 <__sfp_lock_release+0x8>)
 8005e0a:	f000 b908 	b.w	800601e <__retarget_lock_release_recursive>
 8005e0e:	bf00      	nop
 8005e10:	200005c5 	.word	0x200005c5

08005e14 <__sinit>:
 8005e14:	b510      	push	{r4, lr}
 8005e16:	4604      	mov	r4, r0
 8005e18:	f7ff fff0 	bl	8005dfc <__sfp_lock_acquire>
 8005e1c:	6a23      	ldr	r3, [r4, #32]
 8005e1e:	b11b      	cbz	r3, 8005e28 <__sinit+0x14>
 8005e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e24:	f7ff bff0 	b.w	8005e08 <__sfp_lock_release>
 8005e28:	4b04      	ldr	r3, [pc, #16]	; (8005e3c <__sinit+0x28>)
 8005e2a:	6223      	str	r3, [r4, #32]
 8005e2c:	4b04      	ldr	r3, [pc, #16]	; (8005e40 <__sinit+0x2c>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d1f5      	bne.n	8005e20 <__sinit+0xc>
 8005e34:	f7ff ffc4 	bl	8005dc0 <global_stdio_init.part.0>
 8005e38:	e7f2      	b.n	8005e20 <__sinit+0xc>
 8005e3a:	bf00      	nop
 8005e3c:	08005d81 	.word	0x08005d81
 8005e40:	200005bc 	.word	0x200005bc

08005e44 <_fwalk_sglue>:
 8005e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e48:	4607      	mov	r7, r0
 8005e4a:	4688      	mov	r8, r1
 8005e4c:	4614      	mov	r4, r2
 8005e4e:	2600      	movs	r6, #0
 8005e50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e54:	f1b9 0901 	subs.w	r9, r9, #1
 8005e58:	d505      	bpl.n	8005e66 <_fwalk_sglue+0x22>
 8005e5a:	6824      	ldr	r4, [r4, #0]
 8005e5c:	2c00      	cmp	r4, #0
 8005e5e:	d1f7      	bne.n	8005e50 <_fwalk_sglue+0xc>
 8005e60:	4630      	mov	r0, r6
 8005e62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e66:	89ab      	ldrh	r3, [r5, #12]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d907      	bls.n	8005e7c <_fwalk_sglue+0x38>
 8005e6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e70:	3301      	adds	r3, #1
 8005e72:	d003      	beq.n	8005e7c <_fwalk_sglue+0x38>
 8005e74:	4629      	mov	r1, r5
 8005e76:	4638      	mov	r0, r7
 8005e78:	47c0      	blx	r8
 8005e7a:	4306      	orrs	r6, r0
 8005e7c:	3568      	adds	r5, #104	; 0x68
 8005e7e:	e7e9      	b.n	8005e54 <_fwalk_sglue+0x10>

08005e80 <iprintf>:
 8005e80:	b40f      	push	{r0, r1, r2, r3}
 8005e82:	b507      	push	{r0, r1, r2, lr}
 8005e84:	4906      	ldr	r1, [pc, #24]	; (8005ea0 <iprintf+0x20>)
 8005e86:	ab04      	add	r3, sp, #16
 8005e88:	6808      	ldr	r0, [r1, #0]
 8005e8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e8e:	6881      	ldr	r1, [r0, #8]
 8005e90:	9301      	str	r3, [sp, #4]
 8005e92:	f000 fa0d 	bl	80062b0 <_vfiprintf_r>
 8005e96:	b003      	add	sp, #12
 8005e98:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e9c:	b004      	add	sp, #16
 8005e9e:	4770      	bx	lr
 8005ea0:	200000b4 	.word	0x200000b4

08005ea4 <__sread>:
 8005ea4:	b510      	push	{r4, lr}
 8005ea6:	460c      	mov	r4, r1
 8005ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eac:	f000 f868 	bl	8005f80 <_read_r>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	bfab      	itete	ge
 8005eb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005eb6:	89a3      	ldrhlt	r3, [r4, #12]
 8005eb8:	181b      	addge	r3, r3, r0
 8005eba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005ebe:	bfac      	ite	ge
 8005ec0:	6563      	strge	r3, [r4, #84]	; 0x54
 8005ec2:	81a3      	strhlt	r3, [r4, #12]
 8005ec4:	bd10      	pop	{r4, pc}

08005ec6 <__swrite>:
 8005ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005eca:	461f      	mov	r7, r3
 8005ecc:	898b      	ldrh	r3, [r1, #12]
 8005ece:	05db      	lsls	r3, r3, #23
 8005ed0:	4605      	mov	r5, r0
 8005ed2:	460c      	mov	r4, r1
 8005ed4:	4616      	mov	r6, r2
 8005ed6:	d505      	bpl.n	8005ee4 <__swrite+0x1e>
 8005ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005edc:	2302      	movs	r3, #2
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f000 f83c 	bl	8005f5c <_lseek_r>
 8005ee4:	89a3      	ldrh	r3, [r4, #12]
 8005ee6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005eea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005eee:	81a3      	strh	r3, [r4, #12]
 8005ef0:	4632      	mov	r2, r6
 8005ef2:	463b      	mov	r3, r7
 8005ef4:	4628      	mov	r0, r5
 8005ef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005efa:	f000 b853 	b.w	8005fa4 <_write_r>

08005efe <__sseek>:
 8005efe:	b510      	push	{r4, lr}
 8005f00:	460c      	mov	r4, r1
 8005f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f06:	f000 f829 	bl	8005f5c <_lseek_r>
 8005f0a:	1c43      	adds	r3, r0, #1
 8005f0c:	89a3      	ldrh	r3, [r4, #12]
 8005f0e:	bf15      	itete	ne
 8005f10:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f1a:	81a3      	strheq	r3, [r4, #12]
 8005f1c:	bf18      	it	ne
 8005f1e:	81a3      	strhne	r3, [r4, #12]
 8005f20:	bd10      	pop	{r4, pc}

08005f22 <__sclose>:
 8005f22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f26:	f000 b809 	b.w	8005f3c <_close_r>

08005f2a <memset>:
 8005f2a:	4402      	add	r2, r0
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d100      	bne.n	8005f34 <memset+0xa>
 8005f32:	4770      	bx	lr
 8005f34:	f803 1b01 	strb.w	r1, [r3], #1
 8005f38:	e7f9      	b.n	8005f2e <memset+0x4>
	...

08005f3c <_close_r>:
 8005f3c:	b538      	push	{r3, r4, r5, lr}
 8005f3e:	4d06      	ldr	r5, [pc, #24]	; (8005f58 <_close_r+0x1c>)
 8005f40:	2300      	movs	r3, #0
 8005f42:	4604      	mov	r4, r0
 8005f44:	4608      	mov	r0, r1
 8005f46:	602b      	str	r3, [r5, #0]
 8005f48:	f7fa ff9f 	bl	8000e8a <_close>
 8005f4c:	1c43      	adds	r3, r0, #1
 8005f4e:	d102      	bne.n	8005f56 <_close_r+0x1a>
 8005f50:	682b      	ldr	r3, [r5, #0]
 8005f52:	b103      	cbz	r3, 8005f56 <_close_r+0x1a>
 8005f54:	6023      	str	r3, [r4, #0]
 8005f56:	bd38      	pop	{r3, r4, r5, pc}
 8005f58:	200005c0 	.word	0x200005c0

08005f5c <_lseek_r>:
 8005f5c:	b538      	push	{r3, r4, r5, lr}
 8005f5e:	4d07      	ldr	r5, [pc, #28]	; (8005f7c <_lseek_r+0x20>)
 8005f60:	4604      	mov	r4, r0
 8005f62:	4608      	mov	r0, r1
 8005f64:	4611      	mov	r1, r2
 8005f66:	2200      	movs	r2, #0
 8005f68:	602a      	str	r2, [r5, #0]
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	f7fa ffb4 	bl	8000ed8 <_lseek>
 8005f70:	1c43      	adds	r3, r0, #1
 8005f72:	d102      	bne.n	8005f7a <_lseek_r+0x1e>
 8005f74:	682b      	ldr	r3, [r5, #0]
 8005f76:	b103      	cbz	r3, 8005f7a <_lseek_r+0x1e>
 8005f78:	6023      	str	r3, [r4, #0]
 8005f7a:	bd38      	pop	{r3, r4, r5, pc}
 8005f7c:	200005c0 	.word	0x200005c0

08005f80 <_read_r>:
 8005f80:	b538      	push	{r3, r4, r5, lr}
 8005f82:	4d07      	ldr	r5, [pc, #28]	; (8005fa0 <_read_r+0x20>)
 8005f84:	4604      	mov	r4, r0
 8005f86:	4608      	mov	r0, r1
 8005f88:	4611      	mov	r1, r2
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	602a      	str	r2, [r5, #0]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f7fa ff42 	bl	8000e18 <_read>
 8005f94:	1c43      	adds	r3, r0, #1
 8005f96:	d102      	bne.n	8005f9e <_read_r+0x1e>
 8005f98:	682b      	ldr	r3, [r5, #0]
 8005f9a:	b103      	cbz	r3, 8005f9e <_read_r+0x1e>
 8005f9c:	6023      	str	r3, [r4, #0]
 8005f9e:	bd38      	pop	{r3, r4, r5, pc}
 8005fa0:	200005c0 	.word	0x200005c0

08005fa4 <_write_r>:
 8005fa4:	b538      	push	{r3, r4, r5, lr}
 8005fa6:	4d07      	ldr	r5, [pc, #28]	; (8005fc4 <_write_r+0x20>)
 8005fa8:	4604      	mov	r4, r0
 8005faa:	4608      	mov	r0, r1
 8005fac:	4611      	mov	r1, r2
 8005fae:	2200      	movs	r2, #0
 8005fb0:	602a      	str	r2, [r5, #0]
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	f7fa ff4d 	bl	8000e52 <_write>
 8005fb8:	1c43      	adds	r3, r0, #1
 8005fba:	d102      	bne.n	8005fc2 <_write_r+0x1e>
 8005fbc:	682b      	ldr	r3, [r5, #0]
 8005fbe:	b103      	cbz	r3, 8005fc2 <_write_r+0x1e>
 8005fc0:	6023      	str	r3, [r4, #0]
 8005fc2:	bd38      	pop	{r3, r4, r5, pc}
 8005fc4:	200005c0 	.word	0x200005c0

08005fc8 <__errno>:
 8005fc8:	4b01      	ldr	r3, [pc, #4]	; (8005fd0 <__errno+0x8>)
 8005fca:	6818      	ldr	r0, [r3, #0]
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	200000b4 	.word	0x200000b4

08005fd4 <__libc_init_array>:
 8005fd4:	b570      	push	{r4, r5, r6, lr}
 8005fd6:	4d0d      	ldr	r5, [pc, #52]	; (800600c <__libc_init_array+0x38>)
 8005fd8:	4c0d      	ldr	r4, [pc, #52]	; (8006010 <__libc_init_array+0x3c>)
 8005fda:	1b64      	subs	r4, r4, r5
 8005fdc:	10a4      	asrs	r4, r4, #2
 8005fde:	2600      	movs	r6, #0
 8005fe0:	42a6      	cmp	r6, r4
 8005fe2:	d109      	bne.n	8005ff8 <__libc_init_array+0x24>
 8005fe4:	4d0b      	ldr	r5, [pc, #44]	; (8006014 <__libc_init_array+0x40>)
 8005fe6:	4c0c      	ldr	r4, [pc, #48]	; (8006018 <__libc_init_array+0x44>)
 8005fe8:	f000 fe42 	bl	8006c70 <_init>
 8005fec:	1b64      	subs	r4, r4, r5
 8005fee:	10a4      	asrs	r4, r4, #2
 8005ff0:	2600      	movs	r6, #0
 8005ff2:	42a6      	cmp	r6, r4
 8005ff4:	d105      	bne.n	8006002 <__libc_init_array+0x2e>
 8005ff6:	bd70      	pop	{r4, r5, r6, pc}
 8005ff8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ffc:	4798      	blx	r3
 8005ffe:	3601      	adds	r6, #1
 8006000:	e7ee      	b.n	8005fe0 <__libc_init_array+0xc>
 8006002:	f855 3b04 	ldr.w	r3, [r5], #4
 8006006:	4798      	blx	r3
 8006008:	3601      	adds	r6, #1
 800600a:	e7f2      	b.n	8005ff2 <__libc_init_array+0x1e>
 800600c:	08006ed0 	.word	0x08006ed0
 8006010:	08006ed0 	.word	0x08006ed0
 8006014:	08006ed0 	.word	0x08006ed0
 8006018:	08006ed4 	.word	0x08006ed4

0800601c <__retarget_lock_acquire_recursive>:
 800601c:	4770      	bx	lr

0800601e <__retarget_lock_release_recursive>:
 800601e:	4770      	bx	lr

08006020 <__assert_func>:
 8006020:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006022:	4614      	mov	r4, r2
 8006024:	461a      	mov	r2, r3
 8006026:	4b09      	ldr	r3, [pc, #36]	; (800604c <__assert_func+0x2c>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4605      	mov	r5, r0
 800602c:	68d8      	ldr	r0, [r3, #12]
 800602e:	b14c      	cbz	r4, 8006044 <__assert_func+0x24>
 8006030:	4b07      	ldr	r3, [pc, #28]	; (8006050 <__assert_func+0x30>)
 8006032:	9100      	str	r1, [sp, #0]
 8006034:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006038:	4906      	ldr	r1, [pc, #24]	; (8006054 <__assert_func+0x34>)
 800603a:	462b      	mov	r3, r5
 800603c:	f000 fc90 	bl	8006960 <fiprintf>
 8006040:	f000 fd46 	bl	8006ad0 <abort>
 8006044:	4b04      	ldr	r3, [pc, #16]	; (8006058 <__assert_func+0x38>)
 8006046:	461c      	mov	r4, r3
 8006048:	e7f3      	b.n	8006032 <__assert_func+0x12>
 800604a:	bf00      	nop
 800604c:	200000b4 	.word	0x200000b4
 8006050:	08006e57 	.word	0x08006e57
 8006054:	08006e64 	.word	0x08006e64
 8006058:	08006e92 	.word	0x08006e92

0800605c <_free_r>:
 800605c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800605e:	2900      	cmp	r1, #0
 8006060:	d044      	beq.n	80060ec <_free_r+0x90>
 8006062:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006066:	9001      	str	r0, [sp, #4]
 8006068:	2b00      	cmp	r3, #0
 800606a:	f1a1 0404 	sub.w	r4, r1, #4
 800606e:	bfb8      	it	lt
 8006070:	18e4      	addlt	r4, r4, r3
 8006072:	f000 f8e7 	bl	8006244 <__malloc_lock>
 8006076:	4a1e      	ldr	r2, [pc, #120]	; (80060f0 <_free_r+0x94>)
 8006078:	9801      	ldr	r0, [sp, #4]
 800607a:	6813      	ldr	r3, [r2, #0]
 800607c:	b933      	cbnz	r3, 800608c <_free_r+0x30>
 800607e:	6063      	str	r3, [r4, #4]
 8006080:	6014      	str	r4, [r2, #0]
 8006082:	b003      	add	sp, #12
 8006084:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006088:	f000 b8e2 	b.w	8006250 <__malloc_unlock>
 800608c:	42a3      	cmp	r3, r4
 800608e:	d908      	bls.n	80060a2 <_free_r+0x46>
 8006090:	6825      	ldr	r5, [r4, #0]
 8006092:	1961      	adds	r1, r4, r5
 8006094:	428b      	cmp	r3, r1
 8006096:	bf01      	itttt	eq
 8006098:	6819      	ldreq	r1, [r3, #0]
 800609a:	685b      	ldreq	r3, [r3, #4]
 800609c:	1949      	addeq	r1, r1, r5
 800609e:	6021      	streq	r1, [r4, #0]
 80060a0:	e7ed      	b.n	800607e <_free_r+0x22>
 80060a2:	461a      	mov	r2, r3
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	b10b      	cbz	r3, 80060ac <_free_r+0x50>
 80060a8:	42a3      	cmp	r3, r4
 80060aa:	d9fa      	bls.n	80060a2 <_free_r+0x46>
 80060ac:	6811      	ldr	r1, [r2, #0]
 80060ae:	1855      	adds	r5, r2, r1
 80060b0:	42a5      	cmp	r5, r4
 80060b2:	d10b      	bne.n	80060cc <_free_r+0x70>
 80060b4:	6824      	ldr	r4, [r4, #0]
 80060b6:	4421      	add	r1, r4
 80060b8:	1854      	adds	r4, r2, r1
 80060ba:	42a3      	cmp	r3, r4
 80060bc:	6011      	str	r1, [r2, #0]
 80060be:	d1e0      	bne.n	8006082 <_free_r+0x26>
 80060c0:	681c      	ldr	r4, [r3, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	6053      	str	r3, [r2, #4]
 80060c6:	440c      	add	r4, r1
 80060c8:	6014      	str	r4, [r2, #0]
 80060ca:	e7da      	b.n	8006082 <_free_r+0x26>
 80060cc:	d902      	bls.n	80060d4 <_free_r+0x78>
 80060ce:	230c      	movs	r3, #12
 80060d0:	6003      	str	r3, [r0, #0]
 80060d2:	e7d6      	b.n	8006082 <_free_r+0x26>
 80060d4:	6825      	ldr	r5, [r4, #0]
 80060d6:	1961      	adds	r1, r4, r5
 80060d8:	428b      	cmp	r3, r1
 80060da:	bf04      	itt	eq
 80060dc:	6819      	ldreq	r1, [r3, #0]
 80060de:	685b      	ldreq	r3, [r3, #4]
 80060e0:	6063      	str	r3, [r4, #4]
 80060e2:	bf04      	itt	eq
 80060e4:	1949      	addeq	r1, r1, r5
 80060e6:	6021      	streq	r1, [r4, #0]
 80060e8:	6054      	str	r4, [r2, #4]
 80060ea:	e7ca      	b.n	8006082 <_free_r+0x26>
 80060ec:	b003      	add	sp, #12
 80060ee:	bd30      	pop	{r4, r5, pc}
 80060f0:	200005c8 	.word	0x200005c8

080060f4 <malloc>:
 80060f4:	4b02      	ldr	r3, [pc, #8]	; (8006100 <malloc+0xc>)
 80060f6:	4601      	mov	r1, r0
 80060f8:	6818      	ldr	r0, [r3, #0]
 80060fa:	f000 b823 	b.w	8006144 <_malloc_r>
 80060fe:	bf00      	nop
 8006100:	200000b4 	.word	0x200000b4

08006104 <sbrk_aligned>:
 8006104:	b570      	push	{r4, r5, r6, lr}
 8006106:	4e0e      	ldr	r6, [pc, #56]	; (8006140 <sbrk_aligned+0x3c>)
 8006108:	460c      	mov	r4, r1
 800610a:	6831      	ldr	r1, [r6, #0]
 800610c:	4605      	mov	r5, r0
 800610e:	b911      	cbnz	r1, 8006116 <sbrk_aligned+0x12>
 8006110:	f000 fcce 	bl	8006ab0 <_sbrk_r>
 8006114:	6030      	str	r0, [r6, #0]
 8006116:	4621      	mov	r1, r4
 8006118:	4628      	mov	r0, r5
 800611a:	f000 fcc9 	bl	8006ab0 <_sbrk_r>
 800611e:	1c43      	adds	r3, r0, #1
 8006120:	d00a      	beq.n	8006138 <sbrk_aligned+0x34>
 8006122:	1cc4      	adds	r4, r0, #3
 8006124:	f024 0403 	bic.w	r4, r4, #3
 8006128:	42a0      	cmp	r0, r4
 800612a:	d007      	beq.n	800613c <sbrk_aligned+0x38>
 800612c:	1a21      	subs	r1, r4, r0
 800612e:	4628      	mov	r0, r5
 8006130:	f000 fcbe 	bl	8006ab0 <_sbrk_r>
 8006134:	3001      	adds	r0, #1
 8006136:	d101      	bne.n	800613c <sbrk_aligned+0x38>
 8006138:	f04f 34ff 	mov.w	r4, #4294967295
 800613c:	4620      	mov	r0, r4
 800613e:	bd70      	pop	{r4, r5, r6, pc}
 8006140:	200005cc 	.word	0x200005cc

08006144 <_malloc_r>:
 8006144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006148:	1ccd      	adds	r5, r1, #3
 800614a:	f025 0503 	bic.w	r5, r5, #3
 800614e:	3508      	adds	r5, #8
 8006150:	2d0c      	cmp	r5, #12
 8006152:	bf38      	it	cc
 8006154:	250c      	movcc	r5, #12
 8006156:	2d00      	cmp	r5, #0
 8006158:	4607      	mov	r7, r0
 800615a:	db01      	blt.n	8006160 <_malloc_r+0x1c>
 800615c:	42a9      	cmp	r1, r5
 800615e:	d905      	bls.n	800616c <_malloc_r+0x28>
 8006160:	230c      	movs	r3, #12
 8006162:	603b      	str	r3, [r7, #0]
 8006164:	2600      	movs	r6, #0
 8006166:	4630      	mov	r0, r6
 8006168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800616c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006240 <_malloc_r+0xfc>
 8006170:	f000 f868 	bl	8006244 <__malloc_lock>
 8006174:	f8d8 3000 	ldr.w	r3, [r8]
 8006178:	461c      	mov	r4, r3
 800617a:	bb5c      	cbnz	r4, 80061d4 <_malloc_r+0x90>
 800617c:	4629      	mov	r1, r5
 800617e:	4638      	mov	r0, r7
 8006180:	f7ff ffc0 	bl	8006104 <sbrk_aligned>
 8006184:	1c43      	adds	r3, r0, #1
 8006186:	4604      	mov	r4, r0
 8006188:	d155      	bne.n	8006236 <_malloc_r+0xf2>
 800618a:	f8d8 4000 	ldr.w	r4, [r8]
 800618e:	4626      	mov	r6, r4
 8006190:	2e00      	cmp	r6, #0
 8006192:	d145      	bne.n	8006220 <_malloc_r+0xdc>
 8006194:	2c00      	cmp	r4, #0
 8006196:	d048      	beq.n	800622a <_malloc_r+0xe6>
 8006198:	6823      	ldr	r3, [r4, #0]
 800619a:	4631      	mov	r1, r6
 800619c:	4638      	mov	r0, r7
 800619e:	eb04 0903 	add.w	r9, r4, r3
 80061a2:	f000 fc85 	bl	8006ab0 <_sbrk_r>
 80061a6:	4581      	cmp	r9, r0
 80061a8:	d13f      	bne.n	800622a <_malloc_r+0xe6>
 80061aa:	6821      	ldr	r1, [r4, #0]
 80061ac:	1a6d      	subs	r5, r5, r1
 80061ae:	4629      	mov	r1, r5
 80061b0:	4638      	mov	r0, r7
 80061b2:	f7ff ffa7 	bl	8006104 <sbrk_aligned>
 80061b6:	3001      	adds	r0, #1
 80061b8:	d037      	beq.n	800622a <_malloc_r+0xe6>
 80061ba:	6823      	ldr	r3, [r4, #0]
 80061bc:	442b      	add	r3, r5
 80061be:	6023      	str	r3, [r4, #0]
 80061c0:	f8d8 3000 	ldr.w	r3, [r8]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d038      	beq.n	800623a <_malloc_r+0xf6>
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	42a2      	cmp	r2, r4
 80061cc:	d12b      	bne.n	8006226 <_malloc_r+0xe2>
 80061ce:	2200      	movs	r2, #0
 80061d0:	605a      	str	r2, [r3, #4]
 80061d2:	e00f      	b.n	80061f4 <_malloc_r+0xb0>
 80061d4:	6822      	ldr	r2, [r4, #0]
 80061d6:	1b52      	subs	r2, r2, r5
 80061d8:	d41f      	bmi.n	800621a <_malloc_r+0xd6>
 80061da:	2a0b      	cmp	r2, #11
 80061dc:	d917      	bls.n	800620e <_malloc_r+0xca>
 80061de:	1961      	adds	r1, r4, r5
 80061e0:	42a3      	cmp	r3, r4
 80061e2:	6025      	str	r5, [r4, #0]
 80061e4:	bf18      	it	ne
 80061e6:	6059      	strne	r1, [r3, #4]
 80061e8:	6863      	ldr	r3, [r4, #4]
 80061ea:	bf08      	it	eq
 80061ec:	f8c8 1000 	streq.w	r1, [r8]
 80061f0:	5162      	str	r2, [r4, r5]
 80061f2:	604b      	str	r3, [r1, #4]
 80061f4:	4638      	mov	r0, r7
 80061f6:	f104 060b 	add.w	r6, r4, #11
 80061fa:	f000 f829 	bl	8006250 <__malloc_unlock>
 80061fe:	f026 0607 	bic.w	r6, r6, #7
 8006202:	1d23      	adds	r3, r4, #4
 8006204:	1af2      	subs	r2, r6, r3
 8006206:	d0ae      	beq.n	8006166 <_malloc_r+0x22>
 8006208:	1b9b      	subs	r3, r3, r6
 800620a:	50a3      	str	r3, [r4, r2]
 800620c:	e7ab      	b.n	8006166 <_malloc_r+0x22>
 800620e:	42a3      	cmp	r3, r4
 8006210:	6862      	ldr	r2, [r4, #4]
 8006212:	d1dd      	bne.n	80061d0 <_malloc_r+0x8c>
 8006214:	f8c8 2000 	str.w	r2, [r8]
 8006218:	e7ec      	b.n	80061f4 <_malloc_r+0xb0>
 800621a:	4623      	mov	r3, r4
 800621c:	6864      	ldr	r4, [r4, #4]
 800621e:	e7ac      	b.n	800617a <_malloc_r+0x36>
 8006220:	4634      	mov	r4, r6
 8006222:	6876      	ldr	r6, [r6, #4]
 8006224:	e7b4      	b.n	8006190 <_malloc_r+0x4c>
 8006226:	4613      	mov	r3, r2
 8006228:	e7cc      	b.n	80061c4 <_malloc_r+0x80>
 800622a:	230c      	movs	r3, #12
 800622c:	603b      	str	r3, [r7, #0]
 800622e:	4638      	mov	r0, r7
 8006230:	f000 f80e 	bl	8006250 <__malloc_unlock>
 8006234:	e797      	b.n	8006166 <_malloc_r+0x22>
 8006236:	6025      	str	r5, [r4, #0]
 8006238:	e7dc      	b.n	80061f4 <_malloc_r+0xb0>
 800623a:	605b      	str	r3, [r3, #4]
 800623c:	deff      	udf	#255	; 0xff
 800623e:	bf00      	nop
 8006240:	200005c8 	.word	0x200005c8

08006244 <__malloc_lock>:
 8006244:	4801      	ldr	r0, [pc, #4]	; (800624c <__malloc_lock+0x8>)
 8006246:	f7ff bee9 	b.w	800601c <__retarget_lock_acquire_recursive>
 800624a:	bf00      	nop
 800624c:	200005c4 	.word	0x200005c4

08006250 <__malloc_unlock>:
 8006250:	4801      	ldr	r0, [pc, #4]	; (8006258 <__malloc_unlock+0x8>)
 8006252:	f7ff bee4 	b.w	800601e <__retarget_lock_release_recursive>
 8006256:	bf00      	nop
 8006258:	200005c4 	.word	0x200005c4

0800625c <__sfputc_r>:
 800625c:	6893      	ldr	r3, [r2, #8]
 800625e:	3b01      	subs	r3, #1
 8006260:	2b00      	cmp	r3, #0
 8006262:	b410      	push	{r4}
 8006264:	6093      	str	r3, [r2, #8]
 8006266:	da08      	bge.n	800627a <__sfputc_r+0x1e>
 8006268:	6994      	ldr	r4, [r2, #24]
 800626a:	42a3      	cmp	r3, r4
 800626c:	db01      	blt.n	8006272 <__sfputc_r+0x16>
 800626e:	290a      	cmp	r1, #10
 8006270:	d103      	bne.n	800627a <__sfputc_r+0x1e>
 8006272:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006276:	f000 bb85 	b.w	8006984 <__swbuf_r>
 800627a:	6813      	ldr	r3, [r2, #0]
 800627c:	1c58      	adds	r0, r3, #1
 800627e:	6010      	str	r0, [r2, #0]
 8006280:	7019      	strb	r1, [r3, #0]
 8006282:	4608      	mov	r0, r1
 8006284:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006288:	4770      	bx	lr

0800628a <__sfputs_r>:
 800628a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628c:	4606      	mov	r6, r0
 800628e:	460f      	mov	r7, r1
 8006290:	4614      	mov	r4, r2
 8006292:	18d5      	adds	r5, r2, r3
 8006294:	42ac      	cmp	r4, r5
 8006296:	d101      	bne.n	800629c <__sfputs_r+0x12>
 8006298:	2000      	movs	r0, #0
 800629a:	e007      	b.n	80062ac <__sfputs_r+0x22>
 800629c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062a0:	463a      	mov	r2, r7
 80062a2:	4630      	mov	r0, r6
 80062a4:	f7ff ffda 	bl	800625c <__sfputc_r>
 80062a8:	1c43      	adds	r3, r0, #1
 80062aa:	d1f3      	bne.n	8006294 <__sfputs_r+0xa>
 80062ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080062b0 <_vfiprintf_r>:
 80062b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b4:	460d      	mov	r5, r1
 80062b6:	b09d      	sub	sp, #116	; 0x74
 80062b8:	4614      	mov	r4, r2
 80062ba:	4698      	mov	r8, r3
 80062bc:	4606      	mov	r6, r0
 80062be:	b118      	cbz	r0, 80062c8 <_vfiprintf_r+0x18>
 80062c0:	6a03      	ldr	r3, [r0, #32]
 80062c2:	b90b      	cbnz	r3, 80062c8 <_vfiprintf_r+0x18>
 80062c4:	f7ff fda6 	bl	8005e14 <__sinit>
 80062c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062ca:	07d9      	lsls	r1, r3, #31
 80062cc:	d405      	bmi.n	80062da <_vfiprintf_r+0x2a>
 80062ce:	89ab      	ldrh	r3, [r5, #12]
 80062d0:	059a      	lsls	r2, r3, #22
 80062d2:	d402      	bmi.n	80062da <_vfiprintf_r+0x2a>
 80062d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062d6:	f7ff fea1 	bl	800601c <__retarget_lock_acquire_recursive>
 80062da:	89ab      	ldrh	r3, [r5, #12]
 80062dc:	071b      	lsls	r3, r3, #28
 80062de:	d501      	bpl.n	80062e4 <_vfiprintf_r+0x34>
 80062e0:	692b      	ldr	r3, [r5, #16]
 80062e2:	b99b      	cbnz	r3, 800630c <_vfiprintf_r+0x5c>
 80062e4:	4629      	mov	r1, r5
 80062e6:	4630      	mov	r0, r6
 80062e8:	f000 fb8a 	bl	8006a00 <__swsetup_r>
 80062ec:	b170      	cbz	r0, 800630c <_vfiprintf_r+0x5c>
 80062ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062f0:	07dc      	lsls	r4, r3, #31
 80062f2:	d504      	bpl.n	80062fe <_vfiprintf_r+0x4e>
 80062f4:	f04f 30ff 	mov.w	r0, #4294967295
 80062f8:	b01d      	add	sp, #116	; 0x74
 80062fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062fe:	89ab      	ldrh	r3, [r5, #12]
 8006300:	0598      	lsls	r0, r3, #22
 8006302:	d4f7      	bmi.n	80062f4 <_vfiprintf_r+0x44>
 8006304:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006306:	f7ff fe8a 	bl	800601e <__retarget_lock_release_recursive>
 800630a:	e7f3      	b.n	80062f4 <_vfiprintf_r+0x44>
 800630c:	2300      	movs	r3, #0
 800630e:	9309      	str	r3, [sp, #36]	; 0x24
 8006310:	2320      	movs	r3, #32
 8006312:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006316:	f8cd 800c 	str.w	r8, [sp, #12]
 800631a:	2330      	movs	r3, #48	; 0x30
 800631c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80064d0 <_vfiprintf_r+0x220>
 8006320:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006324:	f04f 0901 	mov.w	r9, #1
 8006328:	4623      	mov	r3, r4
 800632a:	469a      	mov	sl, r3
 800632c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006330:	b10a      	cbz	r2, 8006336 <_vfiprintf_r+0x86>
 8006332:	2a25      	cmp	r2, #37	; 0x25
 8006334:	d1f9      	bne.n	800632a <_vfiprintf_r+0x7a>
 8006336:	ebba 0b04 	subs.w	fp, sl, r4
 800633a:	d00b      	beq.n	8006354 <_vfiprintf_r+0xa4>
 800633c:	465b      	mov	r3, fp
 800633e:	4622      	mov	r2, r4
 8006340:	4629      	mov	r1, r5
 8006342:	4630      	mov	r0, r6
 8006344:	f7ff ffa1 	bl	800628a <__sfputs_r>
 8006348:	3001      	adds	r0, #1
 800634a:	f000 80a9 	beq.w	80064a0 <_vfiprintf_r+0x1f0>
 800634e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006350:	445a      	add	r2, fp
 8006352:	9209      	str	r2, [sp, #36]	; 0x24
 8006354:	f89a 3000 	ldrb.w	r3, [sl]
 8006358:	2b00      	cmp	r3, #0
 800635a:	f000 80a1 	beq.w	80064a0 <_vfiprintf_r+0x1f0>
 800635e:	2300      	movs	r3, #0
 8006360:	f04f 32ff 	mov.w	r2, #4294967295
 8006364:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006368:	f10a 0a01 	add.w	sl, sl, #1
 800636c:	9304      	str	r3, [sp, #16]
 800636e:	9307      	str	r3, [sp, #28]
 8006370:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006374:	931a      	str	r3, [sp, #104]	; 0x68
 8006376:	4654      	mov	r4, sl
 8006378:	2205      	movs	r2, #5
 800637a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800637e:	4854      	ldr	r0, [pc, #336]	; (80064d0 <_vfiprintf_r+0x220>)
 8006380:	f7f9 ff26 	bl	80001d0 <memchr>
 8006384:	9a04      	ldr	r2, [sp, #16]
 8006386:	b9d8      	cbnz	r0, 80063c0 <_vfiprintf_r+0x110>
 8006388:	06d1      	lsls	r1, r2, #27
 800638a:	bf44      	itt	mi
 800638c:	2320      	movmi	r3, #32
 800638e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006392:	0713      	lsls	r3, r2, #28
 8006394:	bf44      	itt	mi
 8006396:	232b      	movmi	r3, #43	; 0x2b
 8006398:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800639c:	f89a 3000 	ldrb.w	r3, [sl]
 80063a0:	2b2a      	cmp	r3, #42	; 0x2a
 80063a2:	d015      	beq.n	80063d0 <_vfiprintf_r+0x120>
 80063a4:	9a07      	ldr	r2, [sp, #28]
 80063a6:	4654      	mov	r4, sl
 80063a8:	2000      	movs	r0, #0
 80063aa:	f04f 0c0a 	mov.w	ip, #10
 80063ae:	4621      	mov	r1, r4
 80063b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063b4:	3b30      	subs	r3, #48	; 0x30
 80063b6:	2b09      	cmp	r3, #9
 80063b8:	d94d      	bls.n	8006456 <_vfiprintf_r+0x1a6>
 80063ba:	b1b0      	cbz	r0, 80063ea <_vfiprintf_r+0x13a>
 80063bc:	9207      	str	r2, [sp, #28]
 80063be:	e014      	b.n	80063ea <_vfiprintf_r+0x13a>
 80063c0:	eba0 0308 	sub.w	r3, r0, r8
 80063c4:	fa09 f303 	lsl.w	r3, r9, r3
 80063c8:	4313      	orrs	r3, r2
 80063ca:	9304      	str	r3, [sp, #16]
 80063cc:	46a2      	mov	sl, r4
 80063ce:	e7d2      	b.n	8006376 <_vfiprintf_r+0xc6>
 80063d0:	9b03      	ldr	r3, [sp, #12]
 80063d2:	1d19      	adds	r1, r3, #4
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	9103      	str	r1, [sp, #12]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	bfbb      	ittet	lt
 80063dc:	425b      	neglt	r3, r3
 80063de:	f042 0202 	orrlt.w	r2, r2, #2
 80063e2:	9307      	strge	r3, [sp, #28]
 80063e4:	9307      	strlt	r3, [sp, #28]
 80063e6:	bfb8      	it	lt
 80063e8:	9204      	strlt	r2, [sp, #16]
 80063ea:	7823      	ldrb	r3, [r4, #0]
 80063ec:	2b2e      	cmp	r3, #46	; 0x2e
 80063ee:	d10c      	bne.n	800640a <_vfiprintf_r+0x15a>
 80063f0:	7863      	ldrb	r3, [r4, #1]
 80063f2:	2b2a      	cmp	r3, #42	; 0x2a
 80063f4:	d134      	bne.n	8006460 <_vfiprintf_r+0x1b0>
 80063f6:	9b03      	ldr	r3, [sp, #12]
 80063f8:	1d1a      	adds	r2, r3, #4
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	9203      	str	r2, [sp, #12]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	bfb8      	it	lt
 8006402:	f04f 33ff 	movlt.w	r3, #4294967295
 8006406:	3402      	adds	r4, #2
 8006408:	9305      	str	r3, [sp, #20]
 800640a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80064e0 <_vfiprintf_r+0x230>
 800640e:	7821      	ldrb	r1, [r4, #0]
 8006410:	2203      	movs	r2, #3
 8006412:	4650      	mov	r0, sl
 8006414:	f7f9 fedc 	bl	80001d0 <memchr>
 8006418:	b138      	cbz	r0, 800642a <_vfiprintf_r+0x17a>
 800641a:	9b04      	ldr	r3, [sp, #16]
 800641c:	eba0 000a 	sub.w	r0, r0, sl
 8006420:	2240      	movs	r2, #64	; 0x40
 8006422:	4082      	lsls	r2, r0
 8006424:	4313      	orrs	r3, r2
 8006426:	3401      	adds	r4, #1
 8006428:	9304      	str	r3, [sp, #16]
 800642a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800642e:	4829      	ldr	r0, [pc, #164]	; (80064d4 <_vfiprintf_r+0x224>)
 8006430:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006434:	2206      	movs	r2, #6
 8006436:	f7f9 fecb 	bl	80001d0 <memchr>
 800643a:	2800      	cmp	r0, #0
 800643c:	d03f      	beq.n	80064be <_vfiprintf_r+0x20e>
 800643e:	4b26      	ldr	r3, [pc, #152]	; (80064d8 <_vfiprintf_r+0x228>)
 8006440:	bb1b      	cbnz	r3, 800648a <_vfiprintf_r+0x1da>
 8006442:	9b03      	ldr	r3, [sp, #12]
 8006444:	3307      	adds	r3, #7
 8006446:	f023 0307 	bic.w	r3, r3, #7
 800644a:	3308      	adds	r3, #8
 800644c:	9303      	str	r3, [sp, #12]
 800644e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006450:	443b      	add	r3, r7
 8006452:	9309      	str	r3, [sp, #36]	; 0x24
 8006454:	e768      	b.n	8006328 <_vfiprintf_r+0x78>
 8006456:	fb0c 3202 	mla	r2, ip, r2, r3
 800645a:	460c      	mov	r4, r1
 800645c:	2001      	movs	r0, #1
 800645e:	e7a6      	b.n	80063ae <_vfiprintf_r+0xfe>
 8006460:	2300      	movs	r3, #0
 8006462:	3401      	adds	r4, #1
 8006464:	9305      	str	r3, [sp, #20]
 8006466:	4619      	mov	r1, r3
 8006468:	f04f 0c0a 	mov.w	ip, #10
 800646c:	4620      	mov	r0, r4
 800646e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006472:	3a30      	subs	r2, #48	; 0x30
 8006474:	2a09      	cmp	r2, #9
 8006476:	d903      	bls.n	8006480 <_vfiprintf_r+0x1d0>
 8006478:	2b00      	cmp	r3, #0
 800647a:	d0c6      	beq.n	800640a <_vfiprintf_r+0x15a>
 800647c:	9105      	str	r1, [sp, #20]
 800647e:	e7c4      	b.n	800640a <_vfiprintf_r+0x15a>
 8006480:	fb0c 2101 	mla	r1, ip, r1, r2
 8006484:	4604      	mov	r4, r0
 8006486:	2301      	movs	r3, #1
 8006488:	e7f0      	b.n	800646c <_vfiprintf_r+0x1bc>
 800648a:	ab03      	add	r3, sp, #12
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	462a      	mov	r2, r5
 8006490:	4b12      	ldr	r3, [pc, #72]	; (80064dc <_vfiprintf_r+0x22c>)
 8006492:	a904      	add	r1, sp, #16
 8006494:	4630      	mov	r0, r6
 8006496:	f3af 8000 	nop.w
 800649a:	4607      	mov	r7, r0
 800649c:	1c78      	adds	r0, r7, #1
 800649e:	d1d6      	bne.n	800644e <_vfiprintf_r+0x19e>
 80064a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80064a2:	07d9      	lsls	r1, r3, #31
 80064a4:	d405      	bmi.n	80064b2 <_vfiprintf_r+0x202>
 80064a6:	89ab      	ldrh	r3, [r5, #12]
 80064a8:	059a      	lsls	r2, r3, #22
 80064aa:	d402      	bmi.n	80064b2 <_vfiprintf_r+0x202>
 80064ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064ae:	f7ff fdb6 	bl	800601e <__retarget_lock_release_recursive>
 80064b2:	89ab      	ldrh	r3, [r5, #12]
 80064b4:	065b      	lsls	r3, r3, #25
 80064b6:	f53f af1d 	bmi.w	80062f4 <_vfiprintf_r+0x44>
 80064ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064bc:	e71c      	b.n	80062f8 <_vfiprintf_r+0x48>
 80064be:	ab03      	add	r3, sp, #12
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	462a      	mov	r2, r5
 80064c4:	4b05      	ldr	r3, [pc, #20]	; (80064dc <_vfiprintf_r+0x22c>)
 80064c6:	a904      	add	r1, sp, #16
 80064c8:	4630      	mov	r0, r6
 80064ca:	f000 f879 	bl	80065c0 <_printf_i>
 80064ce:	e7e4      	b.n	800649a <_vfiprintf_r+0x1ea>
 80064d0:	08006e93 	.word	0x08006e93
 80064d4:	08006e9d 	.word	0x08006e9d
 80064d8:	00000000 	.word	0x00000000
 80064dc:	0800628b 	.word	0x0800628b
 80064e0:	08006e99 	.word	0x08006e99

080064e4 <_printf_common>:
 80064e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064e8:	4616      	mov	r6, r2
 80064ea:	4699      	mov	r9, r3
 80064ec:	688a      	ldr	r2, [r1, #8]
 80064ee:	690b      	ldr	r3, [r1, #16]
 80064f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064f4:	4293      	cmp	r3, r2
 80064f6:	bfb8      	it	lt
 80064f8:	4613      	movlt	r3, r2
 80064fa:	6033      	str	r3, [r6, #0]
 80064fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006500:	4607      	mov	r7, r0
 8006502:	460c      	mov	r4, r1
 8006504:	b10a      	cbz	r2, 800650a <_printf_common+0x26>
 8006506:	3301      	adds	r3, #1
 8006508:	6033      	str	r3, [r6, #0]
 800650a:	6823      	ldr	r3, [r4, #0]
 800650c:	0699      	lsls	r1, r3, #26
 800650e:	bf42      	ittt	mi
 8006510:	6833      	ldrmi	r3, [r6, #0]
 8006512:	3302      	addmi	r3, #2
 8006514:	6033      	strmi	r3, [r6, #0]
 8006516:	6825      	ldr	r5, [r4, #0]
 8006518:	f015 0506 	ands.w	r5, r5, #6
 800651c:	d106      	bne.n	800652c <_printf_common+0x48>
 800651e:	f104 0a19 	add.w	sl, r4, #25
 8006522:	68e3      	ldr	r3, [r4, #12]
 8006524:	6832      	ldr	r2, [r6, #0]
 8006526:	1a9b      	subs	r3, r3, r2
 8006528:	42ab      	cmp	r3, r5
 800652a:	dc26      	bgt.n	800657a <_printf_common+0x96>
 800652c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006530:	1e13      	subs	r3, r2, #0
 8006532:	6822      	ldr	r2, [r4, #0]
 8006534:	bf18      	it	ne
 8006536:	2301      	movne	r3, #1
 8006538:	0692      	lsls	r2, r2, #26
 800653a:	d42b      	bmi.n	8006594 <_printf_common+0xb0>
 800653c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006540:	4649      	mov	r1, r9
 8006542:	4638      	mov	r0, r7
 8006544:	47c0      	blx	r8
 8006546:	3001      	adds	r0, #1
 8006548:	d01e      	beq.n	8006588 <_printf_common+0xa4>
 800654a:	6823      	ldr	r3, [r4, #0]
 800654c:	6922      	ldr	r2, [r4, #16]
 800654e:	f003 0306 	and.w	r3, r3, #6
 8006552:	2b04      	cmp	r3, #4
 8006554:	bf02      	ittt	eq
 8006556:	68e5      	ldreq	r5, [r4, #12]
 8006558:	6833      	ldreq	r3, [r6, #0]
 800655a:	1aed      	subeq	r5, r5, r3
 800655c:	68a3      	ldr	r3, [r4, #8]
 800655e:	bf0c      	ite	eq
 8006560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006564:	2500      	movne	r5, #0
 8006566:	4293      	cmp	r3, r2
 8006568:	bfc4      	itt	gt
 800656a:	1a9b      	subgt	r3, r3, r2
 800656c:	18ed      	addgt	r5, r5, r3
 800656e:	2600      	movs	r6, #0
 8006570:	341a      	adds	r4, #26
 8006572:	42b5      	cmp	r5, r6
 8006574:	d11a      	bne.n	80065ac <_printf_common+0xc8>
 8006576:	2000      	movs	r0, #0
 8006578:	e008      	b.n	800658c <_printf_common+0xa8>
 800657a:	2301      	movs	r3, #1
 800657c:	4652      	mov	r2, sl
 800657e:	4649      	mov	r1, r9
 8006580:	4638      	mov	r0, r7
 8006582:	47c0      	blx	r8
 8006584:	3001      	adds	r0, #1
 8006586:	d103      	bne.n	8006590 <_printf_common+0xac>
 8006588:	f04f 30ff 	mov.w	r0, #4294967295
 800658c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006590:	3501      	adds	r5, #1
 8006592:	e7c6      	b.n	8006522 <_printf_common+0x3e>
 8006594:	18e1      	adds	r1, r4, r3
 8006596:	1c5a      	adds	r2, r3, #1
 8006598:	2030      	movs	r0, #48	; 0x30
 800659a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800659e:	4422      	add	r2, r4
 80065a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065a8:	3302      	adds	r3, #2
 80065aa:	e7c7      	b.n	800653c <_printf_common+0x58>
 80065ac:	2301      	movs	r3, #1
 80065ae:	4622      	mov	r2, r4
 80065b0:	4649      	mov	r1, r9
 80065b2:	4638      	mov	r0, r7
 80065b4:	47c0      	blx	r8
 80065b6:	3001      	adds	r0, #1
 80065b8:	d0e6      	beq.n	8006588 <_printf_common+0xa4>
 80065ba:	3601      	adds	r6, #1
 80065bc:	e7d9      	b.n	8006572 <_printf_common+0x8e>
	...

080065c0 <_printf_i>:
 80065c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065c4:	7e0f      	ldrb	r7, [r1, #24]
 80065c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065c8:	2f78      	cmp	r7, #120	; 0x78
 80065ca:	4691      	mov	r9, r2
 80065cc:	4680      	mov	r8, r0
 80065ce:	460c      	mov	r4, r1
 80065d0:	469a      	mov	sl, r3
 80065d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065d6:	d807      	bhi.n	80065e8 <_printf_i+0x28>
 80065d8:	2f62      	cmp	r7, #98	; 0x62
 80065da:	d80a      	bhi.n	80065f2 <_printf_i+0x32>
 80065dc:	2f00      	cmp	r7, #0
 80065de:	f000 80d4 	beq.w	800678a <_printf_i+0x1ca>
 80065e2:	2f58      	cmp	r7, #88	; 0x58
 80065e4:	f000 80c0 	beq.w	8006768 <_printf_i+0x1a8>
 80065e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065f0:	e03a      	b.n	8006668 <_printf_i+0xa8>
 80065f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065f6:	2b15      	cmp	r3, #21
 80065f8:	d8f6      	bhi.n	80065e8 <_printf_i+0x28>
 80065fa:	a101      	add	r1, pc, #4	; (adr r1, 8006600 <_printf_i+0x40>)
 80065fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006600:	08006659 	.word	0x08006659
 8006604:	0800666d 	.word	0x0800666d
 8006608:	080065e9 	.word	0x080065e9
 800660c:	080065e9 	.word	0x080065e9
 8006610:	080065e9 	.word	0x080065e9
 8006614:	080065e9 	.word	0x080065e9
 8006618:	0800666d 	.word	0x0800666d
 800661c:	080065e9 	.word	0x080065e9
 8006620:	080065e9 	.word	0x080065e9
 8006624:	080065e9 	.word	0x080065e9
 8006628:	080065e9 	.word	0x080065e9
 800662c:	08006771 	.word	0x08006771
 8006630:	08006699 	.word	0x08006699
 8006634:	0800672b 	.word	0x0800672b
 8006638:	080065e9 	.word	0x080065e9
 800663c:	080065e9 	.word	0x080065e9
 8006640:	08006793 	.word	0x08006793
 8006644:	080065e9 	.word	0x080065e9
 8006648:	08006699 	.word	0x08006699
 800664c:	080065e9 	.word	0x080065e9
 8006650:	080065e9 	.word	0x080065e9
 8006654:	08006733 	.word	0x08006733
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	1d1a      	adds	r2, r3, #4
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	602a      	str	r2, [r5, #0]
 8006660:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006664:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006668:	2301      	movs	r3, #1
 800666a:	e09f      	b.n	80067ac <_printf_i+0x1ec>
 800666c:	6820      	ldr	r0, [r4, #0]
 800666e:	682b      	ldr	r3, [r5, #0]
 8006670:	0607      	lsls	r7, r0, #24
 8006672:	f103 0104 	add.w	r1, r3, #4
 8006676:	6029      	str	r1, [r5, #0]
 8006678:	d501      	bpl.n	800667e <_printf_i+0xbe>
 800667a:	681e      	ldr	r6, [r3, #0]
 800667c:	e003      	b.n	8006686 <_printf_i+0xc6>
 800667e:	0646      	lsls	r6, r0, #25
 8006680:	d5fb      	bpl.n	800667a <_printf_i+0xba>
 8006682:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006686:	2e00      	cmp	r6, #0
 8006688:	da03      	bge.n	8006692 <_printf_i+0xd2>
 800668a:	232d      	movs	r3, #45	; 0x2d
 800668c:	4276      	negs	r6, r6
 800668e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006692:	485a      	ldr	r0, [pc, #360]	; (80067fc <_printf_i+0x23c>)
 8006694:	230a      	movs	r3, #10
 8006696:	e012      	b.n	80066be <_printf_i+0xfe>
 8006698:	682b      	ldr	r3, [r5, #0]
 800669a:	6820      	ldr	r0, [r4, #0]
 800669c:	1d19      	adds	r1, r3, #4
 800669e:	6029      	str	r1, [r5, #0]
 80066a0:	0605      	lsls	r5, r0, #24
 80066a2:	d501      	bpl.n	80066a8 <_printf_i+0xe8>
 80066a4:	681e      	ldr	r6, [r3, #0]
 80066a6:	e002      	b.n	80066ae <_printf_i+0xee>
 80066a8:	0641      	lsls	r1, r0, #25
 80066aa:	d5fb      	bpl.n	80066a4 <_printf_i+0xe4>
 80066ac:	881e      	ldrh	r6, [r3, #0]
 80066ae:	4853      	ldr	r0, [pc, #332]	; (80067fc <_printf_i+0x23c>)
 80066b0:	2f6f      	cmp	r7, #111	; 0x6f
 80066b2:	bf0c      	ite	eq
 80066b4:	2308      	moveq	r3, #8
 80066b6:	230a      	movne	r3, #10
 80066b8:	2100      	movs	r1, #0
 80066ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066be:	6865      	ldr	r5, [r4, #4]
 80066c0:	60a5      	str	r5, [r4, #8]
 80066c2:	2d00      	cmp	r5, #0
 80066c4:	bfa2      	ittt	ge
 80066c6:	6821      	ldrge	r1, [r4, #0]
 80066c8:	f021 0104 	bicge.w	r1, r1, #4
 80066cc:	6021      	strge	r1, [r4, #0]
 80066ce:	b90e      	cbnz	r6, 80066d4 <_printf_i+0x114>
 80066d0:	2d00      	cmp	r5, #0
 80066d2:	d04b      	beq.n	800676c <_printf_i+0x1ac>
 80066d4:	4615      	mov	r5, r2
 80066d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80066da:	fb03 6711 	mls	r7, r3, r1, r6
 80066de:	5dc7      	ldrb	r7, [r0, r7]
 80066e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066e4:	4637      	mov	r7, r6
 80066e6:	42bb      	cmp	r3, r7
 80066e8:	460e      	mov	r6, r1
 80066ea:	d9f4      	bls.n	80066d6 <_printf_i+0x116>
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d10b      	bne.n	8006708 <_printf_i+0x148>
 80066f0:	6823      	ldr	r3, [r4, #0]
 80066f2:	07de      	lsls	r6, r3, #31
 80066f4:	d508      	bpl.n	8006708 <_printf_i+0x148>
 80066f6:	6923      	ldr	r3, [r4, #16]
 80066f8:	6861      	ldr	r1, [r4, #4]
 80066fa:	4299      	cmp	r1, r3
 80066fc:	bfde      	ittt	le
 80066fe:	2330      	movle	r3, #48	; 0x30
 8006700:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006704:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006708:	1b52      	subs	r2, r2, r5
 800670a:	6122      	str	r2, [r4, #16]
 800670c:	f8cd a000 	str.w	sl, [sp]
 8006710:	464b      	mov	r3, r9
 8006712:	aa03      	add	r2, sp, #12
 8006714:	4621      	mov	r1, r4
 8006716:	4640      	mov	r0, r8
 8006718:	f7ff fee4 	bl	80064e4 <_printf_common>
 800671c:	3001      	adds	r0, #1
 800671e:	d14a      	bne.n	80067b6 <_printf_i+0x1f6>
 8006720:	f04f 30ff 	mov.w	r0, #4294967295
 8006724:	b004      	add	sp, #16
 8006726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	f043 0320 	orr.w	r3, r3, #32
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	4833      	ldr	r0, [pc, #204]	; (8006800 <_printf_i+0x240>)
 8006734:	2778      	movs	r7, #120	; 0x78
 8006736:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800673a:	6823      	ldr	r3, [r4, #0]
 800673c:	6829      	ldr	r1, [r5, #0]
 800673e:	061f      	lsls	r7, r3, #24
 8006740:	f851 6b04 	ldr.w	r6, [r1], #4
 8006744:	d402      	bmi.n	800674c <_printf_i+0x18c>
 8006746:	065f      	lsls	r7, r3, #25
 8006748:	bf48      	it	mi
 800674a:	b2b6      	uxthmi	r6, r6
 800674c:	07df      	lsls	r7, r3, #31
 800674e:	bf48      	it	mi
 8006750:	f043 0320 	orrmi.w	r3, r3, #32
 8006754:	6029      	str	r1, [r5, #0]
 8006756:	bf48      	it	mi
 8006758:	6023      	strmi	r3, [r4, #0]
 800675a:	b91e      	cbnz	r6, 8006764 <_printf_i+0x1a4>
 800675c:	6823      	ldr	r3, [r4, #0]
 800675e:	f023 0320 	bic.w	r3, r3, #32
 8006762:	6023      	str	r3, [r4, #0]
 8006764:	2310      	movs	r3, #16
 8006766:	e7a7      	b.n	80066b8 <_printf_i+0xf8>
 8006768:	4824      	ldr	r0, [pc, #144]	; (80067fc <_printf_i+0x23c>)
 800676a:	e7e4      	b.n	8006736 <_printf_i+0x176>
 800676c:	4615      	mov	r5, r2
 800676e:	e7bd      	b.n	80066ec <_printf_i+0x12c>
 8006770:	682b      	ldr	r3, [r5, #0]
 8006772:	6826      	ldr	r6, [r4, #0]
 8006774:	6961      	ldr	r1, [r4, #20]
 8006776:	1d18      	adds	r0, r3, #4
 8006778:	6028      	str	r0, [r5, #0]
 800677a:	0635      	lsls	r5, r6, #24
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	d501      	bpl.n	8006784 <_printf_i+0x1c4>
 8006780:	6019      	str	r1, [r3, #0]
 8006782:	e002      	b.n	800678a <_printf_i+0x1ca>
 8006784:	0670      	lsls	r0, r6, #25
 8006786:	d5fb      	bpl.n	8006780 <_printf_i+0x1c0>
 8006788:	8019      	strh	r1, [r3, #0]
 800678a:	2300      	movs	r3, #0
 800678c:	6123      	str	r3, [r4, #16]
 800678e:	4615      	mov	r5, r2
 8006790:	e7bc      	b.n	800670c <_printf_i+0x14c>
 8006792:	682b      	ldr	r3, [r5, #0]
 8006794:	1d1a      	adds	r2, r3, #4
 8006796:	602a      	str	r2, [r5, #0]
 8006798:	681d      	ldr	r5, [r3, #0]
 800679a:	6862      	ldr	r2, [r4, #4]
 800679c:	2100      	movs	r1, #0
 800679e:	4628      	mov	r0, r5
 80067a0:	f7f9 fd16 	bl	80001d0 <memchr>
 80067a4:	b108      	cbz	r0, 80067aa <_printf_i+0x1ea>
 80067a6:	1b40      	subs	r0, r0, r5
 80067a8:	6060      	str	r0, [r4, #4]
 80067aa:	6863      	ldr	r3, [r4, #4]
 80067ac:	6123      	str	r3, [r4, #16]
 80067ae:	2300      	movs	r3, #0
 80067b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067b4:	e7aa      	b.n	800670c <_printf_i+0x14c>
 80067b6:	6923      	ldr	r3, [r4, #16]
 80067b8:	462a      	mov	r2, r5
 80067ba:	4649      	mov	r1, r9
 80067bc:	4640      	mov	r0, r8
 80067be:	47d0      	blx	sl
 80067c0:	3001      	adds	r0, #1
 80067c2:	d0ad      	beq.n	8006720 <_printf_i+0x160>
 80067c4:	6823      	ldr	r3, [r4, #0]
 80067c6:	079b      	lsls	r3, r3, #30
 80067c8:	d413      	bmi.n	80067f2 <_printf_i+0x232>
 80067ca:	68e0      	ldr	r0, [r4, #12]
 80067cc:	9b03      	ldr	r3, [sp, #12]
 80067ce:	4298      	cmp	r0, r3
 80067d0:	bfb8      	it	lt
 80067d2:	4618      	movlt	r0, r3
 80067d4:	e7a6      	b.n	8006724 <_printf_i+0x164>
 80067d6:	2301      	movs	r3, #1
 80067d8:	4632      	mov	r2, r6
 80067da:	4649      	mov	r1, r9
 80067dc:	4640      	mov	r0, r8
 80067de:	47d0      	blx	sl
 80067e0:	3001      	adds	r0, #1
 80067e2:	d09d      	beq.n	8006720 <_printf_i+0x160>
 80067e4:	3501      	adds	r5, #1
 80067e6:	68e3      	ldr	r3, [r4, #12]
 80067e8:	9903      	ldr	r1, [sp, #12]
 80067ea:	1a5b      	subs	r3, r3, r1
 80067ec:	42ab      	cmp	r3, r5
 80067ee:	dcf2      	bgt.n	80067d6 <_printf_i+0x216>
 80067f0:	e7eb      	b.n	80067ca <_printf_i+0x20a>
 80067f2:	2500      	movs	r5, #0
 80067f4:	f104 0619 	add.w	r6, r4, #25
 80067f8:	e7f5      	b.n	80067e6 <_printf_i+0x226>
 80067fa:	bf00      	nop
 80067fc:	08006ea4 	.word	0x08006ea4
 8006800:	08006eb5 	.word	0x08006eb5

08006804 <__sflush_r>:
 8006804:	898a      	ldrh	r2, [r1, #12]
 8006806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800680a:	4605      	mov	r5, r0
 800680c:	0710      	lsls	r0, r2, #28
 800680e:	460c      	mov	r4, r1
 8006810:	d458      	bmi.n	80068c4 <__sflush_r+0xc0>
 8006812:	684b      	ldr	r3, [r1, #4]
 8006814:	2b00      	cmp	r3, #0
 8006816:	dc05      	bgt.n	8006824 <__sflush_r+0x20>
 8006818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800681a:	2b00      	cmp	r3, #0
 800681c:	dc02      	bgt.n	8006824 <__sflush_r+0x20>
 800681e:	2000      	movs	r0, #0
 8006820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006826:	2e00      	cmp	r6, #0
 8006828:	d0f9      	beq.n	800681e <__sflush_r+0x1a>
 800682a:	2300      	movs	r3, #0
 800682c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006830:	682f      	ldr	r7, [r5, #0]
 8006832:	6a21      	ldr	r1, [r4, #32]
 8006834:	602b      	str	r3, [r5, #0]
 8006836:	d032      	beq.n	800689e <__sflush_r+0x9a>
 8006838:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800683a:	89a3      	ldrh	r3, [r4, #12]
 800683c:	075a      	lsls	r2, r3, #29
 800683e:	d505      	bpl.n	800684c <__sflush_r+0x48>
 8006840:	6863      	ldr	r3, [r4, #4]
 8006842:	1ac0      	subs	r0, r0, r3
 8006844:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006846:	b10b      	cbz	r3, 800684c <__sflush_r+0x48>
 8006848:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800684a:	1ac0      	subs	r0, r0, r3
 800684c:	2300      	movs	r3, #0
 800684e:	4602      	mov	r2, r0
 8006850:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006852:	6a21      	ldr	r1, [r4, #32]
 8006854:	4628      	mov	r0, r5
 8006856:	47b0      	blx	r6
 8006858:	1c43      	adds	r3, r0, #1
 800685a:	89a3      	ldrh	r3, [r4, #12]
 800685c:	d106      	bne.n	800686c <__sflush_r+0x68>
 800685e:	6829      	ldr	r1, [r5, #0]
 8006860:	291d      	cmp	r1, #29
 8006862:	d82b      	bhi.n	80068bc <__sflush_r+0xb8>
 8006864:	4a29      	ldr	r2, [pc, #164]	; (800690c <__sflush_r+0x108>)
 8006866:	410a      	asrs	r2, r1
 8006868:	07d6      	lsls	r6, r2, #31
 800686a:	d427      	bmi.n	80068bc <__sflush_r+0xb8>
 800686c:	2200      	movs	r2, #0
 800686e:	6062      	str	r2, [r4, #4]
 8006870:	04d9      	lsls	r1, r3, #19
 8006872:	6922      	ldr	r2, [r4, #16]
 8006874:	6022      	str	r2, [r4, #0]
 8006876:	d504      	bpl.n	8006882 <__sflush_r+0x7e>
 8006878:	1c42      	adds	r2, r0, #1
 800687a:	d101      	bne.n	8006880 <__sflush_r+0x7c>
 800687c:	682b      	ldr	r3, [r5, #0]
 800687e:	b903      	cbnz	r3, 8006882 <__sflush_r+0x7e>
 8006880:	6560      	str	r0, [r4, #84]	; 0x54
 8006882:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006884:	602f      	str	r7, [r5, #0]
 8006886:	2900      	cmp	r1, #0
 8006888:	d0c9      	beq.n	800681e <__sflush_r+0x1a>
 800688a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800688e:	4299      	cmp	r1, r3
 8006890:	d002      	beq.n	8006898 <__sflush_r+0x94>
 8006892:	4628      	mov	r0, r5
 8006894:	f7ff fbe2 	bl	800605c <_free_r>
 8006898:	2000      	movs	r0, #0
 800689a:	6360      	str	r0, [r4, #52]	; 0x34
 800689c:	e7c0      	b.n	8006820 <__sflush_r+0x1c>
 800689e:	2301      	movs	r3, #1
 80068a0:	4628      	mov	r0, r5
 80068a2:	47b0      	blx	r6
 80068a4:	1c41      	adds	r1, r0, #1
 80068a6:	d1c8      	bne.n	800683a <__sflush_r+0x36>
 80068a8:	682b      	ldr	r3, [r5, #0]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d0c5      	beq.n	800683a <__sflush_r+0x36>
 80068ae:	2b1d      	cmp	r3, #29
 80068b0:	d001      	beq.n	80068b6 <__sflush_r+0xb2>
 80068b2:	2b16      	cmp	r3, #22
 80068b4:	d101      	bne.n	80068ba <__sflush_r+0xb6>
 80068b6:	602f      	str	r7, [r5, #0]
 80068b8:	e7b1      	b.n	800681e <__sflush_r+0x1a>
 80068ba:	89a3      	ldrh	r3, [r4, #12]
 80068bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068c0:	81a3      	strh	r3, [r4, #12]
 80068c2:	e7ad      	b.n	8006820 <__sflush_r+0x1c>
 80068c4:	690f      	ldr	r7, [r1, #16]
 80068c6:	2f00      	cmp	r7, #0
 80068c8:	d0a9      	beq.n	800681e <__sflush_r+0x1a>
 80068ca:	0793      	lsls	r3, r2, #30
 80068cc:	680e      	ldr	r6, [r1, #0]
 80068ce:	bf08      	it	eq
 80068d0:	694b      	ldreq	r3, [r1, #20]
 80068d2:	600f      	str	r7, [r1, #0]
 80068d4:	bf18      	it	ne
 80068d6:	2300      	movne	r3, #0
 80068d8:	eba6 0807 	sub.w	r8, r6, r7
 80068dc:	608b      	str	r3, [r1, #8]
 80068de:	f1b8 0f00 	cmp.w	r8, #0
 80068e2:	dd9c      	ble.n	800681e <__sflush_r+0x1a>
 80068e4:	6a21      	ldr	r1, [r4, #32]
 80068e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068e8:	4643      	mov	r3, r8
 80068ea:	463a      	mov	r2, r7
 80068ec:	4628      	mov	r0, r5
 80068ee:	47b0      	blx	r6
 80068f0:	2800      	cmp	r0, #0
 80068f2:	dc06      	bgt.n	8006902 <__sflush_r+0xfe>
 80068f4:	89a3      	ldrh	r3, [r4, #12]
 80068f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068fa:	81a3      	strh	r3, [r4, #12]
 80068fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006900:	e78e      	b.n	8006820 <__sflush_r+0x1c>
 8006902:	4407      	add	r7, r0
 8006904:	eba8 0800 	sub.w	r8, r8, r0
 8006908:	e7e9      	b.n	80068de <__sflush_r+0xda>
 800690a:	bf00      	nop
 800690c:	dfbffffe 	.word	0xdfbffffe

08006910 <_fflush_r>:
 8006910:	b538      	push	{r3, r4, r5, lr}
 8006912:	690b      	ldr	r3, [r1, #16]
 8006914:	4605      	mov	r5, r0
 8006916:	460c      	mov	r4, r1
 8006918:	b913      	cbnz	r3, 8006920 <_fflush_r+0x10>
 800691a:	2500      	movs	r5, #0
 800691c:	4628      	mov	r0, r5
 800691e:	bd38      	pop	{r3, r4, r5, pc}
 8006920:	b118      	cbz	r0, 800692a <_fflush_r+0x1a>
 8006922:	6a03      	ldr	r3, [r0, #32]
 8006924:	b90b      	cbnz	r3, 800692a <_fflush_r+0x1a>
 8006926:	f7ff fa75 	bl	8005e14 <__sinit>
 800692a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d0f3      	beq.n	800691a <_fflush_r+0xa>
 8006932:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006934:	07d0      	lsls	r0, r2, #31
 8006936:	d404      	bmi.n	8006942 <_fflush_r+0x32>
 8006938:	0599      	lsls	r1, r3, #22
 800693a:	d402      	bmi.n	8006942 <_fflush_r+0x32>
 800693c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800693e:	f7ff fb6d 	bl	800601c <__retarget_lock_acquire_recursive>
 8006942:	4628      	mov	r0, r5
 8006944:	4621      	mov	r1, r4
 8006946:	f7ff ff5d 	bl	8006804 <__sflush_r>
 800694a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800694c:	07da      	lsls	r2, r3, #31
 800694e:	4605      	mov	r5, r0
 8006950:	d4e4      	bmi.n	800691c <_fflush_r+0xc>
 8006952:	89a3      	ldrh	r3, [r4, #12]
 8006954:	059b      	lsls	r3, r3, #22
 8006956:	d4e1      	bmi.n	800691c <_fflush_r+0xc>
 8006958:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800695a:	f7ff fb60 	bl	800601e <__retarget_lock_release_recursive>
 800695e:	e7dd      	b.n	800691c <_fflush_r+0xc>

08006960 <fiprintf>:
 8006960:	b40e      	push	{r1, r2, r3}
 8006962:	b503      	push	{r0, r1, lr}
 8006964:	4601      	mov	r1, r0
 8006966:	ab03      	add	r3, sp, #12
 8006968:	4805      	ldr	r0, [pc, #20]	; (8006980 <fiprintf+0x20>)
 800696a:	f853 2b04 	ldr.w	r2, [r3], #4
 800696e:	6800      	ldr	r0, [r0, #0]
 8006970:	9301      	str	r3, [sp, #4]
 8006972:	f7ff fc9d 	bl	80062b0 <_vfiprintf_r>
 8006976:	b002      	add	sp, #8
 8006978:	f85d eb04 	ldr.w	lr, [sp], #4
 800697c:	b003      	add	sp, #12
 800697e:	4770      	bx	lr
 8006980:	200000b4 	.word	0x200000b4

08006984 <__swbuf_r>:
 8006984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006986:	460e      	mov	r6, r1
 8006988:	4614      	mov	r4, r2
 800698a:	4605      	mov	r5, r0
 800698c:	b118      	cbz	r0, 8006996 <__swbuf_r+0x12>
 800698e:	6a03      	ldr	r3, [r0, #32]
 8006990:	b90b      	cbnz	r3, 8006996 <__swbuf_r+0x12>
 8006992:	f7ff fa3f 	bl	8005e14 <__sinit>
 8006996:	69a3      	ldr	r3, [r4, #24]
 8006998:	60a3      	str	r3, [r4, #8]
 800699a:	89a3      	ldrh	r3, [r4, #12]
 800699c:	071a      	lsls	r2, r3, #28
 800699e:	d525      	bpl.n	80069ec <__swbuf_r+0x68>
 80069a0:	6923      	ldr	r3, [r4, #16]
 80069a2:	b31b      	cbz	r3, 80069ec <__swbuf_r+0x68>
 80069a4:	6823      	ldr	r3, [r4, #0]
 80069a6:	6922      	ldr	r2, [r4, #16]
 80069a8:	1a98      	subs	r0, r3, r2
 80069aa:	6963      	ldr	r3, [r4, #20]
 80069ac:	b2f6      	uxtb	r6, r6
 80069ae:	4283      	cmp	r3, r0
 80069b0:	4637      	mov	r7, r6
 80069b2:	dc04      	bgt.n	80069be <__swbuf_r+0x3a>
 80069b4:	4621      	mov	r1, r4
 80069b6:	4628      	mov	r0, r5
 80069b8:	f7ff ffaa 	bl	8006910 <_fflush_r>
 80069bc:	b9e0      	cbnz	r0, 80069f8 <__swbuf_r+0x74>
 80069be:	68a3      	ldr	r3, [r4, #8]
 80069c0:	3b01      	subs	r3, #1
 80069c2:	60a3      	str	r3, [r4, #8]
 80069c4:	6823      	ldr	r3, [r4, #0]
 80069c6:	1c5a      	adds	r2, r3, #1
 80069c8:	6022      	str	r2, [r4, #0]
 80069ca:	701e      	strb	r6, [r3, #0]
 80069cc:	6962      	ldr	r2, [r4, #20]
 80069ce:	1c43      	adds	r3, r0, #1
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d004      	beq.n	80069de <__swbuf_r+0x5a>
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	07db      	lsls	r3, r3, #31
 80069d8:	d506      	bpl.n	80069e8 <__swbuf_r+0x64>
 80069da:	2e0a      	cmp	r6, #10
 80069dc:	d104      	bne.n	80069e8 <__swbuf_r+0x64>
 80069de:	4621      	mov	r1, r4
 80069e0:	4628      	mov	r0, r5
 80069e2:	f7ff ff95 	bl	8006910 <_fflush_r>
 80069e6:	b938      	cbnz	r0, 80069f8 <__swbuf_r+0x74>
 80069e8:	4638      	mov	r0, r7
 80069ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069ec:	4621      	mov	r1, r4
 80069ee:	4628      	mov	r0, r5
 80069f0:	f000 f806 	bl	8006a00 <__swsetup_r>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	d0d5      	beq.n	80069a4 <__swbuf_r+0x20>
 80069f8:	f04f 37ff 	mov.w	r7, #4294967295
 80069fc:	e7f4      	b.n	80069e8 <__swbuf_r+0x64>
	...

08006a00 <__swsetup_r>:
 8006a00:	b538      	push	{r3, r4, r5, lr}
 8006a02:	4b2a      	ldr	r3, [pc, #168]	; (8006aac <__swsetup_r+0xac>)
 8006a04:	4605      	mov	r5, r0
 8006a06:	6818      	ldr	r0, [r3, #0]
 8006a08:	460c      	mov	r4, r1
 8006a0a:	b118      	cbz	r0, 8006a14 <__swsetup_r+0x14>
 8006a0c:	6a03      	ldr	r3, [r0, #32]
 8006a0e:	b90b      	cbnz	r3, 8006a14 <__swsetup_r+0x14>
 8006a10:	f7ff fa00 	bl	8005e14 <__sinit>
 8006a14:	89a3      	ldrh	r3, [r4, #12]
 8006a16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006a1a:	0718      	lsls	r0, r3, #28
 8006a1c:	d422      	bmi.n	8006a64 <__swsetup_r+0x64>
 8006a1e:	06d9      	lsls	r1, r3, #27
 8006a20:	d407      	bmi.n	8006a32 <__swsetup_r+0x32>
 8006a22:	2309      	movs	r3, #9
 8006a24:	602b      	str	r3, [r5, #0]
 8006a26:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006a2a:	81a3      	strh	r3, [r4, #12]
 8006a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a30:	e034      	b.n	8006a9c <__swsetup_r+0x9c>
 8006a32:	0758      	lsls	r0, r3, #29
 8006a34:	d512      	bpl.n	8006a5c <__swsetup_r+0x5c>
 8006a36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a38:	b141      	cbz	r1, 8006a4c <__swsetup_r+0x4c>
 8006a3a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a3e:	4299      	cmp	r1, r3
 8006a40:	d002      	beq.n	8006a48 <__swsetup_r+0x48>
 8006a42:	4628      	mov	r0, r5
 8006a44:	f7ff fb0a 	bl	800605c <_free_r>
 8006a48:	2300      	movs	r3, #0
 8006a4a:	6363      	str	r3, [r4, #52]	; 0x34
 8006a4c:	89a3      	ldrh	r3, [r4, #12]
 8006a4e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006a52:	81a3      	strh	r3, [r4, #12]
 8006a54:	2300      	movs	r3, #0
 8006a56:	6063      	str	r3, [r4, #4]
 8006a58:	6923      	ldr	r3, [r4, #16]
 8006a5a:	6023      	str	r3, [r4, #0]
 8006a5c:	89a3      	ldrh	r3, [r4, #12]
 8006a5e:	f043 0308 	orr.w	r3, r3, #8
 8006a62:	81a3      	strh	r3, [r4, #12]
 8006a64:	6923      	ldr	r3, [r4, #16]
 8006a66:	b94b      	cbnz	r3, 8006a7c <__swsetup_r+0x7c>
 8006a68:	89a3      	ldrh	r3, [r4, #12]
 8006a6a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a72:	d003      	beq.n	8006a7c <__swsetup_r+0x7c>
 8006a74:	4621      	mov	r1, r4
 8006a76:	4628      	mov	r0, r5
 8006a78:	f000 f857 	bl	8006b2a <__smakebuf_r>
 8006a7c:	89a0      	ldrh	r0, [r4, #12]
 8006a7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006a82:	f010 0301 	ands.w	r3, r0, #1
 8006a86:	d00a      	beq.n	8006a9e <__swsetup_r+0x9e>
 8006a88:	2300      	movs	r3, #0
 8006a8a:	60a3      	str	r3, [r4, #8]
 8006a8c:	6963      	ldr	r3, [r4, #20]
 8006a8e:	425b      	negs	r3, r3
 8006a90:	61a3      	str	r3, [r4, #24]
 8006a92:	6923      	ldr	r3, [r4, #16]
 8006a94:	b943      	cbnz	r3, 8006aa8 <__swsetup_r+0xa8>
 8006a96:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a9a:	d1c4      	bne.n	8006a26 <__swsetup_r+0x26>
 8006a9c:	bd38      	pop	{r3, r4, r5, pc}
 8006a9e:	0781      	lsls	r1, r0, #30
 8006aa0:	bf58      	it	pl
 8006aa2:	6963      	ldrpl	r3, [r4, #20]
 8006aa4:	60a3      	str	r3, [r4, #8]
 8006aa6:	e7f4      	b.n	8006a92 <__swsetup_r+0x92>
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	e7f7      	b.n	8006a9c <__swsetup_r+0x9c>
 8006aac:	200000b4 	.word	0x200000b4

08006ab0 <_sbrk_r>:
 8006ab0:	b538      	push	{r3, r4, r5, lr}
 8006ab2:	4d06      	ldr	r5, [pc, #24]	; (8006acc <_sbrk_r+0x1c>)
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	4608      	mov	r0, r1
 8006aba:	602b      	str	r3, [r5, #0]
 8006abc:	f7fa fa1a 	bl	8000ef4 <_sbrk>
 8006ac0:	1c43      	adds	r3, r0, #1
 8006ac2:	d102      	bne.n	8006aca <_sbrk_r+0x1a>
 8006ac4:	682b      	ldr	r3, [r5, #0]
 8006ac6:	b103      	cbz	r3, 8006aca <_sbrk_r+0x1a>
 8006ac8:	6023      	str	r3, [r4, #0]
 8006aca:	bd38      	pop	{r3, r4, r5, pc}
 8006acc:	200005c0 	.word	0x200005c0

08006ad0 <abort>:
 8006ad0:	b508      	push	{r3, lr}
 8006ad2:	2006      	movs	r0, #6
 8006ad4:	f000 f88e 	bl	8006bf4 <raise>
 8006ad8:	2001      	movs	r0, #1
 8006ada:	f7fa f993 	bl	8000e04 <_exit>

08006ade <__swhatbuf_r>:
 8006ade:	b570      	push	{r4, r5, r6, lr}
 8006ae0:	460c      	mov	r4, r1
 8006ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ae6:	2900      	cmp	r1, #0
 8006ae8:	b096      	sub	sp, #88	; 0x58
 8006aea:	4615      	mov	r5, r2
 8006aec:	461e      	mov	r6, r3
 8006aee:	da0d      	bge.n	8006b0c <__swhatbuf_r+0x2e>
 8006af0:	89a3      	ldrh	r3, [r4, #12]
 8006af2:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006af6:	f04f 0100 	mov.w	r1, #0
 8006afa:	bf0c      	ite	eq
 8006afc:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006b00:	2340      	movne	r3, #64	; 0x40
 8006b02:	2000      	movs	r0, #0
 8006b04:	6031      	str	r1, [r6, #0]
 8006b06:	602b      	str	r3, [r5, #0]
 8006b08:	b016      	add	sp, #88	; 0x58
 8006b0a:	bd70      	pop	{r4, r5, r6, pc}
 8006b0c:	466a      	mov	r2, sp
 8006b0e:	f000 f879 	bl	8006c04 <_fstat_r>
 8006b12:	2800      	cmp	r0, #0
 8006b14:	dbec      	blt.n	8006af0 <__swhatbuf_r+0x12>
 8006b16:	9901      	ldr	r1, [sp, #4]
 8006b18:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006b1c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006b20:	4259      	negs	r1, r3
 8006b22:	4159      	adcs	r1, r3
 8006b24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b28:	e7eb      	b.n	8006b02 <__swhatbuf_r+0x24>

08006b2a <__smakebuf_r>:
 8006b2a:	898b      	ldrh	r3, [r1, #12]
 8006b2c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b2e:	079d      	lsls	r5, r3, #30
 8006b30:	4606      	mov	r6, r0
 8006b32:	460c      	mov	r4, r1
 8006b34:	d507      	bpl.n	8006b46 <__smakebuf_r+0x1c>
 8006b36:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006b3a:	6023      	str	r3, [r4, #0]
 8006b3c:	6123      	str	r3, [r4, #16]
 8006b3e:	2301      	movs	r3, #1
 8006b40:	6163      	str	r3, [r4, #20]
 8006b42:	b002      	add	sp, #8
 8006b44:	bd70      	pop	{r4, r5, r6, pc}
 8006b46:	ab01      	add	r3, sp, #4
 8006b48:	466a      	mov	r2, sp
 8006b4a:	f7ff ffc8 	bl	8006ade <__swhatbuf_r>
 8006b4e:	9900      	ldr	r1, [sp, #0]
 8006b50:	4605      	mov	r5, r0
 8006b52:	4630      	mov	r0, r6
 8006b54:	f7ff faf6 	bl	8006144 <_malloc_r>
 8006b58:	b948      	cbnz	r0, 8006b6e <__smakebuf_r+0x44>
 8006b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b5e:	059a      	lsls	r2, r3, #22
 8006b60:	d4ef      	bmi.n	8006b42 <__smakebuf_r+0x18>
 8006b62:	f023 0303 	bic.w	r3, r3, #3
 8006b66:	f043 0302 	orr.w	r3, r3, #2
 8006b6a:	81a3      	strh	r3, [r4, #12]
 8006b6c:	e7e3      	b.n	8006b36 <__smakebuf_r+0xc>
 8006b6e:	89a3      	ldrh	r3, [r4, #12]
 8006b70:	6020      	str	r0, [r4, #0]
 8006b72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b76:	81a3      	strh	r3, [r4, #12]
 8006b78:	9b00      	ldr	r3, [sp, #0]
 8006b7a:	6163      	str	r3, [r4, #20]
 8006b7c:	9b01      	ldr	r3, [sp, #4]
 8006b7e:	6120      	str	r0, [r4, #16]
 8006b80:	b15b      	cbz	r3, 8006b9a <__smakebuf_r+0x70>
 8006b82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b86:	4630      	mov	r0, r6
 8006b88:	f000 f84e 	bl	8006c28 <_isatty_r>
 8006b8c:	b128      	cbz	r0, 8006b9a <__smakebuf_r+0x70>
 8006b8e:	89a3      	ldrh	r3, [r4, #12]
 8006b90:	f023 0303 	bic.w	r3, r3, #3
 8006b94:	f043 0301 	orr.w	r3, r3, #1
 8006b98:	81a3      	strh	r3, [r4, #12]
 8006b9a:	89a3      	ldrh	r3, [r4, #12]
 8006b9c:	431d      	orrs	r5, r3
 8006b9e:	81a5      	strh	r5, [r4, #12]
 8006ba0:	e7cf      	b.n	8006b42 <__smakebuf_r+0x18>

08006ba2 <_raise_r>:
 8006ba2:	291f      	cmp	r1, #31
 8006ba4:	b538      	push	{r3, r4, r5, lr}
 8006ba6:	4604      	mov	r4, r0
 8006ba8:	460d      	mov	r5, r1
 8006baa:	d904      	bls.n	8006bb6 <_raise_r+0x14>
 8006bac:	2316      	movs	r3, #22
 8006bae:	6003      	str	r3, [r0, #0]
 8006bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb4:	bd38      	pop	{r3, r4, r5, pc}
 8006bb6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006bb8:	b112      	cbz	r2, 8006bc0 <_raise_r+0x1e>
 8006bba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006bbe:	b94b      	cbnz	r3, 8006bd4 <_raise_r+0x32>
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	f000 f853 	bl	8006c6c <_getpid_r>
 8006bc6:	462a      	mov	r2, r5
 8006bc8:	4601      	mov	r1, r0
 8006bca:	4620      	mov	r0, r4
 8006bcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bd0:	f000 b83a 	b.w	8006c48 <_kill_r>
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d00a      	beq.n	8006bee <_raise_r+0x4c>
 8006bd8:	1c59      	adds	r1, r3, #1
 8006bda:	d103      	bne.n	8006be4 <_raise_r+0x42>
 8006bdc:	2316      	movs	r3, #22
 8006bde:	6003      	str	r3, [r0, #0]
 8006be0:	2001      	movs	r0, #1
 8006be2:	e7e7      	b.n	8006bb4 <_raise_r+0x12>
 8006be4:	2400      	movs	r4, #0
 8006be6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006bea:	4628      	mov	r0, r5
 8006bec:	4798      	blx	r3
 8006bee:	2000      	movs	r0, #0
 8006bf0:	e7e0      	b.n	8006bb4 <_raise_r+0x12>
	...

08006bf4 <raise>:
 8006bf4:	4b02      	ldr	r3, [pc, #8]	; (8006c00 <raise+0xc>)
 8006bf6:	4601      	mov	r1, r0
 8006bf8:	6818      	ldr	r0, [r3, #0]
 8006bfa:	f7ff bfd2 	b.w	8006ba2 <_raise_r>
 8006bfe:	bf00      	nop
 8006c00:	200000b4 	.word	0x200000b4

08006c04 <_fstat_r>:
 8006c04:	b538      	push	{r3, r4, r5, lr}
 8006c06:	4d07      	ldr	r5, [pc, #28]	; (8006c24 <_fstat_r+0x20>)
 8006c08:	2300      	movs	r3, #0
 8006c0a:	4604      	mov	r4, r0
 8006c0c:	4608      	mov	r0, r1
 8006c0e:	4611      	mov	r1, r2
 8006c10:	602b      	str	r3, [r5, #0]
 8006c12:	f7fa f946 	bl	8000ea2 <_fstat>
 8006c16:	1c43      	adds	r3, r0, #1
 8006c18:	d102      	bne.n	8006c20 <_fstat_r+0x1c>
 8006c1a:	682b      	ldr	r3, [r5, #0]
 8006c1c:	b103      	cbz	r3, 8006c20 <_fstat_r+0x1c>
 8006c1e:	6023      	str	r3, [r4, #0]
 8006c20:	bd38      	pop	{r3, r4, r5, pc}
 8006c22:	bf00      	nop
 8006c24:	200005c0 	.word	0x200005c0

08006c28 <_isatty_r>:
 8006c28:	b538      	push	{r3, r4, r5, lr}
 8006c2a:	4d06      	ldr	r5, [pc, #24]	; (8006c44 <_isatty_r+0x1c>)
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	4604      	mov	r4, r0
 8006c30:	4608      	mov	r0, r1
 8006c32:	602b      	str	r3, [r5, #0]
 8006c34:	f7fa f945 	bl	8000ec2 <_isatty>
 8006c38:	1c43      	adds	r3, r0, #1
 8006c3a:	d102      	bne.n	8006c42 <_isatty_r+0x1a>
 8006c3c:	682b      	ldr	r3, [r5, #0]
 8006c3e:	b103      	cbz	r3, 8006c42 <_isatty_r+0x1a>
 8006c40:	6023      	str	r3, [r4, #0]
 8006c42:	bd38      	pop	{r3, r4, r5, pc}
 8006c44:	200005c0 	.word	0x200005c0

08006c48 <_kill_r>:
 8006c48:	b538      	push	{r3, r4, r5, lr}
 8006c4a:	4d07      	ldr	r5, [pc, #28]	; (8006c68 <_kill_r+0x20>)
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	4604      	mov	r4, r0
 8006c50:	4608      	mov	r0, r1
 8006c52:	4611      	mov	r1, r2
 8006c54:	602b      	str	r3, [r5, #0]
 8006c56:	f7fa f8c5 	bl	8000de4 <_kill>
 8006c5a:	1c43      	adds	r3, r0, #1
 8006c5c:	d102      	bne.n	8006c64 <_kill_r+0x1c>
 8006c5e:	682b      	ldr	r3, [r5, #0]
 8006c60:	b103      	cbz	r3, 8006c64 <_kill_r+0x1c>
 8006c62:	6023      	str	r3, [r4, #0]
 8006c64:	bd38      	pop	{r3, r4, r5, pc}
 8006c66:	bf00      	nop
 8006c68:	200005c0 	.word	0x200005c0

08006c6c <_getpid_r>:
 8006c6c:	f7fa b8b2 	b.w	8000dd4 <_getpid>

08006c70 <_init>:
 8006c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c72:	bf00      	nop
 8006c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c76:	bc08      	pop	{r3}
 8006c78:	469e      	mov	lr, r3
 8006c7a:	4770      	bx	lr

08006c7c <_fini>:
 8006c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7e:	bf00      	nop
 8006c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c82:	bc08      	pop	{r3}
 8006c84:	469e      	mov	lr, r3
 8006c86:	4770      	bx	lr
