-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity relu_max is
port (
    ap_ready : OUT STD_LOGIC;
    a_V : IN STD_LOGIC_VECTOR (8 downto 0);
    b_V : IN STD_LOGIC_VECTOR (8 downto 0);
    c_V : IN STD_LOGIC_VECTOR (8 downto 0);
    d_V : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of relu_max is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_fu_46_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln281_fu_54_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_66_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln281_1_fu_74_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1494_fu_40_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t1_V_fu_58_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal t1_V_1_fu_78_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_100_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln281_2_fu_108_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_120_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln281_3_fu_128_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1494_1_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t2_V_fu_112_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal t2_V_1_fu_132_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal t1_V_2_fu_86_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal t2_V_2_fu_140_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1494_2_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        t1_V_2_fu_86_p3 when (icmp_ln1494_2_fu_148_p2(0) = '1') else 
        t2_V_2_fu_140_p3;
    icmp_ln1494_1_fu_94_p2 <= "1" when (signed(c_V) > signed(d_V)) else "0";
    icmp_ln1494_2_fu_148_p2 <= "1" when (unsigned(t1_V_2_fu_86_p3) > unsigned(t2_V_2_fu_140_p3)) else "0";
    icmp_ln1494_fu_40_p2 <= "1" when (signed(a_V) > signed(b_V)) else "0";
    t1_V_1_fu_78_p3 <= 
        ap_const_lv8_0 when (tmp_1_fu_66_p3(0) = '1') else 
        trunc_ln281_1_fu_74_p1;
    t1_V_2_fu_86_p3 <= 
        t1_V_fu_58_p3 when (icmp_ln1494_fu_40_p2(0) = '1') else 
        t1_V_1_fu_78_p3;
    t1_V_fu_58_p3 <= 
        ap_const_lv8_0 when (tmp_fu_46_p3(0) = '1') else 
        trunc_ln281_fu_54_p1;
    t2_V_1_fu_132_p3 <= 
        ap_const_lv8_0 when (tmp_3_fu_120_p3(0) = '1') else 
        trunc_ln281_3_fu_128_p1;
    t2_V_2_fu_140_p3 <= 
        t2_V_fu_112_p3 when (icmp_ln1494_1_fu_94_p2(0) = '1') else 
        t2_V_1_fu_132_p3;
    t2_V_fu_112_p3 <= 
        ap_const_lv8_0 when (tmp_2_fu_100_p3(0) = '1') else 
        trunc_ln281_2_fu_108_p1;
    tmp_1_fu_66_p3 <= b_V(8 downto 8);
    tmp_2_fu_100_p3 <= c_V(8 downto 8);
    tmp_3_fu_120_p3 <= d_V(8 downto 8);
    tmp_fu_46_p3 <= a_V(8 downto 8);
    trunc_ln281_1_fu_74_p1 <= b_V(8 - 1 downto 0);
    trunc_ln281_2_fu_108_p1 <= c_V(8 - 1 downto 0);
    trunc_ln281_3_fu_128_p1 <= d_V(8 - 1 downto 0);
    trunc_ln281_fu_54_p1 <= a_V(8 - 1 downto 0);
end behav;
