// Seed: 1755611201
module module_0 (
    input wand id_0,
    input wor id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    output uwire id_8
);
  assign module_1.id_1 = 0;
  wire id_10;
  wire id_11;
  module_2 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output uwire id_2
);
  assign id_2 = 1;
  xor primCall (id_2, id_1, id_0);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  wire id_15;
endmodule
