<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Collaborative Research: Designing Next Generation Communication and I/O Subsystems with Multicore Architectures</AwardTitle>
<AwardEffectiveDate>07/01/2007</AwardEffectiveDate>
<AwardExpirationDate>06/30/2010</AwardExpirationDate>
<AwardTotalIntnAmount>375000.00</AwardTotalIntnAmount>
<AwardAmount>375000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Ahmed Louri</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Multicore architectures are gaining popularity for designing next generation high-end computing (HEC) systems.  Typical HEC systems with multicore processors are leading to three-levels of communication and&lt;br/&gt;data sharing: within the chip-level multiprocessor (intra-CMP), across chip-level multiprocessors (inter-CMP) and across different physical systems (inter-node).  This leads to a fundamental challenge of how the communication and I/O subsystems of next generation HEC systems can be designed by taking advantage of these emerging multi-core architectural features.  In this context, this research proposes&lt;br/&gt;investigation of issues in designing the following components for next generation HEC systems: (i) Multicore-aware Message Passing Interface (MPI), (ii) Enhanced MPI with dedicated communication threads, (iii) Multicore-aware I/O subsystem and (iv) Reliability and Fault tolerance.  A comprehensive research plan using multiple design strategies, analytical modeling and experimental evaluation is&lt;br/&gt;proposed.  Results derived from this research are planned to be incorporated into MVAPICH/MVAPICH2, open-source MPI packages over high performance networks.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>05/01/2007</MinAmdLetterDate>
<MaxAmdLetterDate>05/01/2007</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0702675</AwardID>
<Investigator>
<FirstName>Dhabaleswar</FirstName>
<LastName>Panda</LastName>
<EmailAddress>panda@cse.ohio-state.edu</EmailAddress>
<StartDate>05/01/2007</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Ohio State University Research Foundation -DO NOT USE</Name>
<CityName>Columbus</CityName>
<ZipCode>432101016</ZipCode>
<PhoneNumber>6146888734</PhoneNumber>
<StreetAddress>1960 KENNY RD</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Ohio</StateName>
<StateCode>OH</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
