# Copyright (C) 2021 SCARV project <info@scarv.org>
#
# Use of this source code is restricted per the MIT license, a copy of which 
# can be found at https://opensource.org/licenses/MIT (or should be included 
# as LICENSE.txt within the associated archive or repository).

ifeq "${IMP}" "nist"
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "ascon"
FPGA_DEF_CONF  = -DASCON_RV32_TYPE2
FPGA_DEF_CONF += -DENABLE_ZBKB_ZBKX 
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "isap"
FPGA_DEF_CONF  = -DISAP_RV32_TYPE2
FPGA_DEF_CONF += -DENABLE_ZBKB_ZBKX 
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "elephant"
FPGA_DEF_CONF  = -DELEPHANT_RV32_TYPE1
#FPGA_DEF_CONF += -DELEPHANT_RV32_UNROLL
#FPGA_DEF_CONF += -DELEPHANT_STATE_4X40B
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "gift"
FPGA_DEF_CONF  = -DGIFT_RV32_TYPE2 -DGIFT_FIXSLICING
#FPGA_DEF_CONF += -DENABLE_ZBKB_ZBKX 
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "grain"
FPGA_DEF_CONF  = -DGRAIN_RV32_TYPE1      -DDRIVER_BYPASS_TEST
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "photon"
FPGA_DEF_CONF  = -DPHOTON_RV32_TYPE1
FPGA_DEF_CONF += -DPHOTON_RV32_UNROLL 
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "romulus"
FPGA_DEF_CONF  = -DROMULUS_RV32_TYPE1   -DROMULUS_FIXSLICING
FPGA_DEF_CONF += -DROMULUS_RV32_UNROLL  -DDRIVER_BYPASS_TEST
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "sparkle"
FPGA_DEF_CONF  = -DSPARKLE_RV32_TYPE1
#FPGA_DEF_CONF += -DSPARKLE_RV32_ELL -DSPARKLE_RV32_RCON
FPGA_DEF_CONF += -DSPARKLE_RV32_UNROLL 
FPGA_DEF_CONF += -DSPARKLE_REV_EXTERN -DSPARKLE_FWD_EXTERN 
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "jambu"
FPGA_DEF_CONF  = -DJAMBU_RV32_TYPE3
FPGA_DEF_CONF += -DJAMBU_RV32_UNROLL 
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 

else ifeq "${ALG}" "xoodyak"
FPGA_DEF_CONF  = -DXOODYAK_RV32_TYPE1
FPGA_DEF_CONF += -DENABLE_ZBKB_ZBKX 
FPGA_DEF_CONF += -DDRIVER_TRIALS_WARM=10 -DDRIVER_TRIALS_REAL=50 -DDRIVER_MEASURE=1 
endif
