// Seed: 3636735703
module module_0;
  tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    output wire id_6,
    output tri0 id_7,
    input tri id_8,
    output wire id_9,
    input supply1 id_10,
    input uwire id_11,
    input wand id_12,
    output tri0 id_13,
    output supply1 id_14,
    input uwire id_15,
    output tri id_16,
    input wor id_17,
    output supply0 id_18,
    output wire id_19,
    output wire id_20,
    input tri1 id_21,
    output supply0 id_22,
    output supply1 id_23,
    output supply0 id_24,
    input supply1 id_25,
    input tri id_26,
    output wand id_27,
    output uwire id_28,
    output supply0 id_29,
    input tri0 id_30,
    output tri0 id_31,
    output wire id_32,
    output tri1 id_33,
    output uwire id_34,
    output uwire id_35
);
  wire id_37;
  module_0();
endmodule
