# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do alu.dou
# Cannot open macro file: alu.dou
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:06 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:19:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:06 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:19:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:06 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:19:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:06 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:19:07 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:19:07 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'bitwise_and_64' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/ba File: ./bitwise_and_64.sv
# Loading work.bitwise_or_64
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'bitwise_or_64' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/bo File: ./bitwise_or_64.sv
# Loading work.bitwise_xor_64
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'bitwise_xor_64' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/bx File: ./bitwise_xor_64.sv
# ** Error: (vsim-3037) ./alu.sv(44): Missing instance name in instantiation of 'mux8_1_64x'.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut File: ./alu.sv
# Loading work.nor_64
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./alu.do PAUSED at line 15
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:22:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:22:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:22:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:22:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:22:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:22:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:22:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64.sv 
# ** Error: (vlog-7) Failed to open design unit file "./mux8_1_64.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:22:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alu.do line 14
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux8_1_64.sv""
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:23:28 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:29 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:23:29 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:29 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:23:29 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:19:07 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'bitwise_and_64' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/ba File: ./bitwise_and_64.sv
# Loading work.bitwise_or_64
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'bitwise_or_64' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/bo File: ./bitwise_or_64.sv
# Loading work.bitwise_xor_64
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'bitwise_xor_64' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/bx File: ./bitwise_xor_64.sv
# ** Error: (vsim-3037) ./alu.sv(44): Missing instance name in instantiation of 'mux8_1_64x'.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut File: ./alu.sv
# Loading work.nor_64
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./alu.do PAUSED at line 23
do alu.dou
# Cannot open macro file: alu.dou
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:41 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:24:41 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:41 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:24:41 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:41 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:24:41 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:41 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:24:41 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:41 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:24:41 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:41 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:24:41 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:41 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:24:41 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:41 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:24:42 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:42 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:24:42 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:42 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:24:42 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:42 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:24:42 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:42 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:24:42 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:19:07 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'bitwise_and_64' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/ba File: ./bitwise_and_64.sv
# Loading work.bitwise_or_64
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'bitwise_or_64' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/bo File: ./bitwise_or_64.sv
# Loading work.bitwise_xor_64
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'bitwise_xor_64' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/bx File: ./bitwise_xor_64.sv
# Loading work.mux8_1_64x
# Loading work.nor_64
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./alu.do PAUSED at line 23
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:24 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:25:24 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:24 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:25:24 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:24 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:25:24 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:24 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:25:24 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:24 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:25:24 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:24 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:25:25 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:25 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:25:25 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:25 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:25:25 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:25 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:25:25 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:25 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:25:25 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:25 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:25:25 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:25 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:25:25 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:19:07 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: (vsim-3063) ./alu.sv(67): Port 'carry_out' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut File: ./alu.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./alu.do PAUSED at line 23
do alu.dou
# Cannot open macro file: alu.dou
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:16 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# ** Error: ./alu.sv(67): (vlog-2730) Undefined variable: 'carryout'.
# End time: 21:26:16 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alu.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.sv""
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:38 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# ** Error: ./alu.sv(88): (vlog-2730) Undefined variable: 'carry_out'.
# ** Error: ./alu.sv(91): Verilog Compiler exiting
# End time: 21:26:38 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alu.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.sv""
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:05 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:06 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:27:06 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:19:07 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: Cannot open macro file: alu_wave.do
# Error in macro ./alu.do line 28
# Cannot open macro file: alu_wave.do
#     while executing
# "do alu_wave.do"
add wave -position end  sim:/alu_testbench/A
add wave -position end  sim:/alu_testbench/ALU_ADD
add wave -position end  sim:/alu_testbench/ALU_AND
add wave -position end  sim:/alu_testbench/ALU_OR
add wave -position end  sim:/alu_testbench/ALU_PASS_B
add wave -position end  sim:/alu_testbench/ALU_SUBTRACT
add wave -position end  sim:/alu_testbench/ALU_XOR
add wave -position end  sim:/alu_testbench/B
add wave -position end  sim:/alu_testbench/carryout
add wave -position end  sim:/alu_testbench/cntrl
add wave -position end  sim:/alu_testbench/delay
add wave -position end  sim:/alu_testbench/i
add wave -position end  sim:/alu_testbench/negative
add wave -position end  sim:/alu_testbench/overflow
add wave -position end  sim:/alu_testbench/result
add wave -position end  sim:/alu_testbench/test_val
add wave -position end  sim:/alu_testbench/zero
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft4fkmeq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4fkmeq
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab2/alu_wave.do
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:28:13 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:28:14 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:28:14 on Oct 27,2021, Elapsed time: 0:09:07
# Errors: 15, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:28:14 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftfjmxbz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfjmxbz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10100 us  Scope: alu_testbench File: ./alu.sv Line: 88
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:35 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:35:35 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:35 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:35:35 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:35 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:35:35 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:35 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:35:35 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:35:36 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:35:36 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:35:36 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:35:36 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:35:36 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:35:36 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:35:36 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:35:36 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:35:37 on Oct 27,2021, Elapsed time: 0:07:23
# Errors: 1, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:35:37 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft6b1k5m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6b1k5m
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:09 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:46:09 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:10 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:46:10 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:46:11 on Oct 27,2021, Elapsed time: 0:10:34
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:46:11 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft3024ak".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3024ak
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:52 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# ** Error: ./alu.sv(100): (vlog-2730) Undefined variable: 'ALU_SUB'.
# End time: 21:51:52 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alu.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.sv""
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:18 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:52:18 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:18 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:52:18 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:18 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:52:18 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:18 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:52:18 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:18 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:52:19 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:19 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:52:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:19 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:52:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:19 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:52:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:19 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:52:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:19 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:52:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:19 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:52:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:19 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:52:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:20 on Oct 27,2021, Elapsed time: 0:06:09
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:52:20 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft6e0yyr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6e0yyr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10500 us  Scope: alu_testbench File: ./alu.sv Line: 103
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alu_testbench File: ./alu.sv Line: 106
# ** Error: Assertion error.
#    Time: 10700 us  Scope: alu_testbench File: ./alu.sv Line: 109
# ** Error: Assertion error.
#    Time: 10800 us  Scope: alu_testbench File: ./alu.sv Line: 112
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:19 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:58:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:19 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:58:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:58:20 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:58:21 on Oct 27,2021, Elapsed time: 0:06:01
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:58:21 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfte4q7hs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte4q7hs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alu_testbench File: ./alu.sv Line: 106
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:32 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:59:32 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:32 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:59:32 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:32 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 21:59:32 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:32 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 21:59:32 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:32 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 21:59:32 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:32 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:59:32 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:32 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:59:32 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:32 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 21:59:32 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:33 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 21:59:33 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:33 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 21:59:33 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:33 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 21:59:33 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:33 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 21:59:33 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:59:33 on Oct 27,2021, Elapsed time: 0:01:12
# Errors: 1, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 21:59:33 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft380jme".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft380jme
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10900 us  Scope: alu_testbench File: ./alu.sv Line: 115
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:51 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Error: (vlog-13069) ./alu.sv(54): near "i1": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# ** Error: (vlog-13069) ./alu.sv(57): near "i1": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# -- Compiling module alu_testbench
# End time: 22:15:51 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alu.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.sv""
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:23 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Error: ./alu.sv(57): 'm' already declared in this scope.
# -- Compiling module alu_testbench
# End time: 22:16:23 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alu.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.sv""
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:42 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:16:42 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:42 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:16:42 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:42 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:43 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:43 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:43 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:43 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:43 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:43 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:43 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:43 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:43 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 22:16:43 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:16:44 on Oct 27,2021, Elapsed time: 0:17:11
# Errors: 10, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 22:16:44 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft4jg3re".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4jg3re
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alu_testbench File: ./alu.sv Line: 103
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alu_testbench File: ./alu.sv Line: 106
# 10400000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alu_testbench File: ./alu.sv Line: 118
# ** Error: Assertion error.
#    Time: 10700 us  Scope: alu_testbench File: ./alu.sv Line: 121
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:29 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:18:29 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:29 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 22:18:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:18:31 on Oct 27,2021, Elapsed time: 0:01:47
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 22:18:31 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftgib0x5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgib0x5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alu_testbench File: ./alu.sv Line: 103
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alu_testbench File: ./alu.sv Line: 106
# 10400000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alu_testbench File: ./alu.sv Line: 118
# ** Error: Assertion error.
#    Time: 10700 us  Scope: alu_testbench File: ./alu.sv Line: 121
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 22:18:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 22:18:59 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:59 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 22:18:59 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:18:59 on Oct 27,2021, Elapsed time: 0:00:28
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 22:18:59 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftcr5n4a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcr5n4a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alu_testbench File: ./alu.sv Line: 118
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:00 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 22:27:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:27:02 on Oct 27,2021, Elapsed time: 0:08:03
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 22:27:02 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft20ei3b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft20ei3b
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing and
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alu_testbench File: ./alu.sv Line: 118
# 10800000.00 ns testing or
# ** Error: Assertion error.
#    Time: 11 ms  Scope: alu_testbench File: ./alu.sv Line: 133
# 11200000.00 ns testing xor
# ** Error: Assertion error.
#    Time: 11300 us  Scope: alu_testbench File: ./alu.sv Line: 145
# ** Error: Assertion error.
#    Time: 11400 us  Scope: alu_testbench File: ./alu.sv Line: 148
add wave -position end {sim:/alu_testbench/dut/nor64/orl1[15]/*}
# (vish-4014) No objects found matching '/alu_testbench/dut/nor64/orl1[15]/*'.
add wave -position end  sim:/alu_testbench/dut/nor64/l1_wires[15]
restart -f
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
run -all
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing and
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alu_testbench File: ./alu.sv Line: 118
# 10800000.00 ns testing or
# ** Error: Assertion error.
#    Time: 11 ms  Scope: alu_testbench File: ./alu.sv Line: 133
# 11200000.00 ns testing xor
# ** Error: Assertion error.
#    Time: 11300 us  Scope: alu_testbench File: ./alu.sv Line: 145
# ** Error: Assertion error.
#    Time: 11400 us  Scope: alu_testbench File: ./alu.sv Line: 148
add wave -position end  sim:/alu_testbench/dut/nor64/l2_wires
add wave -position end  sim:/alu_testbench/dut/nor64/l3_wire
restart -f
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
run -all
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing and
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alu_testbench File: ./alu.sv Line: 118
# 10800000.00 ns testing or
# ** Error: Assertion error.
#    Time: 11 ms  Scope: alu_testbench File: ./alu.sv Line: 133
# 11200000.00 ns testing xor
# ** Error: Assertion error.
#    Time: 11300 us  Scope: alu_testbench File: ./alu.sv Line: 145
# ** Error: Assertion error.
#    Time: 11400 us  Scope: alu_testbench File: ./alu.sv Line: 148
run -all
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:11 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:36:11 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:11 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:36:11 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:11 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 22:36:11 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:11 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 22:36:12 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:12 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:36:12 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:12 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:36:12 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:12 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:36:12 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:12 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 22:36:12 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:12 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 22:36:12 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:12 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 22:36:12 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:12 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 22:36:12 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:12 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 22:36:12 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:36:13 on Oct 27,2021, Elapsed time: 0:09:11
# Errors: 13, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 22:36:13 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft8vahdd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8vahdd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing and
# 10800000.00 ns testing or
# 11200000.00 ns testing xor
# ** Error: Assertion error.
#    Time: 11300 us  Scope: alu_testbench File: ./alu.sv Line: 145
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:37:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:37:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 22:37:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 22:37:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:37:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:37:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:37:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 22:37:01 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 22:37:02 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 22:37:02 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 22:37:02 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 22:37:02 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:37:02 on Oct 27,2021, Elapsed time: 0:00:49
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 22:37:02 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftngxksf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftngxksf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing and
# 10800000.00 ns testing or
# 11200000.00 ns testing xor
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:58 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# ** Error: ./alu.sv(112): (vlog-2730) Undefined variable: 'ALU_NEG'.
# End time: 22:42:58 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alu.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.sv""
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:30 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:43:30 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:30 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:31 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 22:43:31 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:43:32 on Oct 27,2021, Elapsed time: 0:06:30
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 22:43:32 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft3r522g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3r522g
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10500 us  Scope: alu_testbench File: ./alu.sv Line: 115
# 10800000.00 ns testing and
# 11200000.00 ns testing or
# 11600000.00 ns testing xor
do alu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:18 on Oct 27,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:44:18 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:18 on Oct 27,2021
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:44:18 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:18 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module add_sub_testbench
# 
# Top level modules:
# 	add_sub_testbench
# End time: 22:44:18 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:18 on Oct 27,2021
# vlog -reportprogress 300 ./add_sub_64.sv 
# -- Compiling module add_sub_64
# -- Compiling module add_sub_64_testbench
# 
# Top level modules:
# 	add_sub_64_testbench
# End time: 22:44:18 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:18 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:44:19 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:19 on Oct 27,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:44:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:19 on Oct 27,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:44:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:19 on Oct 27,2021
# vlog -reportprogress 300 ./mux8_1_64x.sv 
# -- Compiling module mux8_1_64x
# -- Compiling module mux8_1_64x_testbench
# 
# Top level modules:
# 	mux8_1_64x_testbench
# End time: 22:44:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:19 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_and_64.sv 
# -- Compiling module bitwise_and_64
# -- Compiling module bitwise_and_64_testbench
# 
# Top level modules:
# 	bitwise_and_64_testbench
# End time: 22:44:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:19 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_or_64.sv 
# -- Compiling module bitwise_or_64
# -- Compiling module bitwise_or_64_testbench
# 
# Top level modules:
# 	bitwise_or_64_testbench
# End time: 22:44:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:19 on Oct 27,2021
# vlog -reportprogress 300 ./bitwise_xor_64.sv 
# -- Compiling module bitwise_xor_64
# -- Compiling module bitwise_xor_64_testbench
# 
# Top level modules:
# 	bitwise_xor_64_testbench
# End time: 22:44:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:19 on Oct 27,2021
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_testbench
# 
# Top level modules:
# 	nor_64_testbench
# End time: 22:44:19 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:44:20 on Oct 27,2021, Elapsed time: 0:00:48
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 22:44:20 on Oct 27,2021
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./alu.sv(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./alu.sv(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'i0'. The port definition is at: ./mux2_1.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/dut/m2 File: ./mux2_1.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftt2n863".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt2n863
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# 10400000.00 ns testing subtraction
# 10800000.00 ns testing and
# 11200000.00 ns testing or
# 11600000.00 ns testing xor
# End time: 23:11:23 on Oct 27,2021, Elapsed time: 0:27:03
# Errors: 0, Warnings: 4
