
oled_v1.6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08009e98  08009e98  00019e98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2b4  0800a2b4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2b4  0800a2b4  0001a2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2bc  0800a2bc  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2bc  0800a2bc  0001a2bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2c0  0800a2c0  0001a2c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800a2c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e8  2**0
                  CONTENTS
 10 .bss          00008080  200001e8  200001e8  000201e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20008268  20008268  000201e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000146b2  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003512  00000000  00000000  000348ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001280  00000000  00000000  00037de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010f8  00000000  00000000  00039060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000258fb  00000000  00000000  0003a158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017a48  00000000  00000000  0005fa53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd751  00000000  00000000  0007749b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000be  00000000  00000000  00154bec  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005cec  00000000  00000000  00154cac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e7c 	.word	0x08009e7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08009e7c 	.word	0x08009e7c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f52:	463b      	mov	r3, r7
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f5e:	4b22      	ldr	r3, [pc, #136]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f60:	4a22      	ldr	r2, [pc, #136]	; (8000fec <MX_ADC1_Init+0xa0>)
 8000f62:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f64:	4b20      	ldr	r3, [pc, #128]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f66:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f6a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f6c:	4b1e      	ldr	r3, [pc, #120]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f72:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f86:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000f8e:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f90:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000f94:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fa2:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000faa:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fb0:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000fb2:	f002 fae3 	bl	800357c <HAL_ADC_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000fbc:	f000 ffb4 	bl	8001f28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4805      	ldr	r0, [pc, #20]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000fd2:	f002 fc3b 	bl	800384c <HAL_ADC_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000fdc:	f000 ffa4 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000204 	.word	0x20000204
 8000fec:	40012000 	.word	0x40012000

08000ff0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001002:	4b22      	ldr	r3, [pc, #136]	; (800108c <MX_ADC2_Init+0x9c>)
 8001004:	4a22      	ldr	r2, [pc, #136]	; (8001090 <MX_ADC2_Init+0xa0>)
 8001006:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001008:	4b20      	ldr	r3, [pc, #128]	; (800108c <MX_ADC2_Init+0x9c>)
 800100a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800100e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001010:	4b1e      	ldr	r3, [pc, #120]	; (800108c <MX_ADC2_Init+0x9c>)
 8001012:	2200      	movs	r2, #0
 8001014:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8001016:	4b1d      	ldr	r3, [pc, #116]	; (800108c <MX_ADC2_Init+0x9c>)
 8001018:	2201      	movs	r2, #1
 800101a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800101c:	4b1b      	ldr	r3, [pc, #108]	; (800108c <MX_ADC2_Init+0x9c>)
 800101e:	2200      	movs	r2, #0
 8001020:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001022:	4b1a      	ldr	r3, [pc, #104]	; (800108c <MX_ADC2_Init+0x9c>)
 8001024:	2200      	movs	r2, #0
 8001026:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800102a:	4b18      	ldr	r3, [pc, #96]	; (800108c <MX_ADC2_Init+0x9c>)
 800102c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001030:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001032:	4b16      	ldr	r3, [pc, #88]	; (800108c <MX_ADC2_Init+0x9c>)
 8001034:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001038:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800103a:	4b14      	ldr	r3, [pc, #80]	; (800108c <MX_ADC2_Init+0x9c>)
 800103c:	2200      	movs	r2, #0
 800103e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001040:	4b12      	ldr	r3, [pc, #72]	; (800108c <MX_ADC2_Init+0x9c>)
 8001042:	2201      	movs	r2, #1
 8001044:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001046:	4b11      	ldr	r3, [pc, #68]	; (800108c <MX_ADC2_Init+0x9c>)
 8001048:	2201      	movs	r2, #1
 800104a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800104e:	4b0f      	ldr	r3, [pc, #60]	; (800108c <MX_ADC2_Init+0x9c>)
 8001050:	2200      	movs	r2, #0
 8001052:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001054:	480d      	ldr	r0, [pc, #52]	; (800108c <MX_ADC2_Init+0x9c>)
 8001056:	f002 fa91 	bl	800357c <HAL_ADC_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8001060:	f000 ff62 	bl	8001f28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001064:	2302      	movs	r3, #2
 8001066:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001068:	2301      	movs	r3, #1
 800106a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800106c:	2300      	movs	r3, #0
 800106e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001070:	463b      	mov	r3, r7
 8001072:	4619      	mov	r1, r3
 8001074:	4805      	ldr	r0, [pc, #20]	; (800108c <MX_ADC2_Init+0x9c>)
 8001076:	f002 fbe9 	bl	800384c <HAL_ADC_ConfigChannel>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8001080:	f000 ff52 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001084:	bf00      	nop
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	2000024c 	.word	0x2000024c
 8001090:	40012100 	.word	0x40012100

08001094 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08c      	sub	sp, #48	; 0x30
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109c:	f107 031c 	add.w	r3, r7, #28
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a5e      	ldr	r2, [pc, #376]	; (800122c <HAL_ADC_MspInit+0x198>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d158      	bne.n	8001168 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	61bb      	str	r3, [r7, #24]
 80010ba:	4b5d      	ldr	r3, [pc, #372]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010be:	4a5c      	ldr	r2, [pc, #368]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 80010c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010c4:	6453      	str	r3, [r2, #68]	; 0x44
 80010c6:	4b5a      	ldr	r3, [pc, #360]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ce:	61bb      	str	r3, [r7, #24]
 80010d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	617b      	str	r3, [r7, #20]
 80010d6:	4b56      	ldr	r3, [pc, #344]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	4a55      	ldr	r2, [pc, #340]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6313      	str	r3, [r2, #48]	; 0x30
 80010e2:	4b53      	ldr	r3, [pc, #332]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	617b      	str	r3, [r7, #20]
 80010ec:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010ee:	2302      	movs	r3, #2
 80010f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010f2:	2303      	movs	r3, #3
 80010f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fa:	f107 031c 	add.w	r3, r7, #28
 80010fe:	4619      	mov	r1, r3
 8001100:	484c      	ldr	r0, [pc, #304]	; (8001234 <HAL_ADC_MspInit+0x1a0>)
 8001102:	f003 fae1 	bl	80046c8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001106:	4b4c      	ldr	r3, [pc, #304]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 8001108:	4a4c      	ldr	r2, [pc, #304]	; (800123c <HAL_ADC_MspInit+0x1a8>)
 800110a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800110c:	4b4a      	ldr	r3, [pc, #296]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 800110e:	2200      	movs	r2, #0
 8001110:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001112:	4b49      	ldr	r3, [pc, #292]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001118:	4b47      	ldr	r3, [pc, #284]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800111e:	4b46      	ldr	r3, [pc, #280]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 8001120:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001124:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001126:	4b44      	ldr	r3, [pc, #272]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 8001128:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800112c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800112e:	4b42      	ldr	r3, [pc, #264]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 8001130:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001134:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001136:	4b40      	ldr	r3, [pc, #256]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 8001138:	f44f 7280 	mov.w	r2, #256	; 0x100
 800113c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800113e:	4b3e      	ldr	r3, [pc, #248]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 8001140:	2200      	movs	r2, #0
 8001142:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001144:	4b3c      	ldr	r3, [pc, #240]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 8001146:	2200      	movs	r2, #0
 8001148:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800114a:	483b      	ldr	r0, [pc, #236]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 800114c:	f002 ff4c 	bl	8003fe8 <HAL_DMA_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001156:	f000 fee7 	bl	8001f28 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a36      	ldr	r2, [pc, #216]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 800115e:	639a      	str	r2, [r3, #56]	; 0x38
 8001160:	4a35      	ldr	r2, [pc, #212]	; (8001238 <HAL_ADC_MspInit+0x1a4>)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001166:	e05d      	b.n	8001224 <HAL_ADC_MspInit+0x190>
  else if(adcHandle->Instance==ADC2)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a34      	ldr	r2, [pc, #208]	; (8001240 <HAL_ADC_MspInit+0x1ac>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d158      	bne.n	8001224 <HAL_ADC_MspInit+0x190>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
 8001176:	4b2e      	ldr	r3, [pc, #184]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 8001178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117a:	4a2d      	ldr	r2, [pc, #180]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 800117c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001180:	6453      	str	r3, [r2, #68]	; 0x44
 8001182:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 8001184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001186:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	4b27      	ldr	r3, [pc, #156]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	4a26      	ldr	r2, [pc, #152]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6313      	str	r3, [r2, #48]	; 0x30
 800119e:	4b24      	ldr	r3, [pc, #144]	; (8001230 <HAL_ADC_MspInit+0x19c>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011aa:	2304      	movs	r3, #4
 80011ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ae:	2303      	movs	r3, #3
 80011b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	4619      	mov	r1, r3
 80011bc:	481d      	ldr	r0, [pc, #116]	; (8001234 <HAL_ADC_MspInit+0x1a0>)
 80011be:	f003 fa83 	bl	80046c8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80011c2:	4b20      	ldr	r3, [pc, #128]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 80011c4:	4a20      	ldr	r2, [pc, #128]	; (8001248 <HAL_ADC_MspInit+0x1b4>)
 80011c6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80011c8:	4b1e      	ldr	r3, [pc, #120]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 80011ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80011ce:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011d0:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80011d6:	4b1b      	ldr	r3, [pc, #108]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 80011d8:	2200      	movs	r2, #0
 80011da:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80011dc:	4b19      	ldr	r3, [pc, #100]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 80011de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011e2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011e4:	4b17      	ldr	r3, [pc, #92]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 80011e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011ea:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011ec:	4b15      	ldr	r3, [pc, #84]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 80011ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011f2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80011f4:	4b13      	ldr	r3, [pc, #76]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 80011f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011fa:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80011fc:	4b11      	ldr	r3, [pc, #68]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 80011fe:	2200      	movs	r2, #0
 8001200:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001202:	4b10      	ldr	r3, [pc, #64]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 8001204:	2200      	movs	r2, #0
 8001206:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001208:	480e      	ldr	r0, [pc, #56]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 800120a:	f002 feed 	bl	8003fe8 <HAL_DMA_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 8001214:	f000 fe88 	bl	8001f28 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4a0a      	ldr	r2, [pc, #40]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 800121c:	639a      	str	r2, [r3, #56]	; 0x38
 800121e:	4a09      	ldr	r2, [pc, #36]	; (8001244 <HAL_ADC_MspInit+0x1b0>)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001224:	bf00      	nop
 8001226:	3730      	adds	r7, #48	; 0x30
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40012000 	.word	0x40012000
 8001230:	40023800 	.word	0x40023800
 8001234:	40020000 	.word	0x40020000
 8001238:	20000294 	.word	0x20000294
 800123c:	40026410 	.word	0x40026410
 8001240:	40012100 	.word	0x40012100
 8001244:	200002f4 	.word	0x200002f4
 8001248:	40026440 	.word	0x40026440

0800124c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	607b      	str	r3, [r7, #4]
 8001256:	4b10      	ldr	r3, [pc, #64]	; (8001298 <MX_DMA_Init+0x4c>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	4a0f      	ldr	r2, [pc, #60]	; (8001298 <MX_DMA_Init+0x4c>)
 800125c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001260:	6313      	str	r3, [r2, #48]	; 0x30
 8001262:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <MX_DMA_Init+0x4c>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800126a:	607b      	str	r3, [r7, #4]
 800126c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2100      	movs	r1, #0
 8001272:	2038      	movs	r0, #56	; 0x38
 8001274:	f002 fe65 	bl	8003f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001278:	2038      	movs	r0, #56	; 0x38
 800127a:	f002 fe7e 	bl	8003f7a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800127e:	2200      	movs	r2, #0
 8001280:	2100      	movs	r1, #0
 8001282:	203a      	movs	r0, #58	; 0x3a
 8001284:	f002 fe5d 	bl	8003f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001288:	203a      	movs	r0, #58	; 0x3a
 800128a:	f002 fe76 	bl	8003f7a <HAL_NVIC_EnableIRQ>

}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40023800 	.word	0x40023800

0800129c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08e      	sub	sp, #56	; 0x38
 80012a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
 80012b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	623b      	str	r3, [r7, #32]
 80012b6:	4b91      	ldr	r3, [pc, #580]	; (80014fc <MX_GPIO_Init+0x260>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	4a90      	ldr	r2, [pc, #576]	; (80014fc <MX_GPIO_Init+0x260>)
 80012bc:	f043 0310 	orr.w	r3, r3, #16
 80012c0:	6313      	str	r3, [r2, #48]	; 0x30
 80012c2:	4b8e      	ldr	r3, [pc, #568]	; (80014fc <MX_GPIO_Init+0x260>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	f003 0310 	and.w	r3, r3, #16
 80012ca:	623b      	str	r3, [r7, #32]
 80012cc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
 80012d2:	4b8a      	ldr	r3, [pc, #552]	; (80014fc <MX_GPIO_Init+0x260>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a89      	ldr	r2, [pc, #548]	; (80014fc <MX_GPIO_Init+0x260>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b87      	ldr	r3, [pc, #540]	; (80014fc <MX_GPIO_Init+0x260>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	61fb      	str	r3, [r7, #28]
 80012e8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	61bb      	str	r3, [r7, #24]
 80012ee:	4b83      	ldr	r3, [pc, #524]	; (80014fc <MX_GPIO_Init+0x260>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	4a82      	ldr	r2, [pc, #520]	; (80014fc <MX_GPIO_Init+0x260>)
 80012f4:	f043 0320 	orr.w	r3, r3, #32
 80012f8:	6313      	str	r3, [r2, #48]	; 0x30
 80012fa:	4b80      	ldr	r3, [pc, #512]	; (80014fc <MX_GPIO_Init+0x260>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	f003 0320 	and.w	r3, r3, #32
 8001302:	61bb      	str	r3, [r7, #24]
 8001304:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	617b      	str	r3, [r7, #20]
 800130a:	4b7c      	ldr	r3, [pc, #496]	; (80014fc <MX_GPIO_Init+0x260>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4a7b      	ldr	r2, [pc, #492]	; (80014fc <MX_GPIO_Init+0x260>)
 8001310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001314:	6313      	str	r3, [r2, #48]	; 0x30
 8001316:	4b79      	ldr	r3, [pc, #484]	; (80014fc <MX_GPIO_Init+0x260>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800131e:	617b      	str	r3, [r7, #20]
 8001320:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
 8001326:	4b75      	ldr	r3, [pc, #468]	; (80014fc <MX_GPIO_Init+0x260>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a74      	ldr	r2, [pc, #464]	; (80014fc <MX_GPIO_Init+0x260>)
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b72      	ldr	r3, [pc, #456]	; (80014fc <MX_GPIO_Init+0x260>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	613b      	str	r3, [r7, #16]
 800133c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	4b6e      	ldr	r3, [pc, #440]	; (80014fc <MX_GPIO_Init+0x260>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	4a6d      	ldr	r2, [pc, #436]	; (80014fc <MX_GPIO_Init+0x260>)
 8001348:	f043 0302 	orr.w	r3, r3, #2
 800134c:	6313      	str	r3, [r2, #48]	; 0x30
 800134e:	4b6b      	ldr	r3, [pc, #428]	; (80014fc <MX_GPIO_Init+0x260>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	4b67      	ldr	r3, [pc, #412]	; (80014fc <MX_GPIO_Init+0x260>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4a66      	ldr	r2, [pc, #408]	; (80014fc <MX_GPIO_Init+0x260>)
 8001364:	f043 0308 	orr.w	r3, r3, #8
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4b64      	ldr	r3, [pc, #400]	; (80014fc <MX_GPIO_Init+0x260>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f003 0308 	and.w	r3, r3, #8
 8001372:	60bb      	str	r3, [r7, #8]
 8001374:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
 800137a:	4b60      	ldr	r3, [pc, #384]	; (80014fc <MX_GPIO_Init+0x260>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	4a5f      	ldr	r2, [pc, #380]	; (80014fc <MX_GPIO_Init+0x260>)
 8001380:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001384:	6313      	str	r3, [r2, #48]	; 0x30
 8001386:	4b5d      	ldr	r3, [pc, #372]	; (80014fc <MX_GPIO_Init+0x260>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KEY_col3_Pin|KEY_col2_Pin|KEY_col1_Pin, GPIO_PIN_SET);
 8001392:	2201      	movs	r2, #1
 8001394:	2154      	movs	r1, #84	; 0x54
 8001396:	485a      	ldr	r0, [pc, #360]	; (8001500 <MX_GPIO_Init+0x264>)
 8001398:	f003 fb4a 	bl	8004a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KEY_col0_GPIO_Port, KEY_col0_Pin, GPIO_PIN_SET);
 800139c:	2201      	movs	r2, #1
 800139e:	2101      	movs	r1, #1
 80013a0:	4858      	ldr	r0, [pc, #352]	; (8001504 <MX_GPIO_Init+0x268>)
 80013a2:	f003 fb45 	bl	8004a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Lock_GPIO_Port, Lock_Pin, GPIO_PIN_RESET);
 80013a6:	2200      	movs	r2, #0
 80013a8:	2110      	movs	r1, #16
 80013aa:	4857      	ldr	r0, [pc, #348]	; (8001508 <MX_GPIO_Init+0x26c>)
 80013ac:	f003 fb40 	bl	8004a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ROM_IN_GPIO_Port, ROM_IN_Pin, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	2110      	movs	r1, #16
 80013b4:	4855      	ldr	r0, [pc, #340]	; (800150c <MX_GPIO_Init+0x270>)
 80013b6:	f003 fb3b 	bl	8004a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ROM_SCK_Pin|ROM_CS_Pin|LED0_Pin|SCLK_Pin, GPIO_PIN_RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	f44f 412a 	mov.w	r1, #43520	; 0xaa00
 80013c0:	4853      	ldr	r0, [pc, #332]	; (8001510 <MX_GPIO_Init+0x274>)
 80013c2:	f003 fb35 	bl	8004a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SDA_Pin|RS_Pin|REST_Pin, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80013cc:	4851      	ldr	r0, [pc, #324]	; (8001514 <MX_GPIO_Init+0x278>)
 80013ce:	f003 fb2f 	bl	8004a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2101      	movs	r1, #1
 80013d6:	484a      	ldr	r0, [pc, #296]	; (8001500 <MX_GPIO_Init+0x264>)
 80013d8:	f003 fb2a 	bl	8004a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KEY_col3_Pin|KEY_col2_Pin|KEY_col1_Pin;
 80013dc:	2354      	movs	r3, #84	; 0x54
 80013de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013f0:	4619      	mov	r1, r3
 80013f2:	4843      	ldr	r0, [pc, #268]	; (8001500 <MX_GPIO_Init+0x264>)
 80013f4:	f003 f968 	bl	80046c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_col0_Pin;
 80013f8:	2301      	movs	r3, #1
 80013fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fc:	2301      	movs	r3, #1
 80013fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001404:	2300      	movs	r3, #0
 8001406:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(KEY_col0_GPIO_Port, &GPIO_InitStruct);
 8001408:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800140c:	4619      	mov	r1, r3
 800140e:	483d      	ldr	r0, [pc, #244]	; (8001504 <MX_GPIO_Init+0x268>)
 8001410:	f003 f95a 	bl	80046c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = KEY_row3_Pin|KEY_row2_Pin|KEY_row0_Pin|KEY_row1_Pin;
 8001414:	2374      	movs	r3, #116	; 0x74
 8001416:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001418:	2300      	movs	r3, #0
 800141a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800141c:	2302      	movs	r3, #2
 800141e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001424:	4619      	mov	r1, r3
 8001426:	4837      	ldr	r0, [pc, #220]	; (8001504 <MX_GPIO_Init+0x268>)
 8001428:	f003 f94e 	bl	80046c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Lock_Pin;
 800142c:	2310      	movs	r3, #16
 800142e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001430:	2301      	movs	r3, #1
 8001432:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	2300      	movs	r3, #0
 800143a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Lock_GPIO_Port, &GPIO_InitStruct);
 800143c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001440:	4619      	mov	r1, r3
 8001442:	4831      	ldr	r0, [pc, #196]	; (8001508 <MX_GPIO_Init+0x26c>)
 8001444:	f003 f940 	bl	80046c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROM_IN_Pin;
 8001448:	2310      	movs	r3, #16
 800144a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	2301      	movs	r3, #1
 800144e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001454:	2301      	movs	r3, #1
 8001456:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ROM_IN_GPIO_Port, &GPIO_InitStruct);
 8001458:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800145c:	4619      	mov	r1, r3
 800145e:	482b      	ldr	r0, [pc, #172]	; (800150c <MX_GPIO_Init+0x270>)
 8001460:	f003 f932 	bl	80046c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROM_OUT_Pin;
 8001464:	2340      	movs	r3, #64	; 0x40
 8001466:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001468:	2300      	movs	r3, #0
 800146a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800146c:	2301      	movs	r3, #1
 800146e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ROM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001470:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001474:	4619      	mov	r1, r3
 8001476:	4825      	ldr	r0, [pc, #148]	; (800150c <MX_GPIO_Init+0x270>)
 8001478:	f003 f926 	bl	80046c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ROM_SCK_Pin|ROM_CS_Pin|SCLK_Pin;
 800147c:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001482:	2301      	movs	r3, #1
 8001484:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800148a:	2301      	movs	r3, #1
 800148c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800148e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001492:	4619      	mov	r1, r3
 8001494:	481e      	ldr	r0, [pc, #120]	; (8001510 <MX_GPIO_Init+0x274>)
 8001496:	f003 f917 	bl	80046c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 800149a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800149e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a4:	2301      	movs	r3, #1
 80014a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	2300      	movs	r3, #0
 80014aa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80014ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b0:	4619      	mov	r1, r3
 80014b2:	4817      	ldr	r0, [pc, #92]	; (8001510 <MX_GPIO_Init+0x274>)
 80014b4:	f003 f908 	bl	80046c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SDA_Pin|RS_Pin|REST_Pin;
 80014b8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80014bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014be:	2301      	movs	r3, #1
 80014c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80014c6:	2301      	movs	r3, #1
 80014c8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ce:	4619      	mov	r1, r3
 80014d0:	4810      	ldr	r0, [pc, #64]	; (8001514 <MX_GPIO_Init+0x278>)
 80014d2:	f003 f8f9 	bl	80046c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 80014d6:	2301      	movs	r3, #1
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014da:	2301      	movs	r3, #1
 80014dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80014e2:	2301      	movs	r3, #1
 80014e4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80014e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ea:	4619      	mov	r1, r3
 80014ec:	4804      	ldr	r0, [pc, #16]	; (8001500 <MX_GPIO_Init+0x264>)
 80014ee:	f003 f8eb 	bl	80046c8 <HAL_GPIO_Init>

}
 80014f2:	bf00      	nop
 80014f4:	3738      	adds	r7, #56	; 0x38
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40023800 	.word	0x40023800
 8001500:	40021000 	.word	0x40021000
 8001504:	40021400 	.word	0x40021400
 8001508:	40020000 	.word	0x40020000
 800150c:	40020c00 	.word	0x40020c00
 8001510:	40021800 	.word	0x40021800
 8001514:	40020400 	.word	0x40020400

08001518 <HAL_ADC_ConvCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*ADC-DMA*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);

	memcpy((void *)adc_raw_copy,(void *)adc_raw,sizeof(adc_raw));
 8001520:	4a0c      	ldr	r2, [pc, #48]	; (8001554 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001522:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <HAL_ADC_ConvCpltCallback+0x40>)
 8001524:	4610      	mov	r0, r2
 8001526:	4619      	mov	r1, r3
 8001528:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800152c:	461a      	mov	r2, r3
 800152e:	f005 fdbb 	bl	80070a8 <memcpy>
	memcpy((void *)adc2_raw_copy,(void *)adc2_raw,sizeof(adc2_raw));
 8001532:	4a0a      	ldr	r2, [pc, #40]	; (800155c <HAL_ADC_ConvCpltCallback+0x44>)
 8001534:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <HAL_ADC_ConvCpltCallback+0x48>)
 8001536:	4610      	mov	r0, r2
 8001538:	4619      	mov	r1, r3
 800153a:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800153e:	461a      	mov	r2, r3
 8001540:	f005 fdb2 	bl	80070a8 <memcpy>
	dma_cpl_flag = 1;
 8001544:	4b07      	ldr	r3, [pc, #28]	; (8001564 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001546:	2201      	movs	r2, #1
 8001548:	701a      	strb	r2, [r3, #0]
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200022c0 	.word	0x200022c0
 8001558:	20000380 	.word	0x20000380
 800155c:	20006148 	.word	0x20006148
 8001560:	20004208 	.word	0x20004208
 8001564:	2000037c 	.word	0x2000037c

08001568 <calVol>:

float V=0;
/*PWM*/
float calVol()
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b0a4      	sub	sp, #144	; 0x90
 800156c:	af00      	add	r7, sp, #0
	char buf[128];
	int i;
	float res;
	float sum = 0;
 800156e:	f04f 0300 	mov.w	r3, #0
 8001572:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	float tempVal;
	for(i=0;i<BUF_LEN;i++)
 8001576:	2300      	movs	r3, #0
 8001578:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800157c:	e02b      	b.n	80015d6 <calVol+0x6e>
	{
		tempVal=adc_raw_copy[i] * 3.2927 / 4095;
 800157e:	4a32      	ldr	r2, [pc, #200]	; (8001648 <calVol+0xe0>)
 8001580:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001584:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001588:	4618      	mov	r0, r3
 800158a:	f7fe ffcb 	bl	8000524 <__aeabi_i2d>
 800158e:	a32a      	add	r3, pc, #168	; (adr r3, 8001638 <calVol+0xd0>)
 8001590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001594:	f7ff f830 	bl	80005f8 <__aeabi_dmul>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4610      	mov	r0, r2
 800159e:	4619      	mov	r1, r3
 80015a0:	a327      	add	r3, pc, #156	; (adr r3, 8001640 <calVol+0xd8>)
 80015a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a6:	f7ff f951 	bl	800084c <__aeabi_ddiv>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4610      	mov	r0, r2
 80015b0:	4619      	mov	r1, r3
 80015b2:	f7ff faf9 	bl	8000ba8 <__aeabi_d2f>
 80015b6:	4603      	mov	r3, r0
 80015b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		sum+=tempVal;
 80015bc:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80015c0:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80015c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015c8:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	for(i=0;i<BUF_LEN;i++)
 80015cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80015d0:	3301      	adds	r3, #1
 80015d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80015d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80015da:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80015de:	dbce      	blt.n	800157e <calVol+0x16>
	}

	res = sum / BUF_LEN;
 80015e0:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80015e4:	eddf 6a19 	vldr	s13, [pc, #100]	; 800164c <calVol+0xe4>
 80015e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ec:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84

	cur_vol = res;
 80015f0:	4a17      	ldr	r2, [pc, #92]	; (8001650 <calVol+0xe8>)
 80015f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80015f6:	6013      	str	r3, [r2, #0]

	sprintf(buf,"%.3f",cur_vol*7);
 80015f8:	4b15      	ldr	r3, [pc, #84]	; (8001650 <calVol+0xe8>)
 80015fa:	edd3 7a00 	vldr	s15, [r3]
 80015fe:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8001602:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001606:	ee17 0a90 	vmov	r0, s15
 800160a:	f7fe ff9d 	bl	8000548 <__aeabi_f2d>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	4638      	mov	r0, r7
 8001614:	490f      	ldr	r1, [pc, #60]	; (8001654 <calVol+0xec>)
 8001616:	f006 f9c7 	bl	80079a8 <siprintf>
	display_GB2312_string(3,1,buf);
 800161a:	463b      	mov	r3, r7
 800161c:	461a      	mov	r2, r3
 800161e:	2101      	movs	r1, #1
 8001620:	2003      	movs	r0, #3
 8001622:	f001 fc63 	bl	8002eec <display_GB2312_string>
	return res;
 8001626:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800162a:	ee07 3a90 	vmov	s15, r3
}
 800162e:	eeb0 0a67 	vmov.f32	s0, s15
 8001632:	3790      	adds	r7, #144	; 0x90
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	18fc5048 	.word	0x18fc5048
 800163c:	400a5773 	.word	0x400a5773
 8001640:	00000000 	.word	0x00000000
 8001644:	40affe00 	.word	0x40affe00
 8001648:	200022c0 	.word	0x200022c0
 800164c:	457a0000 	.word	0x457a0000
 8001650:	20004200 	.word	0x20004200
 8001654:	08009e98 	.word	0x08009e98

08001658 <calInt>:

/*PWM*/
float calInt()
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b0a4      	sub	sp, #144	; 0x90
 800165c:	af00      	add	r7, sp, #0
	char buf[128];
	int i;
	float res;
	float sum = 0;
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	float tempIns;
	for(i=0;i<BUF_LEN;i++)
 8001666:	2300      	movs	r3, #0
 8001668:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800166c:	e02b      	b.n	80016c6 <calInt+0x6e>
	{
		tempIns=adc2_raw_copy[i] * 3.2927 / 4095;
 800166e:	4a30      	ldr	r2, [pc, #192]	; (8001730 <calInt+0xd8>)
 8001670:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001674:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001678:	4618      	mov	r0, r3
 800167a:	f7fe ff53 	bl	8000524 <__aeabi_i2d>
 800167e:	a328      	add	r3, pc, #160	; (adr r3, 8001720 <calInt+0xc8>)
 8001680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001684:	f7fe ffb8 	bl	80005f8 <__aeabi_dmul>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4610      	mov	r0, r2
 800168e:	4619      	mov	r1, r3
 8001690:	a325      	add	r3, pc, #148	; (adr r3, 8001728 <calInt+0xd0>)
 8001692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001696:	f7ff f8d9 	bl	800084c <__aeabi_ddiv>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f7ff fa81 	bl	8000ba8 <__aeabi_d2f>
 80016a6:	4603      	mov	r3, r0
 80016a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		sum+=tempIns;
 80016ac:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80016b0:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80016b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b8:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	for(i=0;i<BUF_LEN;i++)
 80016bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016c0:	3301      	adds	r3, #1
 80016c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80016c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016ca:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80016ce:	dbce      	blt.n	800166e <calInt+0x16>
	}

	res = sum / BUF_LEN;
 80016d0:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80016d4:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001734 <calInt+0xdc>
 80016d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016dc:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84

	cur_int = res;
 80016e0:	4a15      	ldr	r2, [pc, #84]	; (8001738 <calInt+0xe0>)
 80016e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80016e6:	6013      	str	r3, [r2, #0]
	sprintf(buf,"%.3f",cur_int);
 80016e8:	4b13      	ldr	r3, [pc, #76]	; (8001738 <calInt+0xe0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7fe ff2b 	bl	8000548 <__aeabi_f2d>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4638      	mov	r0, r7
 80016f8:	4910      	ldr	r1, [pc, #64]	; (800173c <calInt+0xe4>)
 80016fa:	f006 f955 	bl	80079a8 <siprintf>
	display_GB2312_string(5,1,buf);
 80016fe:	463b      	mov	r3, r7
 8001700:	461a      	mov	r2, r3
 8001702:	2101      	movs	r1, #1
 8001704:	2005      	movs	r0, #5
 8001706:	f001 fbf1 	bl	8002eec <display_GB2312_string>

	return res;
 800170a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800170e:	ee07 3a90 	vmov	s15, r3
}
 8001712:	eeb0 0a67 	vmov.f32	s0, s15
 8001716:	3790      	adds	r7, #144	; 0x90
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	f3af 8000 	nop.w
 8001720:	18fc5048 	.word	0x18fc5048
 8001724:	400a5773 	.word	0x400a5773
 8001728:	00000000 	.word	0x00000000
 800172c:	40affe00 	.word	0x40affe00
 8001730:	20006148 	.word	0x20006148
 8001734:	457a0000 	.word	0x457a0000
 8001738:	20008088 	.word	0x20008088
 800173c:	08009e98 	.word	0x08009e98

08001740 <pidInit>:

/*PID*/
void pidInit()
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	pidCtrl.S.Kp=0.05;
 8001744:	4b09      	ldr	r3, [pc, #36]	; (800176c <pidInit+0x2c>)
 8001746:	4a0a      	ldr	r2, [pc, #40]	; (8001770 <pidInit+0x30>)
 8001748:	619a      	str	r2, [r3, #24]
	pidCtrl.S.Ki=0.05;
 800174a:	4b08      	ldr	r3, [pc, #32]	; (800176c <pidInit+0x2c>)
 800174c:	4a08      	ldr	r2, [pc, #32]	; (8001770 <pidInit+0x30>)
 800174e:	61da      	str	r2, [r3, #28]
	pidCtrl.S.Kd=0.05;
 8001750:	4b06      	ldr	r3, [pc, #24]	; (800176c <pidInit+0x2c>)
 8001752:	4a07      	ldr	r2, [pc, #28]	; (8001770 <pidInit+0x30>)
 8001754:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&pidCtrl.S, 1);
 8001756:	2101      	movs	r1, #1
 8001758:	4804      	ldr	r0, [pc, #16]	; (800176c <pidInit+0x2c>)
 800175a:	f005 fc5f 	bl	800701c <arm_pid_init_f32>

	pidCtrl.out=0;
 800175e:	4b03      	ldr	r3, [pc, #12]	; (800176c <pidInit+0x2c>)
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	625a      	str	r2, [r3, #36]	; 0x24


}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000354 	.word	0x20000354
 8001770:	3d4ccccd 	.word	0x3d4ccccd
 8001774:	00000000 	.word	0x00000000

08001778 <pidExecu>:

/*PID*/
static void pidExecu(float vol)
{
 8001778:	b5b0      	push	{r4, r5, r7, lr}
 800177a:	b0a6      	sub	sp, #152	; 0x98
 800177c:	af00      	add	r7, sp, #0
 800177e:	ed87 0a01 	vstr	s0, [r7, #4]
	float pidErr;
	char buf[128];
	pidErr = DES_VOL - vol;
 8001782:	4b85      	ldr	r3, [pc, #532]	; (8001998 <pidExecu+0x220>)
 8001784:	ed93 7a00 	vldr	s14, [r3]
 8001788:	edd7 7a01 	vldr	s15, [r7, #4]
 800178c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001790:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	//
	if(fabs(pidErr) > ERR_LIMIT)
 8001794:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001798:	eef0 7ae7 	vabs.f32	s15, s15
 800179c:	ee17 0a90 	vmov	r0, s15
 80017a0:	f7fe fed2 	bl	8000548 <__aeabi_f2d>
 80017a4:	a376      	add	r3, pc, #472	; (adr r3, 8001980 <pidExecu+0x208>)
 80017a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017aa:	f7ff f9b5 	bl	8000b18 <__aeabi_dcmpgt>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d100      	bne.n	80017b6 <pidExecu+0x3e>
			htim3.Instance->CCR1 = (u32)(pidCtrl.out * (htim3.Instance->CCR1 + 1)/vol);
		}
		sprintf(buf,"%5.2f",(pidCtrl.out * (htim3.Instance->CCR1 + 1)/vol));
		display_GB2312_string(7,1,buf);
	}
}
 80017b4:	e0e0      	b.n	8001978 <pidExecu+0x200>
 80017b6:	4b79      	ldr	r3, [pc, #484]	; (800199c <pidExecu+0x224>)
 80017b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80017bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80017c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80017c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017c8:	ed93 7a00 	vldr	s14, [r3]
 80017cc:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80017d0:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80017d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017d8:	edd3 6a01 	vldr	s13, [r3, #4]
 80017dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80017e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80017e8:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80017ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017f0:	edd3 6a02 	vldr	s13, [r3, #8]
 80017f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017f8:	edd3 7a04 	vldr	s15, [r3, #16]
 80017fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001800:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001804:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001808:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800180c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001810:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88

    /* Update state */
    S->state[1] = S->state[0];
 8001814:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001818:	68da      	ldr	r2, [r3, #12]
 800181a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800181e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001820:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001824:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001828:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800182a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800182e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001832:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001834:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
		pidCtrl.out = arm_pid_f32(&pidCtrl.S, pidErr);
 8001838:	4a58      	ldr	r2, [pc, #352]	; (800199c <pidExecu+0x224>)
 800183a:	6253      	str	r3, [r2, #36]	; 0x24
		if(pidCtrl.out * (htim3.Instance->CCR1 + 1)/vol >= (htim3.Instance->ARR+1)*MAX_PWM)
 800183c:	4b57      	ldr	r3, [pc, #348]	; (800199c <pidExecu+0x224>)
 800183e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001842:	4b57      	ldr	r3, [pc, #348]	; (80019a0 <pidExecu+0x228>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001848:	3301      	adds	r3, #1
 800184a:	ee07 3a90 	vmov	s15, r3
 800184e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001852:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001856:	edd7 7a01 	vldr	s15, [r7, #4]
 800185a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800185e:	ee16 0a90 	vmov	r0, s13
 8001862:	f7fe fe71 	bl	8000548 <__aeabi_f2d>
 8001866:	4604      	mov	r4, r0
 8001868:	460d      	mov	r5, r1
 800186a:	4b4d      	ldr	r3, [pc, #308]	; (80019a0 <pidExecu+0x228>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001870:	3301      	adds	r3, #1
 8001872:	4618      	mov	r0, r3
 8001874:	f7fe fe46 	bl	8000504 <__aeabi_ui2d>
 8001878:	a343      	add	r3, pc, #268	; (adr r3, 8001988 <pidExecu+0x210>)
 800187a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187e:	f7fe febb 	bl	80005f8 <__aeabi_dmul>
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4620      	mov	r0, r4
 8001888:	4629      	mov	r1, r5
 800188a:	f7ff f93b 	bl	8000b04 <__aeabi_dcmpge>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d005      	beq.n	80018a0 <pidExecu+0x128>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,PWM_PERIOD_CCR1*MAX_PWM);
 8001894:	4b42      	ldr	r3, [pc, #264]	; (80019a0 <pidExecu+0x228>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 800189c:	635a      	str	r2, [r3, #52]	; 0x34
 800189e:	e048      	b.n	8001932 <pidExecu+0x1ba>
		else if(pidCtrl.out * (htim3.Instance->CCR1 + 1)/vol <= (htim3.Instance->ARR+1)*MIN_PWM)
 80018a0:	4b3e      	ldr	r3, [pc, #248]	; (800199c <pidExecu+0x224>)
 80018a2:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80018a6:	4b3e      	ldr	r3, [pc, #248]	; (80019a0 <pidExecu+0x228>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ac:	3301      	adds	r3, #1
 80018ae:	ee07 3a90 	vmov	s15, r3
 80018b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80018be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80018c2:	ee16 0a90 	vmov	r0, s13
 80018c6:	f7fe fe3f 	bl	8000548 <__aeabi_f2d>
 80018ca:	4604      	mov	r4, r0
 80018cc:	460d      	mov	r5, r1
 80018ce:	4b34      	ldr	r3, [pc, #208]	; (80019a0 <pidExecu+0x228>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d4:	3301      	adds	r3, #1
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fe14 	bl	8000504 <__aeabi_ui2d>
 80018dc:	a32c      	add	r3, pc, #176	; (adr r3, 8001990 <pidExecu+0x218>)
 80018de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e2:	f7fe fe89 	bl	80005f8 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4620      	mov	r0, r4
 80018ec:	4629      	mov	r1, r5
 80018ee:	f7ff f8ff 	bl	8000af0 <__aeabi_dcmple>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d004      	beq.n	8001902 <pidExecu+0x18a>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,PWM_PERIOD_CCR1*MIN_PWM);
 80018f8:	4b29      	ldr	r3, [pc, #164]	; (80019a0 <pidExecu+0x228>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2214      	movs	r2, #20
 80018fe:	635a      	str	r2, [r3, #52]	; 0x34
 8001900:	e017      	b.n	8001932 <pidExecu+0x1ba>
			htim3.Instance->CCR1 = (u32)(pidCtrl.out * (htim3.Instance->CCR1 + 1)/vol);
 8001902:	4b26      	ldr	r3, [pc, #152]	; (800199c <pidExecu+0x224>)
 8001904:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001908:	4b25      	ldr	r3, [pc, #148]	; (80019a0 <pidExecu+0x228>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800190e:	3301      	adds	r3, #1
 8001910:	ee07 3a90 	vmov	s15, r3
 8001914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001918:	ee67 6a27 	vmul.f32	s13, s14, s15
 800191c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001924:	4b1e      	ldr	r3, [pc, #120]	; (80019a0 <pidExecu+0x228>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800192c:	ee17 2a90 	vmov	r2, s15
 8001930:	635a      	str	r2, [r3, #52]	; 0x34
		sprintf(buf,"%5.2f",(pidCtrl.out * (htim3.Instance->CCR1 + 1)/vol));
 8001932:	4b1a      	ldr	r3, [pc, #104]	; (800199c <pidExecu+0x224>)
 8001934:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001938:	4b19      	ldr	r3, [pc, #100]	; (80019a0 <pidExecu+0x228>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800193e:	3301      	adds	r3, #1
 8001940:	ee07 3a90 	vmov	s15, r3
 8001944:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001948:	ee27 7a27 	vmul.f32	s14, s14, s15
 800194c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001950:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001954:	ee16 0a90 	vmov	r0, s13
 8001958:	f7fe fdf6 	bl	8000548 <__aeabi_f2d>
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	f107 0008 	add.w	r0, r7, #8
 8001964:	490f      	ldr	r1, [pc, #60]	; (80019a4 <pidExecu+0x22c>)
 8001966:	f006 f81f 	bl	80079a8 <siprintf>
		display_GB2312_string(7,1,buf);
 800196a:	f107 0308 	add.w	r3, r7, #8
 800196e:	461a      	mov	r2, r3
 8001970:	2101      	movs	r1, #1
 8001972:	2007      	movs	r0, #7
 8001974:	f001 faba 	bl	8002eec <display_GB2312_string>
}
 8001978:	bf00      	nop
 800197a:	3798      	adds	r7, #152	; 0x98
 800197c:	46bd      	mov	sp, r7
 800197e:	bdb0      	pop	{r4, r5, r7, pc}
 8001980:	d2f1a9fc 	.word	0xd2f1a9fc
 8001984:	3f50624d 	.word	0x3f50624d
 8001988:	8f5c28f6 	.word	0x8f5c28f6
 800198c:	3fe8f5c2 	.word	0x3fe8f5c2
 8001990:	47ae147b 	.word	0x47ae147b
 8001994:	3f847ae1 	.word	0x3f847ae1
 8001998:	20000000 	.word	0x20000000
 800199c:	20000354 	.word	0x20000354
 80019a0:	20008134 	.word	0x20008134
 80019a4:	08009ea0 	.word	0x08009ea0

080019a8 <autoBlock>:

void autoBlock(float vol)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	ed87 0a01 	vstr	s0, [r7, #4]
	if(vol > DES_INT)
 80019b2:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <autoBlock+0x44>)
 80019b4:	edd3 7a00 	vldr	s15, [r3]
 80019b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80019bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c4:	dd08      	ble.n	80019d8 <autoBlock+0x30>
	{
		blockade;
 80019c6:	2200      	movs	r2, #0
 80019c8:	2110      	movs	r1, #16
 80019ca:	4809      	ldr	r0, [pc, #36]	; (80019f0 <autoBlock+0x48>)
 80019cc:	f003 f830 	bl	8004a30 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 80019d0:	2064      	movs	r0, #100	; 0x64
 80019d2:	f001 fdaf 	bl	8003534 <HAL_Delay>
	else
	{
		blockadeOFF;
	}

}
 80019d6:	e004      	b.n	80019e2 <autoBlock+0x3a>
		blockadeOFF;
 80019d8:	2201      	movs	r2, #1
 80019da:	2110      	movs	r1, #16
 80019dc:	4804      	ldr	r0, [pc, #16]	; (80019f0 <autoBlock+0x48>)
 80019de:	f003 f827 	bl	8004a30 <HAL_GPIO_WritePin>
}
 80019e2:	bf00      	nop
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000004 	.word	0x20000004
 80019f0:	40020000 	.word	0x40020000

080019f4 <dutyCycle>:

/**/
int compare = 1000;
void dutyCycle()
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b0a0      	sub	sp, #128	; 0x80
 80019f8:	af00      	add	r7, sp, #0
	char buf[128];

	sprintf(buf,"%04d",compare);
 80019fa:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <dutyCycle+0x28>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	463b      	mov	r3, r7
 8001a00:	4907      	ldr	r1, [pc, #28]	; (8001a20 <dutyCycle+0x2c>)
 8001a02:	4618      	mov	r0, r3
 8001a04:	f005 ffd0 	bl	80079a8 <siprintf>
	display_GB2312_string(1,7,buf);
 8001a08:	463b      	mov	r3, r7
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	2107      	movs	r1, #7
 8001a0e:	2001      	movs	r0, #1
 8001a10:	f001 fa6c 	bl	8002eec <display_GB2312_string>
}
 8001a14:	bf00      	nop
 8001a16:	3780      	adds	r7, #128	; 0x80
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	20000008 	.word	0x20000008
 8001a20:	08009ea8 	.word	0x08009ea8

08001a24 <setPidState>:
}

/*pid*/
int autoPidFlag = 0;
void setPidState()
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
	if(autoPidFlag == 0){autoPidFlag = 1;}
 8001a28:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <setPidState+0x24>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d103      	bne.n	8001a38 <setPidState+0x14>
 8001a30:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <setPidState+0x24>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	601a      	str	r2, [r3, #0]
	else {autoPidFlag = 0;}
}
 8001a36:	e002      	b.n	8001a3e <setPidState+0x1a>
	else {autoPidFlag = 0;}
 8001a38:	4b03      	ldr	r3, [pc, #12]	; (8001a48 <setPidState+0x24>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	2000808c 	.word	0x2000808c
 8001a4c:	00000000 	.word	0x00000000

08001a50 <keySwitch>:
u8 i=0;
/**/
void keySwitch()
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
	switch(KEY)
 8001a54:	4b74      	ldr	r3, [pc, #464]	; (8001c28 <keySwitch+0x1d8>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	2b0f      	cmp	r3, #15
 8001a5c:	f200 80d4 	bhi.w	8001c08 <keySwitch+0x1b8>
 8001a60:	a201      	add	r2, pc, #4	; (adr r2, 8001a68 <keySwitch+0x18>)
 8001a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a66:	bf00      	nop
 8001a68:	08001aa9 	.word	0x08001aa9
 8001a6c:	08001ab5 	.word	0x08001ab5
 8001a70:	08001abb 	.word	0x08001abb
 8001a74:	08001ae9 	.word	0x08001ae9
 8001a78:	08001b17 	.word	0x08001b17
 8001a7c:	08001b23 	.word	0x08001b23
 8001a80:	08001b2f 	.word	0x08001b2f
 8001a84:	08001b5d 	.word	0x08001b5d
 8001a88:	08001b8b 	.word	0x08001b8b
 8001a8c:	08001b97 	.word	0x08001b97
 8001a90:	08001ba3 	.word	0x08001ba3
 8001a94:	08001bad 	.word	0x08001bad
 8001a98:	08001c09 	.word	0x08001c09
 8001a9c:	08001c09 	.word	0x08001c09
 8001aa0:	08001bb9 	.word	0x08001bb9
 8001aa4:	08001be1 	.word	0x08001be1
		 {
		 case 1:
		 {
			 blockade;
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2110      	movs	r1, #16
 8001aac:	485f      	ldr	r0, [pc, #380]	; (8001c2c <keySwitch+0x1dc>)
 8001aae:	f002 ffbf 	bl	8004a30 <HAL_GPIO_WritePin>
			 break;
 8001ab2:	e0aa      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 2:
		 {
			 setPidState();
 8001ab4:	f7ff ffb6 	bl	8001a24 <setPidState>
			 break;
 8001ab8:	e0a7      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 3:
		 {
			 HAL_Delay(100);DES_VOL+=0.01428;break;			//  0.1/7.0   +0.1V
 8001aba:	2064      	movs	r0, #100	; 0x64
 8001abc:	f001 fd3a 	bl	8003534 <HAL_Delay>
 8001ac0:	4b5b      	ldr	r3, [pc, #364]	; (8001c30 <keySwitch+0x1e0>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7fe fd3f 	bl	8000548 <__aeabi_f2d>
 8001aca:	a351      	add	r3, pc, #324	; (adr r3, 8001c10 <keySwitch+0x1c0>)
 8001acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad0:	f7fe fbdc 	bl	800028c <__adddf3>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4610      	mov	r0, r2
 8001ada:	4619      	mov	r1, r3
 8001adc:	f7ff f864 	bl	8000ba8 <__aeabi_d2f>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	4a53      	ldr	r2, [pc, #332]	; (8001c30 <keySwitch+0x1e0>)
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	e090      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 4:
		 {
			 HAL_Delay(100);DES_VOL-=0.01428;break;			//-0.1V
 8001ae8:	2064      	movs	r0, #100	; 0x64
 8001aea:	f001 fd23 	bl	8003534 <HAL_Delay>
 8001aee:	4b50      	ldr	r3, [pc, #320]	; (8001c30 <keySwitch+0x1e0>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7fe fd28 	bl	8000548 <__aeabi_f2d>
 8001af8:	a345      	add	r3, pc, #276	; (adr r3, 8001c10 <keySwitch+0x1c0>)
 8001afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001afe:	f7fe fbc3 	bl	8000288 <__aeabi_dsub>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	4610      	mov	r0, r2
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f7ff f84d 	bl	8000ba8 <__aeabi_d2f>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4a47      	ldr	r2, [pc, #284]	; (8001c30 <keySwitch+0x1e0>)
 8001b12:	6013      	str	r3, [r2, #0]
 8001b14:	e079      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 5:
		 {
			 compare+=50;break;
 8001b16:	4b47      	ldr	r3, [pc, #284]	; (8001c34 <keySwitch+0x1e4>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	3332      	adds	r3, #50	; 0x32
 8001b1c:	4a45      	ldr	r2, [pc, #276]	; (8001c34 <keySwitch+0x1e4>)
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	e073      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 6:
		 {
			 compare-=50;break;
 8001b22:	4b44      	ldr	r3, [pc, #272]	; (8001c34 <keySwitch+0x1e4>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	3b32      	subs	r3, #50	; 0x32
 8001b28:	4a42      	ldr	r2, [pc, #264]	; (8001c34 <keySwitch+0x1e4>)
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	e06d      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 7:
		 {
			 HAL_Delay(100);DES_VOL+=0.14285;break;
 8001b2e:	2064      	movs	r0, #100	; 0x64
 8001b30:	f001 fd00 	bl	8003534 <HAL_Delay>
 8001b34:	4b3e      	ldr	r3, [pc, #248]	; (8001c30 <keySwitch+0x1e0>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7fe fd05 	bl	8000548 <__aeabi_f2d>
 8001b3e:	a336      	add	r3, pc, #216	; (adr r3, 8001c18 <keySwitch+0x1c8>)
 8001b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b44:	f7fe fba2 	bl	800028c <__adddf3>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	4610      	mov	r0, r2
 8001b4e:	4619      	mov	r1, r3
 8001b50:	f7ff f82a 	bl	8000ba8 <__aeabi_d2f>
 8001b54:	4603      	mov	r3, r0
 8001b56:	4a36      	ldr	r2, [pc, #216]	; (8001c30 <keySwitch+0x1e0>)
 8001b58:	6013      	str	r3, [r2, #0]
 8001b5a:	e056      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 8:
		 {
			 HAL_Delay(100);DES_VOL-=0.14285;break;
 8001b5c:	2064      	movs	r0, #100	; 0x64
 8001b5e:	f001 fce9 	bl	8003534 <HAL_Delay>
 8001b62:	4b33      	ldr	r3, [pc, #204]	; (8001c30 <keySwitch+0x1e0>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7fe fcee 	bl	8000548 <__aeabi_f2d>
 8001b6c:	a32a      	add	r3, pc, #168	; (adr r3, 8001c18 <keySwitch+0x1c8>)
 8001b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b72:	f7fe fb89 	bl	8000288 <__aeabi_dsub>
 8001b76:	4602      	mov	r2, r0
 8001b78:	460b      	mov	r3, r1
 8001b7a:	4610      	mov	r0, r2
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	f7ff f813 	bl	8000ba8 <__aeabi_d2f>
 8001b82:	4603      	mov	r3, r0
 8001b84:	4a2a      	ldr	r2, [pc, #168]	; (8001c30 <keySwitch+0x1e0>)
 8001b86:	6013      	str	r3, [r2, #0]
 8001b88:	e03f      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 9:
		 {
			 compare+=100;break;
 8001b8a:	4b2a      	ldr	r3, [pc, #168]	; (8001c34 <keySwitch+0x1e4>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	3364      	adds	r3, #100	; 0x64
 8001b90:	4a28      	ldr	r2, [pc, #160]	; (8001c34 <keySwitch+0x1e4>)
 8001b92:	6013      	str	r3, [r2, #0]
 8001b94:	e039      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 10:
		 {
			 compare-=100;break;
 8001b96:	4b27      	ldr	r3, [pc, #156]	; (8001c34 <keySwitch+0x1e4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	3b64      	subs	r3, #100	; 0x64
 8001b9c:	4a25      	ldr	r2, [pc, #148]	; (8001c34 <keySwitch+0x1e4>)
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	e033      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 11:
		 {
			 compare=1000;break;
 8001ba2:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <keySwitch+0x1e4>)
 8001ba4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	e02e      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 12:
		 {
			 __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,compare);break;
 8001bac:	4b21      	ldr	r3, [pc, #132]	; (8001c34 <keySwitch+0x1e4>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b21      	ldr	r3, [pc, #132]	; (8001c38 <keySwitch+0x1e8>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	635a      	str	r2, [r3, #52]	; 0x34
 8001bb6:	e028      	b.n	8001c0a <keySwitch+0x1ba>
		 {
			 break;
		 }
		 case 15:
		 {
			 DES_INT+=0.1;
 8001bb8:	4b20      	ldr	r3, [pc, #128]	; (8001c3c <keySwitch+0x1ec>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7fe fcc3 	bl	8000548 <__aeabi_f2d>
 8001bc2:	a317      	add	r3, pc, #92	; (adr r3, 8001c20 <keySwitch+0x1d0>)
 8001bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc8:	f7fe fb60 	bl	800028c <__adddf3>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4610      	mov	r0, r2
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f7fe ffe8 	bl	8000ba8 <__aeabi_d2f>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	4a18      	ldr	r2, [pc, #96]	; (8001c3c <keySwitch+0x1ec>)
 8001bdc:	6013      	str	r3, [r2, #0]
			 break;
 8001bde:	e014      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 case 16:
		 {
			 DES_INT-=0.1;
 8001be0:	4b16      	ldr	r3, [pc, #88]	; (8001c3c <keySwitch+0x1ec>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fcaf 	bl	8000548 <__aeabi_f2d>
 8001bea:	a30d      	add	r3, pc, #52	; (adr r3, 8001c20 <keySwitch+0x1d0>)
 8001bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf0:	f7fe fb4a 	bl	8000288 <__aeabi_dsub>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4610      	mov	r0, r2
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f7fe ffd4 	bl	8000ba8 <__aeabi_d2f>
 8001c00:	4603      	mov	r3, r0
 8001c02:	4a0e      	ldr	r2, [pc, #56]	; (8001c3c <keySwitch+0x1ec>)
 8001c04:	6013      	str	r3, [r2, #0]
			 break;
 8001c06:	e000      	b.n	8001c0a <keySwitch+0x1ba>
		 }
		 default:break;
 8001c08:	bf00      	nop
		 }
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	27e52157 	.word	0x27e52157
 8001c14:	3f8d3ed5 	.word	0x3f8d3ed5
 8001c18:	a71de69b 	.word	0xa71de69b
 8001c1c:	3fc248e8 	.word	0x3fc248e8
 8001c20:	9999999a 	.word	0x9999999a
 8001c24:	3fb99999 	.word	0x3fb99999
 8001c28:	20004204 	.word	0x20004204
 8001c2c:	40020000 	.word	0x40020000
 8001c30:	20000000 	.word	0x20000000
 8001c34:	20000008 	.word	0x20000008
 8001c38:	20008134 	.word	0x20008134
 8001c3c:	20000004 	.word	0x20000004

08001c40 <keyGet>:

/**/
void keyGet()
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
	char buf[20];
	 KEY=key_scan();
 8001c46:	f001 fa33 	bl	80030b0 <key_scan>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4b19      	ldr	r3, [pc, #100]	; (8001cb4 <keyGet+0x74>)
 8001c50:	701a      	strb	r2, [r3, #0]
	 keySwitch();
 8001c52:	f7ff fefd 	bl	8001a50 <keySwitch>
	 numError();
 8001c56:	f000 f837 	bl	8001cc8 <numError>

	 sprintf(buf,"%02.3f",DES_VOL*7);
 8001c5a:	4b17      	ldr	r3, [pc, #92]	; (8001cb8 <keyGet+0x78>)
 8001c5c:	edd3 7a00 	vldr	s15, [r3]
 8001c60:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8001c64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c68:	ee17 0a90 	vmov	r0, s15
 8001c6c:	f7fe fc6c 	bl	8000548 <__aeabi_f2d>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	1d38      	adds	r0, r7, #4
 8001c76:	4911      	ldr	r1, [pc, #68]	; (8001cbc <keyGet+0x7c>)
 8001c78:	f005 fe96 	bl	80079a8 <siprintf>
	 display_GB2312_string(3,60,buf);
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	461a      	mov	r2, r3
 8001c80:	213c      	movs	r1, #60	; 0x3c
 8001c82:	2003      	movs	r0, #3
 8001c84:	f001 f932 	bl	8002eec <display_GB2312_string>

	 sprintf(buf,"%02.3f",DES_INT);
 8001c88:	4b0d      	ldr	r3, [pc, #52]	; (8001cc0 <keyGet+0x80>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe fc5b 	bl	8000548 <__aeabi_f2d>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	1d38      	adds	r0, r7, #4
 8001c98:	4908      	ldr	r1, [pc, #32]	; (8001cbc <keyGet+0x7c>)
 8001c9a:	f005 fe85 	bl	80079a8 <siprintf>
	 display_GB2312_string(5,60,buf);
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	213c      	movs	r1, #60	; 0x3c
 8001ca4:	2005      	movs	r0, #5
 8001ca6:	f001 f921 	bl	8002eec <display_GB2312_string>


}
 8001caa:	bf00      	nop
 8001cac:	3718      	adds	r7, #24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20004204 	.word	0x20004204
 8001cb8:	20000000 	.word	0x20000000
 8001cbc:	08009eb0 	.word	0x08009eb0
 8001cc0:	20000004 	.word	0x20000004
 8001cc4:	00000000 	.word	0x00000000

08001cc8 <numError>:

/**/
void numError()
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
	if(DES_VOL <= 0)
 8001ccc:	4b22      	ldr	r3, [pc, #136]	; (8001d58 <numError+0x90>)
 8001cce:	edd3 7a00 	vldr	s15, [r3]
 8001cd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cda:	d803      	bhi.n	8001ce4 <numError+0x1c>
	{
		DES_VOL=0;
 8001cdc:	4b1e      	ldr	r3, [pc, #120]	; (8001d58 <numError+0x90>)
 8001cde:	f04f 0200 	mov.w	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
	}
	if(DES_VOL >= 2.5714)		//  18/7
 8001ce4:	4b1c      	ldr	r3, [pc, #112]	; (8001d58 <numError+0x90>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fc2d 	bl	8000548 <__aeabi_f2d>
 8001cee:	a316      	add	r3, pc, #88	; (adr r3, 8001d48 <numError+0x80>)
 8001cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf4:	f7fe ff06 	bl	8000b04 <__aeabi_dcmpge>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <numError+0x3c>
	{
		DES_VOL=2.5714;
 8001cfe:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <numError+0x90>)
 8001d00:	4a16      	ldr	r2, [pc, #88]	; (8001d5c <numError+0x94>)
 8001d02:	601a      	str	r2, [r3, #0]
	}

	if(DES_INT <= 0)
 8001d04:	4b16      	ldr	r3, [pc, #88]	; (8001d60 <numError+0x98>)
 8001d06:	edd3 7a00 	vldr	s15, [r3]
 8001d0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d12:	d803      	bhi.n	8001d1c <numError+0x54>
	{
		DES_INT=0;
 8001d14:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <numError+0x98>)
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
	}
	if(DES_INT >= 2.4)
 8001d1c:	4b10      	ldr	r3, [pc, #64]	; (8001d60 <numError+0x98>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7fe fc11 	bl	8000548 <__aeabi_f2d>
 8001d26:	a30a      	add	r3, pc, #40	; (adr r3, 8001d50 <numError+0x88>)
 8001d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2c:	f7fe feea 	bl	8000b04 <__aeabi_dcmpge>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d100      	bne.n	8001d38 <numError+0x70>
	{
		DES_INT=2.4;
	}
}
 8001d36:	e002      	b.n	8001d3e <numError+0x76>
		DES_INT=2.4;
 8001d38:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <numError+0x98>)
 8001d3a:	4a0a      	ldr	r2, [pc, #40]	; (8001d64 <numError+0x9c>)
 8001d3c:	601a      	str	r2, [r3, #0]
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	f3af 8000 	nop.w
 8001d48:	29c779a7 	.word	0x29c779a7
 8001d4c:	4004923a 	.word	0x4004923a
 8001d50:	33333333 	.word	0x33333333
 8001d54:	40033333 	.word	0x40033333
 8001d58:	20000000 	.word	0x20000000
 8001d5c:	402491d1 	.word	0x402491d1
 8001d60:	20000004 	.word	0x20000004
 8001d64:	4019999a 	.word	0x4019999a

08001d68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b0a0      	sub	sp, #128	; 0x80
 8001d6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d6e:	f001 fb6f 	bl	8003450 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d72:	f000 f86f 	bl	8001e54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d76:	f7ff fa91 	bl	800129c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001d7a:	f000 fca3 	bl	80026c4 <MX_USART3_UART_Init>
  MX_DMA_Init();
 8001d7e:	f7ff fa65 	bl	800124c <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001d82:	f000 fcc9 	bl	8002718 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001d86:	f7ff f8e1 	bl	8000f4c <MX_ADC1_Init>
  MX_TIM2_Init();
 8001d8a:	f000 fa8f 	bl	80022ac <MX_TIM2_Init>
  MX_TIM3_Init();
 8001d8e:	f000 faff 	bl	8002390 <MX_TIM3_Init>
  MX_SPI1_Init();
 8001d92:	f000 f8cf 	bl	8001f34 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001d96:	f000 fb71 	bl	800247c <MX_TIM4_Init>
  MX_ADC2_Init();
 8001d9a:	f7ff f929 	bl	8000ff0 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  delay_init(84);
 8001d9e:	2054      	movs	r0, #84	; 0x54
 8001da0:	f005 f8d2 	bl	8006f48 <delay_init>
  JLX12864G_086_GPIOInit();					//
 8001da4:	f000 fdac 	bl	8002900 <JLX12864G_086_GPIOInit>
  initial_lcd();							//lcd
 8001da8:	f000 fefa 	bl	8002ba0 <initial_lcd>
  clear_screen();							//
 8001dac:	f000 ff5f 	bl	8002c6e <clear_screen>
  pidInit();								//pid
 8001db0:	f7ff fcc6 	bl	8001740 <pidInit>
  HAL_TIM_Base_Start(&htim2);				//tim2
 8001db4:	481e      	ldr	r0, [pc, #120]	; (8001e30 <main+0xc8>)
 8001db6:	f003 fe33 	bl	8005a20 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	//PWM
 8001dba:	2100      	movs	r1, #0
 8001dbc:	481d      	ldr	r0, [pc, #116]	; (8001e34 <main+0xcc>)
 8001dbe:	f003 ff49 	bl	8005c54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);	//PWM
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	481c      	ldr	r0, [pc, #112]	; (8001e38 <main+0xd0>)
 8001dc6:	f003 ff45 	bl	8005c54 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1, (u32*)adc_raw, BUF_LEN);	//ADC-DMA
 8001dca:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001dce:	491b      	ldr	r1, [pc, #108]	; (8001e3c <main+0xd4>)
 8001dd0:	481b      	ldr	r0, [pc, #108]	; (8001e40 <main+0xd8>)
 8001dd2:	f001 fc17 	bl	8003604 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (u32*)adc2_raw, BUF_LEN);	//ADC-DMA
 8001dd6:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001dda:	491a      	ldr	r1, [pc, #104]	; (8001e44 <main+0xdc>)
 8001ddc:	481a      	ldr	r0, [pc, #104]	; (8001e48 <main+0xe0>)
 8001dde:	f001 fc11 	bl	8003604 <HAL_ADC_Start_DMA>
  W25QXX_Init();							//W25QXX
 8001de2:	f005 f84b 	bl	8006e7c <W25QXX_Init>
  delay_ms(50);
 8001de6:	2032      	movs	r0, #50	; 0x32
 8001de8:	f005 f900 	bl	8006fec <delay_ms>
  /* USER CODE BEGIN WHILE */
  char buf[128];
//  display_GB2312_string(1,1,"  ");
  while (1)
  {
	  keyGet();
 8001dec:	f7ff ff28 	bl	8001c40 <keyGet>
	  dutyCycle();
 8001df0:	f7ff fe00 	bl	80019f4 <dutyCycle>

	  if(dma_cpl_flag == 1 && autoPidFlag == 1)
 8001df4:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <main+0xe4>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d1f6      	bne.n	8001dec <main+0x84>
 8001dfe:	4b14      	ldr	r3, [pc, #80]	; (8001e50 <main+0xe8>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d1f2      	bne.n	8001dec <main+0x84>
	  {
		  dma_cpl_flag = 0 ;
 8001e06:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <main+0xe4>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	701a      	strb	r2, [r3, #0]
		  pidExecu(calVol());
 8001e0c:	f7ff fbac 	bl	8001568 <calVol>
 8001e10:	eef0 7a40 	vmov.f32	s15, s0
 8001e14:	eeb0 0a67 	vmov.f32	s0, s15
 8001e18:	f7ff fcae 	bl	8001778 <pidExecu>
		  autoBlock(calInt());
 8001e1c:	f7ff fc1c 	bl	8001658 <calInt>
 8001e20:	eef0 7a40 	vmov.f32	s15, s0
 8001e24:	eeb0 0a67 	vmov.f32	s0, s15
 8001e28:	f7ff fdbe 	bl	80019a8 <autoBlock>
	  keyGet();
 8001e2c:	e7de      	b.n	8001dec <main+0x84>
 8001e2e:	bf00      	nop
 8001e30:	200080ec 	.word	0x200080ec
 8001e34:	20008134 	.word	0x20008134
 8001e38:	2000817c 	.word	0x2000817c
 8001e3c:	20000380 	.word	0x20000380
 8001e40:	20000204 	.word	0x20000204
 8001e44:	20004208 	.word	0x20004208
 8001e48:	2000024c 	.word	0x2000024c
 8001e4c:	2000037c 	.word	0x2000037c
 8001e50:	2000808c 	.word	0x2000808c

08001e54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b094      	sub	sp, #80	; 0x50
 8001e58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e5a:	f107 0320 	add.w	r3, r7, #32
 8001e5e:	2230      	movs	r2, #48	; 0x30
 8001e60:	2100      	movs	r1, #0
 8001e62:	4618      	mov	r0, r3
 8001e64:	f005 f92e 	bl	80070c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e68:	f107 030c 	add.w	r3, r7, #12
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	60da      	str	r2, [r3, #12]
 8001e76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60bb      	str	r3, [r7, #8]
 8001e7c:	4b28      	ldr	r3, [pc, #160]	; (8001f20 <SystemClock_Config+0xcc>)
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e80:	4a27      	ldr	r2, [pc, #156]	; (8001f20 <SystemClock_Config+0xcc>)
 8001e82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e86:	6413      	str	r3, [r2, #64]	; 0x40
 8001e88:	4b25      	ldr	r3, [pc, #148]	; (8001f20 <SystemClock_Config+0xcc>)
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e94:	2300      	movs	r3, #0
 8001e96:	607b      	str	r3, [r7, #4]
 8001e98:	4b22      	ldr	r3, [pc, #136]	; (8001f24 <SystemClock_Config+0xd0>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a21      	ldr	r2, [pc, #132]	; (8001f24 <SystemClock_Config+0xd0>)
 8001e9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea2:	6013      	str	r3, [r2, #0]
 8001ea4:	4b1f      	ldr	r3, [pc, #124]	; (8001f24 <SystemClock_Config+0xd0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eac:	607b      	str	r3, [r7, #4]
 8001eae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001eb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eb8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ebe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ec4:	2304      	movs	r3, #4
 8001ec6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001ec8:	23a0      	movs	r3, #160	; 0xa0
 8001eca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ed0:	2304      	movs	r3, #4
 8001ed2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ed4:	f107 0320 	add.w	r3, r7, #32
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f002 fdc3 	bl	8004a64 <HAL_RCC_OscConfig>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ee4:	f000 f820 	bl	8001f28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ee8:	230f      	movs	r3, #15
 8001eea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eec:	2302      	movs	r3, #2
 8001eee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ef4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ef8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001efa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f00:	f107 030c 	add.w	r3, r7, #12
 8001f04:	2105      	movs	r1, #5
 8001f06:	4618      	mov	r0, r3
 8001f08:	f003 f824 	bl	8004f54 <HAL_RCC_ClockConfig>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f12:	f000 f809 	bl	8001f28 <Error_Handler>
  }
}
 8001f16:	bf00      	nop
 8001f18:	3750      	adds	r7, #80	; 0x50
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40007000 	.word	0x40007000

08001f28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f2c:	b672      	cpsid	i
}
 8001f2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f30:	e7fe      	b.n	8001f30 <Error_Handler+0x8>
	...

08001f34 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001f38:	4b17      	ldr	r3, [pc, #92]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f3a:	4a18      	ldr	r2, [pc, #96]	; (8001f9c <MX_SPI1_Init+0x68>)
 8001f3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f3e:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f46:	4b14      	ldr	r3, [pc, #80]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f4c:	4b12      	ldr	r3, [pc, #72]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f52:	4b11      	ldr	r3, [pc, #68]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f58:	4b0f      	ldr	r3, [pc, #60]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f5e:	4b0e      	ldr	r3, [pc, #56]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f64:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f66:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f6c:	4b0a      	ldr	r3, [pc, #40]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f72:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f78:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f7e:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f80:	220a      	movs	r2, #10
 8001f82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f84:	4804      	ldr	r0, [pc, #16]	; (8001f98 <MX_SPI1_Init+0x64>)
 8001f86:	f003 fa05 	bl	8005394 <HAL_SPI_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f90:	f7ff ffca 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20008090 	.word	0x20008090
 8001f9c:	40013000 	.word	0x40013000

08001fa0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08a      	sub	sp, #40	; 0x28
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa8:	f107 0314 	add.w	r3, r7, #20
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a19      	ldr	r2, [pc, #100]	; (8002024 <HAL_SPI_MspInit+0x84>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d12b      	bne.n	800201a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	613b      	str	r3, [r7, #16]
 8001fc6:	4b18      	ldr	r3, [pc, #96]	; (8002028 <HAL_SPI_MspInit+0x88>)
 8001fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fca:	4a17      	ldr	r2, [pc, #92]	; (8002028 <HAL_SPI_MspInit+0x88>)
 8001fcc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fd2:	4b15      	ldr	r3, [pc, #84]	; (8002028 <HAL_SPI_MspInit+0x88>)
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	4b11      	ldr	r3, [pc, #68]	; (8002028 <HAL_SPI_MspInit+0x88>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	4a10      	ldr	r2, [pc, #64]	; (8002028 <HAL_SPI_MspInit+0x88>)
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <HAL_SPI_MspInit+0x88>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001ffa:	23e0      	movs	r3, #224	; 0xe0
 8001ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffe:	2302      	movs	r3, #2
 8002000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	2300      	movs	r3, #0
 8002004:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002006:	2303      	movs	r3, #3
 8002008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800200a:	2305      	movs	r3, #5
 800200c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200e:	f107 0314 	add.w	r3, r7, #20
 8002012:	4619      	mov	r1, r3
 8002014:	4805      	ldr	r0, [pc, #20]	; (800202c <HAL_SPI_MspInit+0x8c>)
 8002016:	f002 fb57 	bl	80046c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800201a:	bf00      	nop
 800201c:	3728      	adds	r7, #40	; 0x28
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40013000 	.word	0x40013000
 8002028:	40023800 	.word	0x40023800
 800202c:	40020000 	.word	0x40020000

08002030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	607b      	str	r3, [r7, #4]
 800203a:	4b10      	ldr	r3, [pc, #64]	; (800207c <HAL_MspInit+0x4c>)
 800203c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203e:	4a0f      	ldr	r2, [pc, #60]	; (800207c <HAL_MspInit+0x4c>)
 8002040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002044:	6453      	str	r3, [r2, #68]	; 0x44
 8002046:	4b0d      	ldr	r3, [pc, #52]	; (800207c <HAL_MspInit+0x4c>)
 8002048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800204e:	607b      	str	r3, [r7, #4]
 8002050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	603b      	str	r3, [r7, #0]
 8002056:	4b09      	ldr	r3, [pc, #36]	; (800207c <HAL_MspInit+0x4c>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	4a08      	ldr	r2, [pc, #32]	; (800207c <HAL_MspInit+0x4c>)
 800205c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002060:	6413      	str	r3, [r2, #64]	; 0x40
 8002062:	4b06      	ldr	r3, [pc, #24]	; (800207c <HAL_MspInit+0x4c>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800206e:	bf00      	nop
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	40023800 	.word	0x40023800

08002080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002084:	e7fe      	b.n	8002084 <NMI_Handler+0x4>

08002086 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002086:	b480      	push	{r7}
 8002088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800208a:	e7fe      	b.n	800208a <HardFault_Handler+0x4>

0800208c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002090:	e7fe      	b.n	8002090 <MemManage_Handler+0x4>

08002092 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002092:	b480      	push	{r7}
 8002094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002096:	e7fe      	b.n	8002096 <BusFault_Handler+0x4>

08002098 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800209c:	e7fe      	b.n	800209c <UsageFault_Handler+0x4>

0800209e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800209e:	b480      	push	{r7}
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020ba:	b480      	push	{r7}
 80020bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020cc:	f001 fa12 	bl	80034f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020d0:	bf00      	nop
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80020d8:	4802      	ldr	r0, [pc, #8]	; (80020e4 <DMA2_Stream0_IRQHandler+0x10>)
 80020da:	f002 f88b 	bl	80041f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000294 	.word	0x20000294

080020e8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80020ec:	4802      	ldr	r0, [pc, #8]	; (80020f8 <DMA2_Stream2_IRQHandler+0x10>)
 80020ee:	f002 f881 	bl	80041f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	200002f4 	.word	0x200002f4

080020fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
	return 1;
 8002100:	2301      	movs	r3, #1
}
 8002102:	4618      	mov	r0, r3
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <_kill>:

int _kill(int pid, int sig)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002116:	f004 ff9d 	bl	8007054 <__errno>
 800211a:	4603      	mov	r3, r0
 800211c:	2216      	movs	r2, #22
 800211e:	601a      	str	r2, [r3, #0]
	return -1;
 8002120:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002124:	4618      	mov	r0, r3
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <_exit>:

void _exit (int status)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002134:	f04f 31ff 	mov.w	r1, #4294967295
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f7ff ffe7 	bl	800210c <_kill>
	while (1) {}		/* Make sure we hang here */
 800213e:	e7fe      	b.n	800213e <_exit+0x12>

08002140 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214c:	2300      	movs	r3, #0
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	e00a      	b.n	8002168 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002152:	f3af 8000 	nop.w
 8002156:	4601      	mov	r1, r0
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	1c5a      	adds	r2, r3, #1
 800215c:	60ba      	str	r2, [r7, #8]
 800215e:	b2ca      	uxtb	r2, r1
 8002160:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	3301      	adds	r3, #1
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	697a      	ldr	r2, [r7, #20]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	429a      	cmp	r2, r3
 800216e:	dbf0      	blt.n	8002152 <_read+0x12>
	}

return len;
 8002170:	687b      	ldr	r3, [r7, #4]
}
 8002172:	4618      	mov	r0, r3
 8002174:	3718      	adds	r7, #24
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b086      	sub	sp, #24
 800217e:	af00      	add	r7, sp, #0
 8002180:	60f8      	str	r0, [r7, #12]
 8002182:	60b9      	str	r1, [r7, #8]
 8002184:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
 800218a:	e009      	b.n	80021a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	1c5a      	adds	r2, r3, #1
 8002190:	60ba      	str	r2, [r7, #8]
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	4618      	mov	r0, r3
 8002196:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	3301      	adds	r3, #1
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	697a      	ldr	r2, [r7, #20]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	dbf1      	blt.n	800218c <_write+0x12>
	}
	return len;
 80021a8:	687b      	ldr	r3, [r7, #4]
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3718      	adds	r7, #24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <_close>:

int _close(int file)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
	return -1;
 80021ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021be:	4618      	mov	r0, r3
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021ca:	b480      	push	{r7}
 80021cc:	b083      	sub	sp, #12
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
 80021d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021da:	605a      	str	r2, [r3, #4]
	return 0;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr

080021ea <_isatty>:

int _isatty(int file)
{
 80021ea:	b480      	push	{r7}
 80021ec:	b083      	sub	sp, #12
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
	return 1;
 80021f2:	2301      	movs	r3, #1
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
	return 0;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
	...

0800221c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002224:	4a14      	ldr	r2, [pc, #80]	; (8002278 <_sbrk+0x5c>)
 8002226:	4b15      	ldr	r3, [pc, #84]	; (800227c <_sbrk+0x60>)
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002230:	4b13      	ldr	r3, [pc, #76]	; (8002280 <_sbrk+0x64>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d102      	bne.n	800223e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002238:	4b11      	ldr	r3, [pc, #68]	; (8002280 <_sbrk+0x64>)
 800223a:	4a12      	ldr	r2, [pc, #72]	; (8002284 <_sbrk+0x68>)
 800223c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800223e:	4b10      	ldr	r3, [pc, #64]	; (8002280 <_sbrk+0x64>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	429a      	cmp	r2, r3
 800224a:	d207      	bcs.n	800225c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800224c:	f004 ff02 	bl	8007054 <__errno>
 8002250:	4603      	mov	r3, r0
 8002252:	220c      	movs	r2, #12
 8002254:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002256:	f04f 33ff 	mov.w	r3, #4294967295
 800225a:	e009      	b.n	8002270 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800225c:	4b08      	ldr	r3, [pc, #32]	; (8002280 <_sbrk+0x64>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002262:	4b07      	ldr	r3, [pc, #28]	; (8002280 <_sbrk+0x64>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4413      	add	r3, r2
 800226a:	4a05      	ldr	r2, [pc, #20]	; (8002280 <_sbrk+0x64>)
 800226c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800226e:	68fb      	ldr	r3, [r7, #12]
}
 8002270:	4618      	mov	r0, r3
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20020000 	.word	0x20020000
 800227c:	00000400 	.word	0x00000400
 8002280:	200080e8 	.word	0x200080e8
 8002284:	20008268 	.word	0x20008268

08002288 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800228c:	4b06      	ldr	r3, [pc, #24]	; (80022a8 <SystemInit+0x20>)
 800228e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002292:	4a05      	ldr	r2, [pc, #20]	; (80022a8 <SystemInit+0x20>)
 8002294:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002298:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800229c:	bf00      	nop
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08e      	sub	sp, #56	; 0x38
 80022b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022b6:	2200      	movs	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	605a      	str	r2, [r3, #4]
 80022bc:	609a      	str	r2, [r3, #8]
 80022be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c0:	f107 0320 	add.w	r3, r7, #32
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022ca:	1d3b      	adds	r3, r7, #4
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]
 80022d8:	615a      	str	r2, [r3, #20]
 80022da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022dc:	4b2b      	ldr	r3, [pc, #172]	; (800238c <MX_TIM2_Init+0xe0>)
 80022de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 21-1;
 80022e4:	4b29      	ldr	r3, [pc, #164]	; (800238c <MX_TIM2_Init+0xe0>)
 80022e6:	2214      	movs	r2, #20
 80022e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ea:	4b28      	ldr	r3, [pc, #160]	; (800238c <MX_TIM2_Init+0xe0>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20-1;
 80022f0:	4b26      	ldr	r3, [pc, #152]	; (800238c <MX_TIM2_Init+0xe0>)
 80022f2:	2213      	movs	r2, #19
 80022f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022f6:	4b25      	ldr	r3, [pc, #148]	; (800238c <MX_TIM2_Init+0xe0>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022fc:	4b23      	ldr	r3, [pc, #140]	; (800238c <MX_TIM2_Init+0xe0>)
 80022fe:	2200      	movs	r2, #0
 8002300:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002302:	4822      	ldr	r0, [pc, #136]	; (800238c <MX_TIM2_Init+0xe0>)
 8002304:	f003 fb3c 	bl	8005980 <HAL_TIM_Base_Init>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800230e:	f7ff fe0b 	bl	8001f28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002312:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002318:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800231c:	4619      	mov	r1, r3
 800231e:	481b      	ldr	r0, [pc, #108]	; (800238c <MX_TIM2_Init+0xe0>)
 8002320:	f003 fe7e 	bl	8006020 <HAL_TIM_ConfigClockSource>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800232a:	f7ff fdfd 	bl	8001f28 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800232e:	4817      	ldr	r0, [pc, #92]	; (800238c <MX_TIM2_Init+0xe0>)
 8002330:	f003 fbde 	bl	8005af0 <HAL_TIM_OC_Init>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800233a:	f7ff fdf5 	bl	8001f28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800233e:	2320      	movs	r3, #32
 8002340:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002342:	2300      	movs	r3, #0
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002346:	f107 0320 	add.w	r3, r7, #32
 800234a:	4619      	mov	r1, r3
 800234c:	480f      	ldr	r0, [pc, #60]	; (800238c <MX_TIM2_Init+0xe0>)
 800234e:	f004 fa3f 	bl	80067d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002358:	f7ff fde6 	bl	8001f28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800235c:	2300      	movs	r3, #0
 800235e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002360:	2300      	movs	r3, #0
 8002362:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002364:	2300      	movs	r3, #0
 8002366:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800236c:	1d3b      	adds	r3, r7, #4
 800236e:	2200      	movs	r2, #0
 8002370:	4619      	mov	r1, r3
 8002372:	4806      	ldr	r0, [pc, #24]	; (800238c <MX_TIM2_Init+0xe0>)
 8002374:	f003 fd36 	bl	8005de4 <HAL_TIM_OC_ConfigChannel>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800237e:	f7ff fdd3 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002382:	bf00      	nop
 8002384:	3738      	adds	r7, #56	; 0x38
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	200080ec 	.word	0x200080ec

08002390 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b08e      	sub	sp, #56	; 0x38
 8002394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002396:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800239a:	2200      	movs	r2, #0
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	605a      	str	r2, [r3, #4]
 80023a0:	609a      	str	r2, [r3, #8]
 80023a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023a4:	f107 0320 	add.w	r3, r7, #32
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023ae:	1d3b      	adds	r3, r7, #4
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	611a      	str	r2, [r3, #16]
 80023bc:	615a      	str	r2, [r3, #20]
 80023be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023c0:	4b2c      	ldr	r3, [pc, #176]	; (8002474 <MX_TIM3_Init+0xe4>)
 80023c2:	4a2d      	ldr	r2, [pc, #180]	; (8002478 <MX_TIM3_Init+0xe8>)
 80023c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2-1;
 80023c6:	4b2b      	ldr	r3, [pc, #172]	; (8002474 <MX_TIM3_Init+0xe4>)
 80023c8:	2201      	movs	r2, #1
 80023ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023cc:	4b29      	ldr	r3, [pc, #164]	; (8002474 <MX_TIM3_Init+0xe4>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 80023d2:	4b28      	ldr	r3, [pc, #160]	; (8002474 <MX_TIM3_Init+0xe4>)
 80023d4:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80023d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023da:	4b26      	ldr	r3, [pc, #152]	; (8002474 <MX_TIM3_Init+0xe4>)
 80023dc:	2200      	movs	r2, #0
 80023de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023e0:	4b24      	ldr	r3, [pc, #144]	; (8002474 <MX_TIM3_Init+0xe4>)
 80023e2:	2280      	movs	r2, #128	; 0x80
 80023e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023e6:	4823      	ldr	r0, [pc, #140]	; (8002474 <MX_TIM3_Init+0xe4>)
 80023e8:	f003 faca 	bl	8005980 <HAL_TIM_Base_Init>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80023f2:	f7ff fd99 	bl	8001f28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023fa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002400:	4619      	mov	r1, r3
 8002402:	481c      	ldr	r0, [pc, #112]	; (8002474 <MX_TIM3_Init+0xe4>)
 8002404:	f003 fe0c 	bl	8006020 <HAL_TIM_ConfigClockSource>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800240e:	f7ff fd8b 	bl	8001f28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002412:	4818      	ldr	r0, [pc, #96]	; (8002474 <MX_TIM3_Init+0xe4>)
 8002414:	f003 fbc5 	bl	8005ba2 <HAL_TIM_PWM_Init>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800241e:	f7ff fd83 	bl	8001f28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002422:	2300      	movs	r3, #0
 8002424:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002426:	2300      	movs	r3, #0
 8002428:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800242a:	f107 0320 	add.w	r3, r7, #32
 800242e:	4619      	mov	r1, r3
 8002430:	4810      	ldr	r0, [pc, #64]	; (8002474 <MX_TIM3_Init+0xe4>)
 8002432:	f004 f9cd 	bl	80067d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800243c:	f7ff fd74 	bl	8001f28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002440:	2360      	movs	r3, #96	; 0x60
 8002442:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002448:	2300      	movs	r3, #0
 800244a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002450:	1d3b      	adds	r3, r7, #4
 8002452:	2200      	movs	r2, #0
 8002454:	4619      	mov	r1, r3
 8002456:	4807      	ldr	r0, [pc, #28]	; (8002474 <MX_TIM3_Init+0xe4>)
 8002458:	f003 fd20 	bl	8005e9c <HAL_TIM_PWM_ConfigChannel>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002462:	f7ff fd61 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002466:	4803      	ldr	r0, [pc, #12]	; (8002474 <MX_TIM3_Init+0xe4>)
 8002468:	f000 f8ca 	bl	8002600 <HAL_TIM_MspPostInit>

}
 800246c:	bf00      	nop
 800246e:	3738      	adds	r7, #56	; 0x38
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20008134 	.word	0x20008134
 8002478:	40000400 	.word	0x40000400

0800247c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08e      	sub	sp, #56	; 0x38
 8002480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002482:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	605a      	str	r2, [r3, #4]
 800248c:	609a      	str	r2, [r3, #8]
 800248e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002490:	f107 0320 	add.w	r3, r7, #32
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800249a:	1d3b      	adds	r3, r7, #4
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	611a      	str	r2, [r3, #16]
 80024a8:	615a      	str	r2, [r3, #20]
 80024aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024ac:	4b2c      	ldr	r3, [pc, #176]	; (8002560 <MX_TIM4_Init+0xe4>)
 80024ae:	4a2d      	ldr	r2, [pc, #180]	; (8002564 <MX_TIM4_Init+0xe8>)
 80024b0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2-1;
 80024b2:	4b2b      	ldr	r3, [pc, #172]	; (8002560 <MX_TIM4_Init+0xe4>)
 80024b4:	2201      	movs	r2, #1
 80024b6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b8:	4b29      	ldr	r3, [pc, #164]	; (8002560 <MX_TIM4_Init+0xe4>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 80024be:	4b28      	ldr	r3, [pc, #160]	; (8002560 <MX_TIM4_Init+0xe4>)
 80024c0:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80024c4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c6:	4b26      	ldr	r3, [pc, #152]	; (8002560 <MX_TIM4_Init+0xe4>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024cc:	4b24      	ldr	r3, [pc, #144]	; (8002560 <MX_TIM4_Init+0xe4>)
 80024ce:	2280      	movs	r2, #128	; 0x80
 80024d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024d2:	4823      	ldr	r0, [pc, #140]	; (8002560 <MX_TIM4_Init+0xe4>)
 80024d4:	f003 fa54 	bl	8005980 <HAL_TIM_Base_Init>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80024de:	f7ff fd23 	bl	8001f28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024e6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024ec:	4619      	mov	r1, r3
 80024ee:	481c      	ldr	r0, [pc, #112]	; (8002560 <MX_TIM4_Init+0xe4>)
 80024f0:	f003 fd96 	bl	8006020 <HAL_TIM_ConfigClockSource>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80024fa:	f7ff fd15 	bl	8001f28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80024fe:	4818      	ldr	r0, [pc, #96]	; (8002560 <MX_TIM4_Init+0xe4>)
 8002500:	f003 fb4f 	bl	8005ba2 <HAL_TIM_PWM_Init>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800250a:	f7ff fd0d 	bl	8001f28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800250e:	2300      	movs	r3, #0
 8002510:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002512:	2300      	movs	r3, #0
 8002514:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002516:	f107 0320 	add.w	r3, r7, #32
 800251a:	4619      	mov	r1, r3
 800251c:	4810      	ldr	r0, [pc, #64]	; (8002560 <MX_TIM4_Init+0xe4>)
 800251e:	f004 f957 	bl	80067d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002528:	f7ff fcfe 	bl	8001f28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800252c:	2360      	movs	r3, #96	; 0x60
 800252e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002530:	2300      	movs	r3, #0
 8002532:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002534:	2300      	movs	r3, #0
 8002536:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800253c:	1d3b      	adds	r3, r7, #4
 800253e:	2200      	movs	r2, #0
 8002540:	4619      	mov	r1, r3
 8002542:	4807      	ldr	r0, [pc, #28]	; (8002560 <MX_TIM4_Init+0xe4>)
 8002544:	f003 fcaa 	bl	8005e9c <HAL_TIM_PWM_ConfigChannel>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800254e:	f7ff fceb 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002552:	4803      	ldr	r0, [pc, #12]	; (8002560 <MX_TIM4_Init+0xe4>)
 8002554:	f000 f854 	bl	8002600 <HAL_TIM_MspPostInit>

}
 8002558:	bf00      	nop
 800255a:	3738      	adds	r7, #56	; 0x38
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	2000817c 	.word	0x2000817c
 8002564:	40000800 	.word	0x40000800

08002568 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002568:	b480      	push	{r7}
 800256a:	b087      	sub	sp, #28
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002578:	d10e      	bne.n	8002598 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	4b1d      	ldr	r3, [pc, #116]	; (80025f4 <HAL_TIM_Base_MspInit+0x8c>)
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	4a1c      	ldr	r2, [pc, #112]	; (80025f4 <HAL_TIM_Base_MspInit+0x8c>)
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	6413      	str	r3, [r2, #64]	; 0x40
 800258a:	4b1a      	ldr	r3, [pc, #104]	; (80025f4 <HAL_TIM_Base_MspInit+0x8c>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	617b      	str	r3, [r7, #20]
 8002594:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002596:	e026      	b.n	80025e6 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM3)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a16      	ldr	r2, [pc, #88]	; (80025f8 <HAL_TIM_Base_MspInit+0x90>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d10e      	bne.n	80025c0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	613b      	str	r3, [r7, #16]
 80025a6:	4b13      	ldr	r3, [pc, #76]	; (80025f4 <HAL_TIM_Base_MspInit+0x8c>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	4a12      	ldr	r2, [pc, #72]	; (80025f4 <HAL_TIM_Base_MspInit+0x8c>)
 80025ac:	f043 0302 	orr.w	r3, r3, #2
 80025b0:	6413      	str	r3, [r2, #64]	; 0x40
 80025b2:	4b10      	ldr	r3, [pc, #64]	; (80025f4 <HAL_TIM_Base_MspInit+0x8c>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	613b      	str	r3, [r7, #16]
 80025bc:	693b      	ldr	r3, [r7, #16]
}
 80025be:	e012      	b.n	80025e6 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM4)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0d      	ldr	r2, [pc, #52]	; (80025fc <HAL_TIM_Base_MspInit+0x94>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d10d      	bne.n	80025e6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025ca:	2300      	movs	r3, #0
 80025cc:	60fb      	str	r3, [r7, #12]
 80025ce:	4b09      	ldr	r3, [pc, #36]	; (80025f4 <HAL_TIM_Base_MspInit+0x8c>)
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	4a08      	ldr	r2, [pc, #32]	; (80025f4 <HAL_TIM_Base_MspInit+0x8c>)
 80025d4:	f043 0304 	orr.w	r3, r3, #4
 80025d8:	6413      	str	r3, [r2, #64]	; 0x40
 80025da:	4b06      	ldr	r3, [pc, #24]	; (80025f4 <HAL_TIM_Base_MspInit+0x8c>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	68fb      	ldr	r3, [r7, #12]
}
 80025e6:	bf00      	nop
 80025e8:	371c      	adds	r7, #28
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	40023800 	.word	0x40023800
 80025f8:	40000400 	.word	0x40000400
 80025fc:	40000800 	.word	0x40000800

08002600 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08a      	sub	sp, #40	; 0x28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a24      	ldr	r2, [pc, #144]	; (80026b0 <HAL_TIM_MspPostInit+0xb0>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d11e      	bne.n	8002660 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	613b      	str	r3, [r7, #16]
 8002626:	4b23      	ldr	r3, [pc, #140]	; (80026b4 <HAL_TIM_MspPostInit+0xb4>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	4a22      	ldr	r2, [pc, #136]	; (80026b4 <HAL_TIM_MspPostInit+0xb4>)
 800262c:	f043 0304 	orr.w	r3, r3, #4
 8002630:	6313      	str	r3, [r2, #48]	; 0x30
 8002632:	4b20      	ldr	r3, [pc, #128]	; (80026b4 <HAL_TIM_MspPostInit+0xb4>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002636:	f003 0304 	and.w	r3, r3, #4
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800263e:	2340      	movs	r3, #64	; 0x40
 8002640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002642:	2302      	movs	r3, #2
 8002644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264a:	2300      	movs	r3, #0
 800264c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800264e:	2302      	movs	r3, #2
 8002650:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002652:	f107 0314 	add.w	r3, r7, #20
 8002656:	4619      	mov	r1, r3
 8002658:	4817      	ldr	r0, [pc, #92]	; (80026b8 <HAL_TIM_MspPostInit+0xb8>)
 800265a:	f002 f835 	bl	80046c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800265e:	e023      	b.n	80026a8 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM4)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a15      	ldr	r2, [pc, #84]	; (80026bc <HAL_TIM_MspPostInit+0xbc>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d11e      	bne.n	80026a8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800266a:	2300      	movs	r3, #0
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <HAL_TIM_MspPostInit+0xb4>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	4a10      	ldr	r2, [pc, #64]	; (80026b4 <HAL_TIM_MspPostInit+0xb4>)
 8002674:	f043 0308 	orr.w	r3, r3, #8
 8002678:	6313      	str	r3, [r2, #48]	; 0x30
 800267a:	4b0e      	ldr	r3, [pc, #56]	; (80026b4 <HAL_TIM_MspPostInit+0xb4>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	f003 0308 	and.w	r3, r3, #8
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002686:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800268a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268c:	2302      	movs	r3, #2
 800268e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002690:	2300      	movs	r3, #0
 8002692:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002694:	2300      	movs	r3, #0
 8002696:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002698:	2302      	movs	r3, #2
 800269a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800269c:	f107 0314 	add.w	r3, r7, #20
 80026a0:	4619      	mov	r1, r3
 80026a2:	4807      	ldr	r0, [pc, #28]	; (80026c0 <HAL_TIM_MspPostInit+0xc0>)
 80026a4:	f002 f810 	bl	80046c8 <HAL_GPIO_Init>
}
 80026a8:	bf00      	nop
 80026aa:	3728      	adds	r7, #40	; 0x28
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40000400 	.word	0x40000400
 80026b4:	40023800 	.word	0x40023800
 80026b8:	40020800 	.word	0x40020800
 80026bc:	40000800 	.word	0x40000800
 80026c0:	40020c00 	.word	0x40020c00

080026c4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80026c8:	4b11      	ldr	r3, [pc, #68]	; (8002710 <MX_USART3_UART_Init+0x4c>)
 80026ca:	4a12      	ldr	r2, [pc, #72]	; (8002714 <MX_USART3_UART_Init+0x50>)
 80026cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80026ce:	4b10      	ldr	r3, [pc, #64]	; (8002710 <MX_USART3_UART_Init+0x4c>)
 80026d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026d6:	4b0e      	ldr	r3, [pc, #56]	; (8002710 <MX_USART3_UART_Init+0x4c>)
 80026d8:	2200      	movs	r2, #0
 80026da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026dc:	4b0c      	ldr	r3, [pc, #48]	; (8002710 <MX_USART3_UART_Init+0x4c>)
 80026de:	2200      	movs	r2, #0
 80026e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026e2:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <MX_USART3_UART_Init+0x4c>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026e8:	4b09      	ldr	r3, [pc, #36]	; (8002710 <MX_USART3_UART_Init+0x4c>)
 80026ea:	220c      	movs	r2, #12
 80026ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <MX_USART3_UART_Init+0x4c>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f4:	4b06      	ldr	r3, [pc, #24]	; (8002710 <MX_USART3_UART_Init+0x4c>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80026fa:	4805      	ldr	r0, [pc, #20]	; (8002710 <MX_USART3_UART_Init+0x4c>)
 80026fc:	f004 f8e4 	bl	80068c8 <HAL_UART_Init>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002706:	f7ff fc0f 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	200081c4 	.word	0x200081c4
 8002714:	40004800 	.word	0x40004800

08002718 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800271c:	4b11      	ldr	r3, [pc, #68]	; (8002764 <MX_USART6_UART_Init+0x4c>)
 800271e:	4a12      	ldr	r2, [pc, #72]	; (8002768 <MX_USART6_UART_Init+0x50>)
 8002720:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002722:	4b10      	ldr	r3, [pc, #64]	; (8002764 <MX_USART6_UART_Init+0x4c>)
 8002724:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002728:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800272a:	4b0e      	ldr	r3, [pc, #56]	; (8002764 <MX_USART6_UART_Init+0x4c>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002730:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <MX_USART6_UART_Init+0x4c>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002736:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <MX_USART6_UART_Init+0x4c>)
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800273c:	4b09      	ldr	r3, [pc, #36]	; (8002764 <MX_USART6_UART_Init+0x4c>)
 800273e:	220c      	movs	r2, #12
 8002740:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002742:	4b08      	ldr	r3, [pc, #32]	; (8002764 <MX_USART6_UART_Init+0x4c>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002748:	4b06      	ldr	r3, [pc, #24]	; (8002764 <MX_USART6_UART_Init+0x4c>)
 800274a:	2200      	movs	r2, #0
 800274c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800274e:	4805      	ldr	r0, [pc, #20]	; (8002764 <MX_USART6_UART_Init+0x4c>)
 8002750:	f004 f8ba 	bl	80068c8 <HAL_UART_Init>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800275a:	f7ff fbe5 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	20008208 	.word	0x20008208
 8002768:	40011400 	.word	0x40011400

0800276c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b08c      	sub	sp, #48	; 0x30
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002774:	f107 031c 	add.w	r3, r7, #28
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a42      	ldr	r2, [pc, #264]	; (8002894 <HAL_UART_MspInit+0x128>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d12d      	bne.n	80027ea <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	61bb      	str	r3, [r7, #24]
 8002792:	4b41      	ldr	r3, [pc, #260]	; (8002898 <HAL_UART_MspInit+0x12c>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	4a40      	ldr	r2, [pc, #256]	; (8002898 <HAL_UART_MspInit+0x12c>)
 8002798:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800279c:	6413      	str	r3, [r2, #64]	; 0x40
 800279e:	4b3e      	ldr	r3, [pc, #248]	; (8002898 <HAL_UART_MspInit+0x12c>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027a6:	61bb      	str	r3, [r7, #24]
 80027a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	4b3a      	ldr	r3, [pc, #232]	; (8002898 <HAL_UART_MspInit+0x12c>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	4a39      	ldr	r2, [pc, #228]	; (8002898 <HAL_UART_MspInit+0x12c>)
 80027b4:	f043 0302 	orr.w	r3, r3, #2
 80027b8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ba:	4b37      	ldr	r3, [pc, #220]	; (8002898 <HAL_UART_MspInit+0x12c>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80027c6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80027ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027cc:	2302      	movs	r3, #2
 80027ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d4:	2303      	movs	r3, #3
 80027d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80027d8:	2307      	movs	r3, #7
 80027da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027dc:	f107 031c 	add.w	r3, r7, #28
 80027e0:	4619      	mov	r1, r3
 80027e2:	482e      	ldr	r0, [pc, #184]	; (800289c <HAL_UART_MspInit+0x130>)
 80027e4:	f001 ff70 	bl	80046c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80027e8:	e04f      	b.n	800288a <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==USART6)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a2c      	ldr	r2, [pc, #176]	; (80028a0 <HAL_UART_MspInit+0x134>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d14a      	bne.n	800288a <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART6_CLK_ENABLE();
 80027f4:	2300      	movs	r3, #0
 80027f6:	613b      	str	r3, [r7, #16]
 80027f8:	4b27      	ldr	r3, [pc, #156]	; (8002898 <HAL_UART_MspInit+0x12c>)
 80027fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fc:	4a26      	ldr	r2, [pc, #152]	; (8002898 <HAL_UART_MspInit+0x12c>)
 80027fe:	f043 0320 	orr.w	r3, r3, #32
 8002802:	6453      	str	r3, [r2, #68]	; 0x44
 8002804:	4b24      	ldr	r3, [pc, #144]	; (8002898 <HAL_UART_MspInit+0x12c>)
 8002806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002808:	f003 0320 	and.w	r3, r3, #32
 800280c:	613b      	str	r3, [r7, #16]
 800280e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002810:	2300      	movs	r3, #0
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	4b20      	ldr	r3, [pc, #128]	; (8002898 <HAL_UART_MspInit+0x12c>)
 8002816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002818:	4a1f      	ldr	r2, [pc, #124]	; (8002898 <HAL_UART_MspInit+0x12c>)
 800281a:	f043 0304 	orr.w	r3, r3, #4
 800281e:	6313      	str	r3, [r2, #48]	; 0x30
 8002820:	4b1d      	ldr	r3, [pc, #116]	; (8002898 <HAL_UART_MspInit+0x12c>)
 8002822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002824:	f003 0304 	and.w	r3, r3, #4
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800282c:	2300      	movs	r3, #0
 800282e:	60bb      	str	r3, [r7, #8]
 8002830:	4b19      	ldr	r3, [pc, #100]	; (8002898 <HAL_UART_MspInit+0x12c>)
 8002832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002834:	4a18      	ldr	r2, [pc, #96]	; (8002898 <HAL_UART_MspInit+0x12c>)
 8002836:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800283a:	6313      	str	r3, [r2, #48]	; 0x30
 800283c:	4b16      	ldr	r3, [pc, #88]	; (8002898 <HAL_UART_MspInit+0x12c>)
 800283e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002844:	60bb      	str	r3, [r7, #8]
 8002846:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002848:	2380      	movs	r3, #128	; 0x80
 800284a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284c:	2302      	movs	r3, #2
 800284e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002850:	2300      	movs	r3, #0
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002854:	2303      	movs	r3, #3
 8002856:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002858:	2308      	movs	r3, #8
 800285a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800285c:	f107 031c 	add.w	r3, r7, #28
 8002860:	4619      	mov	r1, r3
 8002862:	4810      	ldr	r0, [pc, #64]	; (80028a4 <HAL_UART_MspInit+0x138>)
 8002864:	f001 ff30 	bl	80046c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002868:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800286c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286e:	2302      	movs	r3, #2
 8002870:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002876:	2303      	movs	r3, #3
 8002878:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800287a:	2308      	movs	r3, #8
 800287c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800287e:	f107 031c 	add.w	r3, r7, #28
 8002882:	4619      	mov	r1, r3
 8002884:	4808      	ldr	r0, [pc, #32]	; (80028a8 <HAL_UART_MspInit+0x13c>)
 8002886:	f001 ff1f 	bl	80046c8 <HAL_GPIO_Init>
}
 800288a:	bf00      	nop
 800288c:	3730      	adds	r7, #48	; 0x30
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	40004800 	.word	0x40004800
 8002898:	40023800 	.word	0x40023800
 800289c:	40020400 	.word	0x40020400
 80028a0:	40011400 	.word	0x40011400
 80028a4:	40020800 	.word	0x40020800
 80028a8:	40021800 	.word	0x40021800

080028ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028b0:	480d      	ldr	r0, [pc, #52]	; (80028e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028b2:	490e      	ldr	r1, [pc, #56]	; (80028ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028b4:	4a0e      	ldr	r2, [pc, #56]	; (80028f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028b8:	e002      	b.n	80028c0 <LoopCopyDataInit>

080028ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028be:	3304      	adds	r3, #4

080028c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028c4:	d3f9      	bcc.n	80028ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028c6:	4a0b      	ldr	r2, [pc, #44]	; (80028f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80028c8:	4c0b      	ldr	r4, [pc, #44]	; (80028f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80028ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028cc:	e001      	b.n	80028d2 <LoopFillZerobss>

080028ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028d0:	3204      	adds	r2, #4

080028d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028d4:	d3fb      	bcc.n	80028ce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80028d6:	f7ff fcd7 	bl	8002288 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028da:	f004 fbc1 	bl	8007060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028de:	f7ff fa43 	bl	8001d68 <main>
  bx  lr    
 80028e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80028e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028ec:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80028f0:	0800a2c4 	.word	0x0800a2c4
  ldr r2, =_sbss
 80028f4:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80028f8:	20008268 	.word	0x20008268

080028fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028fc:	e7fe      	b.n	80028fc <ADC_IRQHandler>
	...

08002900 <JLX12864G_086_GPIOInit>:
#include "lcd12864.h"
#include "base.h"


void JLX12864G_086_GPIOInit(void)  
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08c      	sub	sp, #48	; 0x30
 8002904:	af00      	add	r7, sp, #0
	//
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002906:	f107 031c 	add.w	r3, r7, #28
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	605a      	str	r2, [r3, #4]
 8002910:	609a      	str	r2, [r3, #8]
 8002912:	60da      	str	r2, [r3, #12]
 8002914:	611a      	str	r2, [r3, #16]
	
	
	

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002916:	2300      	movs	r3, #0
 8002918:	61bb      	str	r3, [r7, #24]
 800291a:	4b56      	ldr	r3, [pc, #344]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291e:	4a55      	ldr	r2, [pc, #340]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002920:	f043 0304 	orr.w	r3, r3, #4
 8002924:	6313      	str	r3, [r2, #48]	; 0x30
 8002926:	4b53      	ldr	r3, [pc, #332]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	61bb      	str	r3, [r7, #24]
 8002930:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	4b4f      	ldr	r3, [pc, #316]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293a:	4a4e      	ldr	r2, [pc, #312]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 800293c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002940:	6313      	str	r3, [r2, #48]	; 0x30
 8002942:	4b4c      	ldr	r3, [pc, #304]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800294a:	617b      	str	r3, [r7, #20]
 800294c:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	613b      	str	r3, [r7, #16]
 8002952:	4b48      	ldr	r3, [pc, #288]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	4a47      	ldr	r2, [pc, #284]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002958:	f043 0302 	orr.w	r3, r3, #2
 800295c:	6313      	str	r3, [r2, #48]	; 0x30
 800295e:	4b45      	ldr	r3, [pc, #276]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	613b      	str	r3, [r7, #16]
 8002968:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	4b41      	ldr	r3, [pc, #260]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002972:	4a40      	ldr	r2, [pc, #256]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	6313      	str	r3, [r2, #48]	; 0x30
 800297a:	4b3e      	ldr	r3, [pc, #248]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002986:	2300      	movs	r3, #0
 8002988:	60bb      	str	r3, [r7, #8]
 800298a:	4b3a      	ldr	r3, [pc, #232]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	4a39      	ldr	r2, [pc, #228]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002990:	f043 0308 	orr.w	r3, r3, #8
 8002994:	6313      	str	r3, [r2, #48]	; 0x30
 8002996:	4b37      	ldr	r3, [pc, #220]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	60bb      	str	r3, [r7, #8]
 80029a0:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOG_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	607b      	str	r3, [r7, #4]
 80029a6:	4b33      	ldr	r3, [pc, #204]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029aa:	4a32      	ldr	r2, [pc, #200]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 80029ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029b0:	6313      	str	r3, [r2, #48]	; 0x30
 80029b2:	4b30      	ldr	r3, [pc, #192]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 80029be:	2300      	movs	r3, #0
 80029c0:	603b      	str	r3, [r7, #0]
 80029c2:	4b2c      	ldr	r3, [pc, #176]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c6:	4a2b      	ldr	r2, [pc, #172]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 80029c8:	f043 0310 	orr.w	r3, r3, #16
 80029cc:	6313      	str	r3, [r2, #48]	; 0x30
 80029ce:	4b29      	ldr	r3, [pc, #164]	; (8002a74 <JLX12864G_086_GPIOInit+0x174>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin : PD4 */
	/*ROM_IN*/
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 80029da:	2310      	movs	r3, #16
 80029dc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029de:	2301      	movs	r3, #1
 80029e0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e2:	2300      	movs	r3, #0
 80029e4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e6:	2303      	movs	r3, #3
 80029e8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029ea:	f107 031c 	add.w	r3, r7, #28
 80029ee:	4619      	mov	r1, r3
 80029f0:	4821      	ldr	r0, [pc, #132]	; (8002a78 <JLX12864G_086_GPIOInit+0x178>)
 80029f2:	f001 fe69 	bl	80046c8 <HAL_GPIO_Init>
//	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

	
	/*Configure GPIO pins : PG9 PG11 PG15 */
	/*ROM_SCK		ROM_CS		 SCLK*/
	GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_15;
 80029f6:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 80029fa:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fc:	2301      	movs	r3, #1
 80029fe:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a00:	2300      	movs	r3, #0
 8002a02:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a04:	2303      	movs	r3, #3
 8002a06:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a08:	f107 031c 	add.w	r3, r7, #28
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	481b      	ldr	r0, [pc, #108]	; (8002a7c <JLX12864G_086_GPIOInit+0x17c>)
 8002a10:	f001 fe5a 	bl	80046c8 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : PG13 */
	/*LED0*/
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002a14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a18:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a22:	2303      	movs	r3, #3
 8002a24:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a26:	f107 031c 	add.w	r3, r7, #28
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4813      	ldr	r0, [pc, #76]	; (8002a7c <JLX12864G_086_GPIOInit+0x17c>)
 8002a2e:	f001 fe4b 	bl	80046c8 <HAL_GPIO_Init>
	
	/*Configure GPIO pins : PB4 PB6 PB8 */
	/*SDA		RS		REST*/
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8;
 8002a32:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002a36:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a40:	2303      	movs	r3, #3
 8002a42:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a44:	f107 031c 	add.w	r3, r7, #28
 8002a48:	4619      	mov	r1, r3
 8002a4a:	480d      	ldr	r0, [pc, #52]	; (8002a80 <JLX12864G_086_GPIOInit+0x180>)
 8002a4c:	f001 fe3c 	bl	80046c8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE0 */
	/*CS*/
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a50:	2301      	movs	r3, #1
 8002a52:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a54:	2301      	movs	r3, #1
 8002a56:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a60:	f107 031c 	add.w	r3, r7, #28
 8002a64:	4619      	mov	r1, r3
 8002a66:	4807      	ldr	r0, [pc, #28]	; (8002a84 <JLX12864G_086_GPIOInit+0x184>)
 8002a68:	f001 fe2e 	bl	80046c8 <HAL_GPIO_Init>
 
}
 8002a6c:	bf00      	nop
 8002a6e:	3730      	adds	r7, #48	; 0x30
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40023800 	.word	0x40023800
 8002a78:	40020c00 	.word	0x40020c00
 8002a7c:	40021800 	.word	0x40021800
 8002a80:	40020400 	.word	0x40020400
 8002a84:	40021000 	.word	0x40021000

08002a88 <transfer_command_lcd>:



void transfer_command_lcd(int data1) //LCD
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
	char i;
	lcd_cs1_l;
 8002a90:	2200      	movs	r2, #0
 8002a92:	2101      	movs	r1, #1
 8002a94:	481c      	ldr	r0, [pc, #112]	; (8002b08 <transfer_command_lcd+0x80>)
 8002a96:	f001 ffcb 	bl	8004a30 <HAL_GPIO_WritePin>
	lcd_rs_l;
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2140      	movs	r1, #64	; 0x40
 8002a9e:	481b      	ldr	r0, [pc, #108]	; (8002b0c <transfer_command_lcd+0x84>)
 8002aa0:	f001 ffc6 	bl	8004a30 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	73fb      	strb	r3, [r7, #15]
 8002aa8:	e021      	b.n	8002aee <transfer_command_lcd+0x66>
	{
		lcd_sclk_l;
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ab0:	4817      	ldr	r0, [pc, #92]	; (8002b10 <transfer_command_lcd+0x88>)
 8002ab2:	f001 ffbd 	bl	8004a30 <HAL_GPIO_WritePin>
		//delay_us(10); 
		if(data1&0x80) lcd_sid_h;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d005      	beq.n	8002acc <transfer_command_lcd+0x44>
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	2110      	movs	r1, #16
 8002ac4:	4811      	ldr	r0, [pc, #68]	; (8002b0c <transfer_command_lcd+0x84>)
 8002ac6:	f001 ffb3 	bl	8004a30 <HAL_GPIO_WritePin>
 8002aca:	e004      	b.n	8002ad6 <transfer_command_lcd+0x4e>
		else lcd_sid_l;
 8002acc:	2200      	movs	r2, #0
 8002ace:	2110      	movs	r1, #16
 8002ad0:	480e      	ldr	r0, [pc, #56]	; (8002b0c <transfer_command_lcd+0x84>)
 8002ad2:	f001 ffad 	bl	8004a30 <HAL_GPIO_WritePin>
		lcd_sclk_h;
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002adc:	480c      	ldr	r0, [pc, #48]	; (8002b10 <transfer_command_lcd+0x88>)
 8002ade:	f001 ffa7 	bl	8004a30 <HAL_GPIO_WritePin>
		//delay_us(10); 
		data1=data1<<=1;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	607b      	str	r3, [r7, #4]
	for(i=0;i<8;i++)
 8002ae8:	7bfb      	ldrb	r3, [r7, #15]
 8002aea:	3301      	adds	r3, #1
 8002aec:	73fb      	strb	r3, [r7, #15]
 8002aee:	7bfb      	ldrb	r3, [r7, #15]
 8002af0:	2b07      	cmp	r3, #7
 8002af2:	d9da      	bls.n	8002aaa <transfer_command_lcd+0x22>
	}
	lcd_cs1_h;
 8002af4:	2201      	movs	r2, #1
 8002af6:	2101      	movs	r1, #1
 8002af8:	4803      	ldr	r0, [pc, #12]	; (8002b08 <transfer_command_lcd+0x80>)
 8002afa:	f001 ff99 	bl	8004a30 <HAL_GPIO_WritePin>
}
 8002afe:	bf00      	nop
 8002b00:	3710      	adds	r7, #16
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	40020400 	.word	0x40020400
 8002b10:	40021800 	.word	0x40021800

08002b14 <transfer_data_lcd>:

void transfer_data_lcd(int data1) //LCD
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
	char i;
	lcd_cs1_l;
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	2101      	movs	r1, #1
 8002b20:	481c      	ldr	r0, [pc, #112]	; (8002b94 <transfer_data_lcd+0x80>)
 8002b22:	f001 ff85 	bl	8004a30 <HAL_GPIO_WritePin>
	lcd_rs_h;
 8002b26:	2201      	movs	r2, #1
 8002b28:	2140      	movs	r1, #64	; 0x40
 8002b2a:	481b      	ldr	r0, [pc, #108]	; (8002b98 <transfer_data_lcd+0x84>)
 8002b2c:	f001 ff80 	bl	8004a30 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002b30:	2300      	movs	r3, #0
 8002b32:	73fb      	strb	r3, [r7, #15]
 8002b34:	e021      	b.n	8002b7a <transfer_data_lcd+0x66>
	{
		lcd_sclk_l;
 8002b36:	2200      	movs	r2, #0
 8002b38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b3c:	4817      	ldr	r0, [pc, #92]	; (8002b9c <transfer_data_lcd+0x88>)
 8002b3e:	f001 ff77 	bl	8004a30 <HAL_GPIO_WritePin>
		if(data1&0x80) lcd_sid_h;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d005      	beq.n	8002b58 <transfer_data_lcd+0x44>
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	2110      	movs	r1, #16
 8002b50:	4811      	ldr	r0, [pc, #68]	; (8002b98 <transfer_data_lcd+0x84>)
 8002b52:	f001 ff6d 	bl	8004a30 <HAL_GPIO_WritePin>
 8002b56:	e004      	b.n	8002b62 <transfer_data_lcd+0x4e>
		else lcd_sid_l;
 8002b58:	2200      	movs	r2, #0
 8002b5a:	2110      	movs	r1, #16
 8002b5c:	480e      	ldr	r0, [pc, #56]	; (8002b98 <transfer_data_lcd+0x84>)
 8002b5e:	f001 ff67 	bl	8004a30 <HAL_GPIO_WritePin>
		lcd_sclk_h;
 8002b62:	2201      	movs	r2, #1
 8002b64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b68:	480c      	ldr	r0, [pc, #48]	; (8002b9c <transfer_data_lcd+0x88>)
 8002b6a:	f001 ff61 	bl	8004a30 <HAL_GPIO_WritePin>
		data1=data1<<=1;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	607b      	str	r3, [r7, #4]
	for(i=0;i<8;i++)
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
 8002b76:	3301      	adds	r3, #1
 8002b78:	73fb      	strb	r3, [r7, #15]
 8002b7a:	7bfb      	ldrb	r3, [r7, #15]
 8002b7c:	2b07      	cmp	r3, #7
 8002b7e:	d9da      	bls.n	8002b36 <transfer_data_lcd+0x22>
	}
	lcd_cs1_h;
 8002b80:	2201      	movs	r2, #1
 8002b82:	2101      	movs	r1, #1
 8002b84:	4803      	ldr	r0, [pc, #12]	; (8002b94 <transfer_data_lcd+0x80>)
 8002b86:	f001 ff53 	bl	8004a30 <HAL_GPIO_WritePin>
}
 8002b8a:	bf00      	nop
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	40021000 	.word	0x40021000
 8002b98:	40020400 	.word	0x40020400
 8002b9c:	40021800 	.word	0x40021800

08002ba0 <initial_lcd>:

void initial_lcd() //LCD
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
	lcd_reset_l; 
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002baa:	4820      	ldr	r0, [pc, #128]	; (8002c2c <initial_lcd+0x8c>)
 8002bac:	f001 ff40 	bl	8004a30 <HAL_GPIO_WritePin>
	delay_ms(100);
 8002bb0:	2064      	movs	r0, #100	; 0x64
 8002bb2:	f004 fa1b 	bl	8006fec <delay_ms>
	lcd_reset_h; 
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bbc:	481b      	ldr	r0, [pc, #108]	; (8002c2c <initial_lcd+0x8c>)
 8002bbe:	f001 ff37 	bl	8004a30 <HAL_GPIO_WritePin>
	delay_ms(100);
 8002bc2:	2064      	movs	r0, #100	; 0x64
 8002bc4:	f004 fa12 	bl	8006fec <delay_ms>
	transfer_command_lcd(0xe2); 
 8002bc8:	20e2      	movs	r0, #226	; 0xe2
 8002bca:	f7ff ff5d 	bl	8002a88 <transfer_command_lcd>
	delay_ms(5);
 8002bce:	2005      	movs	r0, #5
 8002bd0:	f004 fa0c 	bl	8006fec <delay_ms>
	transfer_command_lcd(0x2c); 
 8002bd4:	202c      	movs	r0, #44	; 0x2c
 8002bd6:	f7ff ff57 	bl	8002a88 <transfer_command_lcd>
	delay_ms(50);
 8002bda:	2032      	movs	r0, #50	; 0x32
 8002bdc:	f004 fa06 	bl	8006fec <delay_ms>
	transfer_command_lcd(0x2e); 
 8002be0:	202e      	movs	r0, #46	; 0x2e
 8002be2:	f7ff ff51 	bl	8002a88 <transfer_command_lcd>
	delay_ms(50);
 8002be6:	2032      	movs	r0, #50	; 0x32
 8002be8:	f004 fa00 	bl	8006fec <delay_ms>
	transfer_command_lcd(0x2f); 
 8002bec:	202f      	movs	r0, #47	; 0x2f
 8002bee:	f7ff ff4b 	bl	8002a88 <transfer_command_lcd>
	delay_ms(5);
 8002bf2:	2005      	movs	r0, #5
 8002bf4:	f004 f9fa 	bl	8006fec <delay_ms>
	transfer_command_lcd(0x23); 
 8002bf8:	2023      	movs	r0, #35	; 0x23
 8002bfa:	f7ff ff45 	bl	8002a88 <transfer_command_lcd>
	transfer_command_lcd(0x81); 
 8002bfe:	2081      	movs	r0, #129	; 0x81
 8002c00:	f7ff ff42 	bl	8002a88 <transfer_command_lcd>
	transfer_command_lcd(0x28); 
 8002c04:	2028      	movs	r0, #40	; 0x28
 8002c06:	f7ff ff3f 	bl	8002a88 <transfer_command_lcd>
	transfer_command_lcd(0xa2); 
 8002c0a:	20a2      	movs	r0, #162	; 0xa2
 8002c0c:	f7ff ff3c 	bl	8002a88 <transfer_command_lcd>
	transfer_command_lcd(0xc8); 
 8002c10:	20c8      	movs	r0, #200	; 0xc8
 8002c12:	f7ff ff39 	bl	8002a88 <transfer_command_lcd>
	transfer_command_lcd(0xa0); 
 8002c16:	20a0      	movs	r0, #160	; 0xa0
 8002c18:	f7ff ff36 	bl	8002a88 <transfer_command_lcd>
	transfer_command_lcd(0x40); 
 8002c1c:	2040      	movs	r0, #64	; 0x40
 8002c1e:	f7ff ff33 	bl	8002a88 <transfer_command_lcd>
	transfer_command_lcd(0xaf); 
 8002c22:	20af      	movs	r0, #175	; 0xaf
 8002c24:	f7ff ff30 	bl	8002a88 <transfer_command_lcd>
}
 8002c28:	bf00      	nop
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40020400 	.word	0x40020400

08002c30 <lcd_address>:

void lcd_address(uint page,uint column)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
	column=column-0x01;
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	603b      	str	r3, [r7, #0]
	transfer_command_lcd(0xb0+page-1);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	33af      	adds	r3, #175	; 0xaf
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff1f 	bl	8002a88 <transfer_command_lcd>
	transfer_command_lcd(0x10+(column>>4&0x0f));
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	091b      	lsrs	r3, r3, #4
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	3310      	adds	r3, #16
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff ff17 	bl	8002a88 <transfer_command_lcd>
	transfer_command_lcd(column&0x0f);
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	f003 030f 	and.w	r3, r3, #15
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff ff11 	bl	8002a88 <transfer_command_lcd>
}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <clear_screen>:

void clear_screen() //
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b082      	sub	sp, #8
 8002c72:	af00      	add	r7, sp, #0
	unsigned char i,j;
	for(i=0;i<9;i++)
 8002c74:	2300      	movs	r3, #0
 8002c76:	71fb      	strb	r3, [r7, #7]
 8002c78:	e019      	b.n	8002cae <clear_screen+0x40>
	{
		transfer_command_lcd(0xb0+i);
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	33b0      	adds	r3, #176	; 0xb0
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff ff02 	bl	8002a88 <transfer_command_lcd>
		transfer_command_lcd(0x10);
 8002c84:	2010      	movs	r0, #16
 8002c86:	f7ff feff 	bl	8002a88 <transfer_command_lcd>
		transfer_command_lcd(0x00);
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	f7ff fefc 	bl	8002a88 <transfer_command_lcd>
		for(j=0;j<132;j++)
 8002c90:	2300      	movs	r3, #0
 8002c92:	71bb      	strb	r3, [r7, #6]
 8002c94:	e005      	b.n	8002ca2 <clear_screen+0x34>
		{
			transfer_data_lcd(0x00);
 8002c96:	2000      	movs	r0, #0
 8002c98:	f7ff ff3c 	bl	8002b14 <transfer_data_lcd>
		for(j=0;j<132;j++)
 8002c9c:	79bb      	ldrb	r3, [r7, #6]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	71bb      	strb	r3, [r7, #6]
 8002ca2:	79bb      	ldrb	r3, [r7, #6]
 8002ca4:	2b83      	cmp	r3, #131	; 0x83
 8002ca6:	d9f6      	bls.n	8002c96 <clear_screen+0x28>
	for(i=0;i<9;i++)
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	3301      	adds	r3, #1
 8002cac:	71fb      	strb	r3, [r7, #7]
 8002cae:	79fb      	ldrb	r3, [r7, #7]
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d9e2      	bls.n	8002c7a <clear_screen+0xc>
		}
	}
}
 8002cb4:	bf00      	nop
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
	...

08002cc0 <send_command_to_ROM>:
		dp++;
	}
}

void send_command_to_ROM( uchar datu ) //
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	71fb      	strb	r3, [r7, #7]
	uchar i;
	for(i=0;i<8;i++ )
 8002cca:	2300      	movs	r3, #0
 8002ccc:	73fb      	strb	r3, [r7, #15]
 8002cce:	e026      	b.n	8002d1e <send_command_to_ROM+0x5e>
	{
		Rom_SCK_l;
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002cd6:	4816      	ldr	r0, [pc, #88]	; (8002d30 <send_command_to_ROM+0x70>)
 8002cd8:	f001 feaa 	bl	8004a30 <HAL_GPIO_WritePin>
		delay_us(10);
 8002cdc:	200a      	movs	r0, #10
 8002cde:	f004 f945 	bl	8006f6c <delay_us>
		if(datu&0x80)Rom_IN_h;
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	da05      	bge.n	8002cf6 <send_command_to_ROM+0x36>
 8002cea:	2201      	movs	r2, #1
 8002cec:	2110      	movs	r1, #16
 8002cee:	4811      	ldr	r0, [pc, #68]	; (8002d34 <send_command_to_ROM+0x74>)
 8002cf0:	f001 fe9e 	bl	8004a30 <HAL_GPIO_WritePin>
 8002cf4:	e004      	b.n	8002d00 <send_command_to_ROM+0x40>
		else Rom_IN_l;
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	2110      	movs	r1, #16
 8002cfa:	480e      	ldr	r0, [pc, #56]	; (8002d34 <send_command_to_ROM+0x74>)
 8002cfc:	f001 fe98 	bl	8004a30 <HAL_GPIO_WritePin>
		datu = datu<<1;
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	71fb      	strb	r3, [r7, #7]
		Rom_SCK_h;
 8002d06:	2201      	movs	r2, #1
 8002d08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d0c:	4808      	ldr	r0, [pc, #32]	; (8002d30 <send_command_to_ROM+0x70>)
 8002d0e:	f001 fe8f 	bl	8004a30 <HAL_GPIO_WritePin>
		delay_us(10);
 8002d12:	200a      	movs	r0, #10
 8002d14:	f004 f92a 	bl	8006f6c <delay_us>
	for(i=0;i<8;i++ )
 8002d18:	7bfb      	ldrb	r3, [r7, #15]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	73fb      	strb	r3, [r7, #15]
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
 8002d20:	2b07      	cmp	r3, #7
 8002d22:	d9d5      	bls.n	8002cd0 <send_command_to_ROM+0x10>
	}
}
 8002d24:	bf00      	nop
 8002d26:	bf00      	nop
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40021800 	.word	0x40021800
 8002d34:	40020c00 	.word	0x40020c00

08002d38 <get_data_from_ROM>:

static uchar get_data_from_ROM( ) //
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
	uchar i;
	uchar ret_data=0;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	71bb      	strb	r3, [r7, #6]
	for(i=0;i<8;i++)
 8002d42:	2300      	movs	r3, #0
 8002d44:	71fb      	strb	r3, [r7, #7]
 8002d46:	e020      	b.n	8002d8a <get_data_from_ROM+0x52>
	{
//		ROM_OUT_OUT();
		Rom_OUT_h;
 8002d48:	2201      	movs	r2, #1
 8002d4a:	2140      	movs	r1, #64	; 0x40
 8002d4c:	4813      	ldr	r0, [pc, #76]	; (8002d9c <get_data_from_ROM+0x64>)
 8002d4e:	f001 fe6f 	bl	8004a30 <HAL_GPIO_WritePin>
		Rom_SCK_l;
 8002d52:	2200      	movs	r2, #0
 8002d54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d58:	4811      	ldr	r0, [pc, #68]	; (8002da0 <get_data_from_ROM+0x68>)
 8002d5a:	f001 fe69 	bl	8004a30 <HAL_GPIO_WritePin>
		ret_data=ret_data<<1;
 8002d5e:	79bb      	ldrb	r3, [r7, #6]
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	71bb      	strb	r3, [r7, #6]
//		ROM_OUT_IN();
		if(Rom_OUT_cin)  
 8002d64:	2140      	movs	r1, #64	; 0x40
 8002d66:	480d      	ldr	r0, [pc, #52]	; (8002d9c <get_data_from_ROM+0x64>)
 8002d68:	f001 fe4a 	bl	8004a00 <HAL_GPIO_ReadPin>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <get_data_from_ROM+0x40>
		ret_data=ret_data+1;
 8002d72:	79bb      	ldrb	r3, [r7, #6]
 8002d74:	3301      	adds	r3, #1
 8002d76:	71bb      	strb	r3, [r7, #6]
		else
		ret_data=ret_data+0;
		Rom_SCK_h;
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d7e:	4808      	ldr	r0, [pc, #32]	; (8002da0 <get_data_from_ROM+0x68>)
 8002d80:	f001 fe56 	bl	8004a30 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	3301      	adds	r3, #1
 8002d88:	71fb      	strb	r3, [r7, #7]
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	2b07      	cmp	r3, #7
 8002d8e:	d9db      	bls.n	8002d48 <get_data_from_ROM+0x10>
	}
	return(ret_data);
 8002d90:	79bb      	ldrb	r3, [r7, #6]
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40020c00 	.word	0x40020c00
 8002da0:	40021800 	.word	0x40021800

08002da4 <get_and_write_16x16>:

void get_and_write_16x16(ulong fontaddr,uchar page,uchar column)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	460b      	mov	r3, r1
 8002dae:	70fb      	strb	r3, [r7, #3]
 8002db0:	4613      	mov	r3, r2
 8002db2:	70bb      	strb	r3, [r7, #2]
	uchar i,j,disp_data;
	Rom_CS_l;
 8002db4:	2200      	movs	r2, #0
 8002db6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002dba:	4822      	ldr	r0, [pc, #136]	; (8002e44 <get_and_write_16x16+0xa0>)
 8002dbc:	f001 fe38 	bl	8004a30 <HAL_GPIO_WritePin>
	send_command_to_ROM(0x03);
 8002dc0:	2003      	movs	r0, #3
 8002dc2:	f7ff ff7d 	bl	8002cc0 <send_command_to_ROM>
	send_command_to_ROM((fontaddr&0xff0000)>>16);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	0c1b      	lsrs	r3, r3, #16
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff ff77 	bl	8002cc0 <send_command_to_ROM>
	send_command_to_ROM((fontaddr&0xff00)>>8);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	0a1b      	lsrs	r3, r3, #8
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff71 	bl	8002cc0 <send_command_to_ROM>
	send_command_to_ROM(fontaddr&0xff);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7ff ff6c 	bl	8002cc0 <send_command_to_ROM>
	for(j=0;j<2;j++)
 8002de8:	2300      	movs	r3, #0
 8002dea:	73bb      	strb	r3, [r7, #14]
 8002dec:	e01c      	b.n	8002e28 <get_and_write_16x16+0x84>
	{
		lcd_address(page+j,column);
 8002dee:	78fa      	ldrb	r2, [r7, #3]
 8002df0:	7bbb      	ldrb	r3, [r7, #14]
 8002df2:	4413      	add	r3, r2
 8002df4:	461a      	mov	r2, r3
 8002df6:	78bb      	ldrb	r3, [r7, #2]
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	f7ff ff18 	bl	8002c30 <lcd_address>
		for(i=0; i<16; i++ )
 8002e00:	2300      	movs	r3, #0
 8002e02:	73fb      	strb	r3, [r7, #15]
 8002e04:	e00a      	b.n	8002e1c <get_and_write_16x16+0x78>
		{
			disp_data=get_data_from_ROM();
 8002e06:	f7ff ff97 	bl	8002d38 <get_data_from_ROM>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	737b      	strb	r3, [r7, #13]
			transfer_data_lcd(disp_data);
 8002e0e:	7b7b      	ldrb	r3, [r7, #13]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff fe7f 	bl	8002b14 <transfer_data_lcd>
		for(i=0; i<16; i++ )
 8002e16:	7bfb      	ldrb	r3, [r7, #15]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
 8002e1e:	2b0f      	cmp	r3, #15
 8002e20:	d9f1      	bls.n	8002e06 <get_and_write_16x16+0x62>
	for(j=0;j<2;j++)
 8002e22:	7bbb      	ldrb	r3, [r7, #14]
 8002e24:	3301      	adds	r3, #1
 8002e26:	73bb      	strb	r3, [r7, #14]
 8002e28:	7bbb      	ldrb	r3, [r7, #14]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d9df      	bls.n	8002dee <get_and_write_16x16+0x4a>
		}
	}
	Rom_CS_h;
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002e34:	4803      	ldr	r0, [pc, #12]	; (8002e44 <get_and_write_16x16+0xa0>)
 8002e36:	f001 fdfb 	bl	8004a30 <HAL_GPIO_WritePin>
}
 8002e3a:	bf00      	nop
 8002e3c:	3710      	adds	r7, #16
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40021800 	.word	0x40021800

08002e48 <get_and_write_8x16>:



void get_and_write_8x16(ulong fontaddr,uchar page,uchar column)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	460b      	mov	r3, r1
 8002e52:	70fb      	strb	r3, [r7, #3]
 8002e54:	4613      	mov	r3, r2
 8002e56:	70bb      	strb	r3, [r7, #2]
	uchar i,j,disp_data;
	Rom_CS_l;
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002e5e:	4822      	ldr	r0, [pc, #136]	; (8002ee8 <get_and_write_8x16+0xa0>)
 8002e60:	f001 fde6 	bl	8004a30 <HAL_GPIO_WritePin>
	send_command_to_ROM(0x03);
 8002e64:	2003      	movs	r0, #3
 8002e66:	f7ff ff2b 	bl	8002cc0 <send_command_to_ROM>
	send_command_to_ROM((fontaddr&0xff0000)>>16);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	0c1b      	lsrs	r3, r3, #16
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7ff ff25 	bl	8002cc0 <send_command_to_ROM>
	send_command_to_ROM((fontaddr&0xff00)>>8); 
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	0a1b      	lsrs	r3, r3, #8
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff ff1f 	bl	8002cc0 <send_command_to_ROM>
	send_command_to_ROM(fontaddr&0xff); 
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff ff1a 	bl	8002cc0 <send_command_to_ROM>
	for(j=0;j<2;j++)
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	73bb      	strb	r3, [r7, #14]
 8002e90:	e01c      	b.n	8002ecc <get_and_write_8x16+0x84>
	{
		lcd_address(page+j,column);
 8002e92:	78fa      	ldrb	r2, [r7, #3]
 8002e94:	7bbb      	ldrb	r3, [r7, #14]
 8002e96:	4413      	add	r3, r2
 8002e98:	461a      	mov	r2, r3
 8002e9a:	78bb      	ldrb	r3, [r7, #2]
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	f7ff fec6 	bl	8002c30 <lcd_address>
		for(i=0; i<8; i++ )
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	73fb      	strb	r3, [r7, #15]
 8002ea8:	e00a      	b.n	8002ec0 <get_and_write_8x16+0x78>
		{
			disp_data=get_data_from_ROM();
 8002eaa:	f7ff ff45 	bl	8002d38 <get_data_from_ROM>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	737b      	strb	r3, [r7, #13]
			transfer_data_lcd(disp_data);
 8002eb2:	7b7b      	ldrb	r3, [r7, #13]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff fe2d 	bl	8002b14 <transfer_data_lcd>
		for(i=0; i<8; i++ )
 8002eba:	7bfb      	ldrb	r3, [r7, #15]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	73fb      	strb	r3, [r7, #15]
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
 8002ec2:	2b07      	cmp	r3, #7
 8002ec4:	d9f1      	bls.n	8002eaa <get_and_write_8x16+0x62>
	for(j=0;j<2;j++)
 8002ec6:	7bbb      	ldrb	r3, [r7, #14]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	73bb      	strb	r3, [r7, #14]
 8002ecc:	7bbb      	ldrb	r3, [r7, #14]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d9df      	bls.n	8002e92 <get_and_write_8x16+0x4a>
		}
	}
	Rom_CS_h;
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ed8:	4803      	ldr	r0, [pc, #12]	; (8002ee8 <get_and_write_8x16+0xa0>)
 8002eda:	f001 fda9 	bl	8004a30 <HAL_GPIO_WritePin>
}
 8002ede:	bf00      	nop
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40021800 	.word	0x40021800

08002eec <display_GB2312_string>:
	Rom_CS_h;
}

ulong fontaddr=0;
void display_GB2312_string(uchar page,uchar column,uchar *text)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	603a      	str	r2, [r7, #0]
 8002ef6:	71fb      	strb	r3, [r7, #7]
 8002ef8:	460b      	mov	r3, r1
 8002efa:	71bb      	strb	r3, [r7, #6]
	uchar i= 0;
 8002efc:	2300      	movs	r3, #0
 8002efe:	73fb      	strb	r3, [r7, #15]
	while((text[i]>0x00))
 8002f00:	e0ac      	b.n	800305c <display_GB2312_string+0x170>
	{
		if(((text[i]>=0xb0) &&(text[i]<=0xf7))&&(text[i+1]>=0xa1))
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	4413      	add	r3, r2
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	2baf      	cmp	r3, #175	; 0xaf
 8002f0c:	d937      	bls.n	8002f7e <display_GB2312_string+0x92>
 8002f0e:	7bfb      	ldrb	r3, [r7, #15]
 8002f10:	683a      	ldr	r2, [r7, #0]
 8002f12:	4413      	add	r3, r2
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2bf7      	cmp	r3, #247	; 0xf7
 8002f18:	d831      	bhi.n	8002f7e <display_GB2312_string+0x92>
 8002f1a:	7bfb      	ldrb	r3, [r7, #15]
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	4413      	add	r3, r2
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2ba0      	cmp	r3, #160	; 0xa0
 8002f26:	d92a      	bls.n	8002f7e <display_GB2312_string+0x92>
		{
			fontaddr = (text[i]- 0xb0)*94;
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	3bb0      	subs	r3, #176	; 0xb0
 8002f32:	225e      	movs	r2, #94	; 0x5e
 8002f34:	fb02 f303 	mul.w	r3, r2, r3
 8002f38:	461a      	mov	r2, r3
 8002f3a:	4b4e      	ldr	r3, [pc, #312]	; (8003074 <display_GB2312_string+0x188>)
 8002f3c:	601a      	str	r2, [r3, #0]
			fontaddr += (text[i+1]-0xa1)+846;
 8002f3e:	7bfb      	ldrb	r3, [r7, #15]
 8002f40:	3301      	adds	r3, #1
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	4413      	add	r3, r2
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	4b4a      	ldr	r3, [pc, #296]	; (8003074 <display_GB2312_string+0x188>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4413      	add	r3, r2
 8002f50:	f203 23ad 	addw	r3, r3, #685	; 0x2ad
 8002f54:	4a47      	ldr	r2, [pc, #284]	; (8003074 <display_GB2312_string+0x188>)
 8002f56:	6013      	str	r3, [r2, #0]
			fontaddr = (ulong)(fontaddr*32);
 8002f58:	4b46      	ldr	r3, [pc, #280]	; (8003074 <display_GB2312_string+0x188>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	015b      	lsls	r3, r3, #5
 8002f5e:	4a45      	ldr	r2, [pc, #276]	; (8003074 <display_GB2312_string+0x188>)
 8002f60:	6013      	str	r3, [r2, #0]
			get_and_write_16x16(fontaddr,page,column);
 8002f62:	4b44      	ldr	r3, [pc, #272]	; (8003074 <display_GB2312_string+0x188>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	79ba      	ldrb	r2, [r7, #6]
 8002f68:	79f9      	ldrb	r1, [r7, #7]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff ff1a 	bl	8002da4 <get_and_write_16x16>
			i+=2;
 8002f70:	7bfb      	ldrb	r3, [r7, #15]
 8002f72:	3302      	adds	r3, #2
 8002f74:	73fb      	strb	r3, [r7, #15]
			column+=16;
 8002f76:	79bb      	ldrb	r3, [r7, #6]
 8002f78:	3310      	adds	r3, #16
 8002f7a:	71bb      	strb	r3, [r7, #6]
 8002f7c:	e06e      	b.n	800305c <display_GB2312_string+0x170>
		}
		else if(((text[i]>=0xa1) &&(text[i]<=0xa3))&&(text[i+1]>=0xa1))
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	4413      	add	r3, r2
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	2ba0      	cmp	r3, #160	; 0xa0
 8002f88:	d936      	bls.n	8002ff8 <display_GB2312_string+0x10c>
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	4413      	add	r3, r2
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2ba3      	cmp	r3, #163	; 0xa3
 8002f94:	d830      	bhi.n	8002ff8 <display_GB2312_string+0x10c>
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	2ba0      	cmp	r3, #160	; 0xa0
 8002fa2:	d929      	bls.n	8002ff8 <display_GB2312_string+0x10c>
		{
			fontaddr = (text[i]- 0xa1)*94;
 8002fa4:	7bfb      	ldrb	r3, [r7, #15]
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	4413      	add	r3, r2
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	3ba1      	subs	r3, #161	; 0xa1
 8002fae:	225e      	movs	r2, #94	; 0x5e
 8002fb0:	fb02 f303 	mul.w	r3, r2, r3
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	4b2f      	ldr	r3, [pc, #188]	; (8003074 <display_GB2312_string+0x188>)
 8002fb8:	601a      	str	r2, [r3, #0]
			fontaddr += (text[i+1]-0xa1);
 8002fba:	7bfb      	ldrb	r3, [r7, #15]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	4b2b      	ldr	r3, [pc, #172]	; (8003074 <display_GB2312_string+0x188>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4413      	add	r3, r2
 8002fcc:	3ba1      	subs	r3, #161	; 0xa1
 8002fce:	4a29      	ldr	r2, [pc, #164]	; (8003074 <display_GB2312_string+0x188>)
 8002fd0:	6013      	str	r3, [r2, #0]
			fontaddr = (ulong)(fontaddr*32);
 8002fd2:	4b28      	ldr	r3, [pc, #160]	; (8003074 <display_GB2312_string+0x188>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	015b      	lsls	r3, r3, #5
 8002fd8:	4a26      	ldr	r2, [pc, #152]	; (8003074 <display_GB2312_string+0x188>)
 8002fda:	6013      	str	r3, [r2, #0]
			get_and_write_16x16(fontaddr,page,column);
 8002fdc:	4b25      	ldr	r3, [pc, #148]	; (8003074 <display_GB2312_string+0x188>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	79ba      	ldrb	r2, [r7, #6]
 8002fe2:	79f9      	ldrb	r1, [r7, #7]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff fedd 	bl	8002da4 <get_and_write_16x16>
			i+=2;
 8002fea:	7bfb      	ldrb	r3, [r7, #15]
 8002fec:	3302      	adds	r3, #2
 8002fee:	73fb      	strb	r3, [r7, #15]
			column+=16;
 8002ff0:	79bb      	ldrb	r3, [r7, #6]
 8002ff2:	3310      	adds	r3, #16
 8002ff4:	71bb      	strb	r3, [r7, #6]
 8002ff6:	e031      	b.n	800305c <display_GB2312_string+0x170>
		}
		else if((text[i]>=0x20) &&(text[i]<=0x7e))
 8002ff8:	7bfb      	ldrb	r3, [r7, #15]
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	2b1f      	cmp	r3, #31
 8003002:	d928      	bls.n	8003056 <display_GB2312_string+0x16a>
 8003004:	7bfb      	ldrb	r3, [r7, #15]
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	4413      	add	r3, r2
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	2b7e      	cmp	r3, #126	; 0x7e
 800300e:	d822      	bhi.n	8003056 <display_GB2312_string+0x16a>
		{
			fontaddr = (text[i]- 0x20);
 8003010:	7bfb      	ldrb	r3, [r7, #15]
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	4413      	add	r3, r2
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	3b20      	subs	r3, #32
 800301a:	461a      	mov	r2, r3
 800301c:	4b15      	ldr	r3, [pc, #84]	; (8003074 <display_GB2312_string+0x188>)
 800301e:	601a      	str	r2, [r3, #0]
			fontaddr = (unsigned long)(fontaddr*16);
 8003020:	4b14      	ldr	r3, [pc, #80]	; (8003074 <display_GB2312_string+0x188>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	011b      	lsls	r3, r3, #4
 8003026:	4a13      	ldr	r2, [pc, #76]	; (8003074 <display_GB2312_string+0x188>)
 8003028:	6013      	str	r3, [r2, #0]
			fontaddr = (unsigned long)(fontaddr+0x3cf80);
 800302a:	4b12      	ldr	r3, [pc, #72]	; (8003074 <display_GB2312_string+0x188>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f503 3373 	add.w	r3, r3, #248832	; 0x3cc00
 8003032:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8003036:	4a0f      	ldr	r2, [pc, #60]	; (8003074 <display_GB2312_string+0x188>)
 8003038:	6013      	str	r3, [r2, #0]
			get_and_write_8x16(fontaddr,page,column);
 800303a:	4b0e      	ldr	r3, [pc, #56]	; (8003074 <display_GB2312_string+0x188>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	79ba      	ldrb	r2, [r7, #6]
 8003040:	79f9      	ldrb	r1, [r7, #7]
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff ff00 	bl	8002e48 <get_and_write_8x16>
			i+=1;
 8003048:	7bfb      	ldrb	r3, [r7, #15]
 800304a:	3301      	adds	r3, #1
 800304c:	73fb      	strb	r3, [r7, #15]
			column+=8;
 800304e:	79bb      	ldrb	r3, [r7, #6]
 8003050:	3308      	adds	r3, #8
 8003052:	71bb      	strb	r3, [r7, #6]
 8003054:	e002      	b.n	800305c <display_GB2312_string+0x170>
		}
		else
		i++;
 8003056:	7bfb      	ldrb	r3, [r7, #15]
 8003058:	3301      	adds	r3, #1
 800305a:	73fb      	strb	r3, [r7, #15]
	while((text[i]>0x00))
 800305c:	7bfb      	ldrb	r3, [r7, #15]
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	4413      	add	r3, r2
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	f47f af4c 	bne.w	8002f02 <display_GB2312_string+0x16>
	}
}
 800306a:	bf00      	nop
 800306c:	bf00      	nop
 800306e:	3710      	adds	r7, #16
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	2000824c 	.word	0x2000824c

08003078 <key_reinit>:
uint8_t Key_row[1]={0xff};  							 //

uint8_t num=0;

void key_reinit()
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
	KEY_CLO0_OUT_HIGH;
 800307c:	2201      	movs	r2, #1
 800307e:	2101      	movs	r1, #1
 8003080:	4809      	ldr	r0, [pc, #36]	; (80030a8 <key_reinit+0x30>)
 8003082:	f001 fcd5 	bl	8004a30 <HAL_GPIO_WritePin>
	KEY_CLO1_OUT_HIGH;
 8003086:	2201      	movs	r2, #1
 8003088:	2140      	movs	r1, #64	; 0x40
 800308a:	4808      	ldr	r0, [pc, #32]	; (80030ac <key_reinit+0x34>)
 800308c:	f001 fcd0 	bl	8004a30 <HAL_GPIO_WritePin>
	KEY_CLO2_OUT_HIGH;
 8003090:	2201      	movs	r2, #1
 8003092:	2110      	movs	r1, #16
 8003094:	4805      	ldr	r0, [pc, #20]	; (80030ac <key_reinit+0x34>)
 8003096:	f001 fccb 	bl	8004a30 <HAL_GPIO_WritePin>
	KEY_CLO3_OUT_HIGH;
 800309a:	2201      	movs	r2, #1
 800309c:	2104      	movs	r1, #4
 800309e:	4803      	ldr	r0, [pc, #12]	; (80030ac <key_reinit+0x34>)
 80030a0:	f001 fcc6 	bl	8004a30 <HAL_GPIO_WritePin>
}
 80030a4:	bf00      	nop
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40021400 	.word	0x40021400
 80030ac:	40021000 	.word	0x40021000

080030b0 <key_scan>:

uint8_t key_scan()
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
	uint8_t i,keynum=0;
 80030b6:	2300      	movs	r3, #0
 80030b8:	71bb      	strb	r3, [r7, #6]
	if(KEY_ROW0_INPUT_Read == GPIO_PIN_SET)						//1
 80030ba:	2120      	movs	r1, #32
 80030bc:	48a3      	ldr	r0, [pc, #652]	; (800334c <key_scan+0x29c>)
 80030be:	f001 fc9f 	bl	8004a00 <HAL_GPIO_ReadPin>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d165      	bne.n	8003194 <key_scan+0xe4>
	{
		delay_ms(100);									//
 80030c8:	2064      	movs	r0, #100	; 0x64
 80030ca:	f003 ff8f 	bl	8006fec <delay_ms>
		if(KEY_ROW0_INPUT_Read == GPIO_PIN_SET)					//1
 80030ce:	2120      	movs	r1, #32
 80030d0:	489e      	ldr	r0, [pc, #632]	; (800334c <key_scan+0x29c>)
 80030d2:	f001 fc95 	bl	8004a00 <HAL_GPIO_ReadPin>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b01      	cmp	r3, #1
 80030da:	f040 81ae 	bne.w	800343a <key_scan+0x38a>
			{
				for(i = 1;i <= 4;i++)
 80030de:	2301      	movs	r3, #1
 80030e0:	71fb      	strb	r3, [r7, #7]
 80030e2:	e053      	b.n	800318c <key_scan+0xdc>
				{
					if(i == 1)	     KEY_CLO0_OUT_LOW;	//
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d105      	bne.n	80030f6 <key_scan+0x46>
 80030ea:	2200      	movs	r2, #0
 80030ec:	2101      	movs	r1, #1
 80030ee:	4897      	ldr	r0, [pc, #604]	; (800334c <key_scan+0x29c>)
 80030f0:	f001 fc9e 	bl	8004a30 <HAL_GPIO_WritePin>
 80030f4:	e019      	b.n	800312a <key_scan+0x7a>
					else if(i == 2)	 KEY_CLO1_OUT_LOW;
 80030f6:	79fb      	ldrb	r3, [r7, #7]
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d105      	bne.n	8003108 <key_scan+0x58>
 80030fc:	2200      	movs	r2, #0
 80030fe:	2140      	movs	r1, #64	; 0x40
 8003100:	4893      	ldr	r0, [pc, #588]	; (8003350 <key_scan+0x2a0>)
 8003102:	f001 fc95 	bl	8004a30 <HAL_GPIO_WritePin>
 8003106:	e010      	b.n	800312a <key_scan+0x7a>
					else if(i == 3)	 KEY_CLO2_OUT_LOW;
 8003108:	79fb      	ldrb	r3, [r7, #7]
 800310a:	2b03      	cmp	r3, #3
 800310c:	d105      	bne.n	800311a <key_scan+0x6a>
 800310e:	2200      	movs	r2, #0
 8003110:	2110      	movs	r1, #16
 8003112:	488f      	ldr	r0, [pc, #572]	; (8003350 <key_scan+0x2a0>)
 8003114:	f001 fc8c 	bl	8004a30 <HAL_GPIO_WritePin>
 8003118:	e007      	b.n	800312a <key_scan+0x7a>
					else if(i == 4)	 KEY_CLO3_OUT_LOW;
 800311a:	79fb      	ldrb	r3, [r7, #7]
 800311c:	2b04      	cmp	r3, #4
 800311e:	d104      	bne.n	800312a <key_scan+0x7a>
 8003120:	2200      	movs	r2, #0
 8003122:	2104      	movs	r1, #4
 8003124:	488a      	ldr	r0, [pc, #552]	; (8003350 <key_scan+0x2a0>)
 8003126:	f001 fc83 	bl	8004a30 <HAL_GPIO_WritePin>

					if(KEY_ROW0_INPUT_Read == GPIO_PIN_RESET)
 800312a:	2120      	movs	r1, #32
 800312c:	4887      	ldr	r0, [pc, #540]	; (800334c <key_scan+0x29c>)
 800312e:	f001 fc67 	bl	8004a00 <HAL_GPIO_ReadPin>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d126      	bne.n	8003186 <key_scan+0xd6>
					{
						keynum = i;
 8003138:	79fb      	ldrb	r3, [r7, #7]
 800313a:	71bb      	strb	r3, [r7, #6]
						if(i == 1)	     KEY_CLO0_OUT_HIGH;	//
 800313c:	79fb      	ldrb	r3, [r7, #7]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d105      	bne.n	800314e <key_scan+0x9e>
 8003142:	2201      	movs	r2, #1
 8003144:	2101      	movs	r1, #1
 8003146:	4881      	ldr	r0, [pc, #516]	; (800334c <key_scan+0x29c>)
 8003148:	f001 fc72 	bl	8004a30 <HAL_GPIO_WritePin>
						else if(i == 2)	 KEY_CLO1_OUT_HIGH;
						else if(i == 3)	 KEY_CLO2_OUT_HIGH;
						else if(i == 4)	 KEY_CLO3_OUT_HIGH;
						break;
 800314c:	e16e      	b.n	800342c <key_scan+0x37c>
						else if(i == 2)	 KEY_CLO1_OUT_HIGH;
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	2b02      	cmp	r3, #2
 8003152:	d105      	bne.n	8003160 <key_scan+0xb0>
 8003154:	2201      	movs	r2, #1
 8003156:	2140      	movs	r1, #64	; 0x40
 8003158:	487d      	ldr	r0, [pc, #500]	; (8003350 <key_scan+0x2a0>)
 800315a:	f001 fc69 	bl	8004a30 <HAL_GPIO_WritePin>
						break;
 800315e:	e165      	b.n	800342c <key_scan+0x37c>
						else if(i == 3)	 KEY_CLO2_OUT_HIGH;
 8003160:	79fb      	ldrb	r3, [r7, #7]
 8003162:	2b03      	cmp	r3, #3
 8003164:	d105      	bne.n	8003172 <key_scan+0xc2>
 8003166:	2201      	movs	r2, #1
 8003168:	2110      	movs	r1, #16
 800316a:	4879      	ldr	r0, [pc, #484]	; (8003350 <key_scan+0x2a0>)
 800316c:	f001 fc60 	bl	8004a30 <HAL_GPIO_WritePin>
						break;
 8003170:	e15c      	b.n	800342c <key_scan+0x37c>
						else if(i == 4)	 KEY_CLO3_OUT_HIGH;
 8003172:	79fb      	ldrb	r3, [r7, #7]
 8003174:	2b04      	cmp	r3, #4
 8003176:	f040 8159 	bne.w	800342c <key_scan+0x37c>
 800317a:	2201      	movs	r2, #1
 800317c:	2104      	movs	r1, #4
 800317e:	4874      	ldr	r0, [pc, #464]	; (8003350 <key_scan+0x2a0>)
 8003180:	f001 fc56 	bl	8004a30 <HAL_GPIO_WritePin>
						break;
 8003184:	e152      	b.n	800342c <key_scan+0x37c>
				for(i = 1;i <= 4;i++)
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	3301      	adds	r3, #1
 800318a:	71fb      	strb	r3, [r7, #7]
 800318c:	79fb      	ldrb	r3, [r7, #7]
 800318e:	2b04      	cmp	r3, #4
 8003190:	d9a8      	bls.n	80030e4 <key_scan+0x34>
 8003192:	e152      	b.n	800343a <key_scan+0x38a>
					}
				}
			}
	}
	else if(KEY_ROW1_INPUT_Read == GPIO_PIN_SET)						//2
 8003194:	2140      	movs	r1, #64	; 0x40
 8003196:	486d      	ldr	r0, [pc, #436]	; (800334c <key_scan+0x29c>)
 8003198:	f001 fc32 	bl	8004a00 <HAL_GPIO_ReadPin>
 800319c:	4603      	mov	r3, r0
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d166      	bne.n	8003270 <key_scan+0x1c0>
	{
		delay_ms(100);									//
 80031a2:	2064      	movs	r0, #100	; 0x64
 80031a4:	f003 ff22 	bl	8006fec <delay_ms>
		if(KEY_ROW1_INPUT_Read == GPIO_PIN_SET)					//1
 80031a8:	2140      	movs	r1, #64	; 0x40
 80031aa:	4868      	ldr	r0, [pc, #416]	; (800334c <key_scan+0x29c>)
 80031ac:	f001 fc28 	bl	8004a00 <HAL_GPIO_ReadPin>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	f040 8141 	bne.w	800343a <key_scan+0x38a>
			{
				for(i = 1;i <= 4;i++)
 80031b8:	2301      	movs	r3, #1
 80031ba:	71fb      	strb	r3, [r7, #7]
 80031bc:	e054      	b.n	8003268 <key_scan+0x1b8>
				{
					if(i == 1)	     KEY_CLO0_OUT_LOW;	//
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d105      	bne.n	80031d0 <key_scan+0x120>
 80031c4:	2200      	movs	r2, #0
 80031c6:	2101      	movs	r1, #1
 80031c8:	4860      	ldr	r0, [pc, #384]	; (800334c <key_scan+0x29c>)
 80031ca:	f001 fc31 	bl	8004a30 <HAL_GPIO_WritePin>
 80031ce:	e019      	b.n	8003204 <key_scan+0x154>
					else if(i == 2)	 KEY_CLO1_OUT_LOW;
 80031d0:	79fb      	ldrb	r3, [r7, #7]
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d105      	bne.n	80031e2 <key_scan+0x132>
 80031d6:	2200      	movs	r2, #0
 80031d8:	2140      	movs	r1, #64	; 0x40
 80031da:	485d      	ldr	r0, [pc, #372]	; (8003350 <key_scan+0x2a0>)
 80031dc:	f001 fc28 	bl	8004a30 <HAL_GPIO_WritePin>
 80031e0:	e010      	b.n	8003204 <key_scan+0x154>
					else if(i == 3)	 KEY_CLO2_OUT_LOW;
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	2b03      	cmp	r3, #3
 80031e6:	d105      	bne.n	80031f4 <key_scan+0x144>
 80031e8:	2200      	movs	r2, #0
 80031ea:	2110      	movs	r1, #16
 80031ec:	4858      	ldr	r0, [pc, #352]	; (8003350 <key_scan+0x2a0>)
 80031ee:	f001 fc1f 	bl	8004a30 <HAL_GPIO_WritePin>
 80031f2:	e007      	b.n	8003204 <key_scan+0x154>
					else if(i == 4)	 KEY_CLO3_OUT_LOW;
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	d104      	bne.n	8003204 <key_scan+0x154>
 80031fa:	2200      	movs	r2, #0
 80031fc:	2104      	movs	r1, #4
 80031fe:	4854      	ldr	r0, [pc, #336]	; (8003350 <key_scan+0x2a0>)
 8003200:	f001 fc16 	bl	8004a30 <HAL_GPIO_WritePin>

					if(KEY_ROW1_INPUT_Read == GPIO_PIN_RESET)
 8003204:	2140      	movs	r1, #64	; 0x40
 8003206:	4851      	ldr	r0, [pc, #324]	; (800334c <key_scan+0x29c>)
 8003208:	f001 fbfa 	bl	8004a00 <HAL_GPIO_ReadPin>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d127      	bne.n	8003262 <key_scan+0x1b2>
					{
						keynum = 4 + i;
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	3304      	adds	r3, #4
 8003216:	71bb      	strb	r3, [r7, #6]
						if(i == 1)	     KEY_CLO0_OUT_HIGH;	//
 8003218:	79fb      	ldrb	r3, [r7, #7]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d105      	bne.n	800322a <key_scan+0x17a>
 800321e:	2201      	movs	r2, #1
 8003220:	2101      	movs	r1, #1
 8003222:	484a      	ldr	r0, [pc, #296]	; (800334c <key_scan+0x29c>)
 8003224:	f001 fc04 	bl	8004a30 <HAL_GPIO_WritePin>
						else if(i == 2)	 KEY_CLO1_OUT_HIGH;
						else if(i == 3)	 KEY_CLO2_OUT_HIGH;
						else if(i == 4)	 KEY_CLO3_OUT_HIGH;
						break;
 8003228:	e102      	b.n	8003430 <key_scan+0x380>
						else if(i == 2)	 KEY_CLO1_OUT_HIGH;
 800322a:	79fb      	ldrb	r3, [r7, #7]
 800322c:	2b02      	cmp	r3, #2
 800322e:	d105      	bne.n	800323c <key_scan+0x18c>
 8003230:	2201      	movs	r2, #1
 8003232:	2140      	movs	r1, #64	; 0x40
 8003234:	4846      	ldr	r0, [pc, #280]	; (8003350 <key_scan+0x2a0>)
 8003236:	f001 fbfb 	bl	8004a30 <HAL_GPIO_WritePin>
						break;
 800323a:	e0f9      	b.n	8003430 <key_scan+0x380>
						else if(i == 3)	 KEY_CLO2_OUT_HIGH;
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	2b03      	cmp	r3, #3
 8003240:	d105      	bne.n	800324e <key_scan+0x19e>
 8003242:	2201      	movs	r2, #1
 8003244:	2110      	movs	r1, #16
 8003246:	4842      	ldr	r0, [pc, #264]	; (8003350 <key_scan+0x2a0>)
 8003248:	f001 fbf2 	bl	8004a30 <HAL_GPIO_WritePin>
						break;
 800324c:	e0f0      	b.n	8003430 <key_scan+0x380>
						else if(i == 4)	 KEY_CLO3_OUT_HIGH;
 800324e:	79fb      	ldrb	r3, [r7, #7]
 8003250:	2b04      	cmp	r3, #4
 8003252:	f040 80ed 	bne.w	8003430 <key_scan+0x380>
 8003256:	2201      	movs	r2, #1
 8003258:	2104      	movs	r1, #4
 800325a:	483d      	ldr	r0, [pc, #244]	; (8003350 <key_scan+0x2a0>)
 800325c:	f001 fbe8 	bl	8004a30 <HAL_GPIO_WritePin>
						break;
 8003260:	e0e6      	b.n	8003430 <key_scan+0x380>
				for(i = 1;i <= 4;i++)
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	3301      	adds	r3, #1
 8003266:	71fb      	strb	r3, [r7, #7]
 8003268:	79fb      	ldrb	r3, [r7, #7]
 800326a:	2b04      	cmp	r3, #4
 800326c:	d9a7      	bls.n	80031be <key_scan+0x10e>
 800326e:	e0e4      	b.n	800343a <key_scan+0x38a>
					}
				}
			}
		}

	else if(KEY_ROW2_INPUT_Read == GPIO_PIN_SET)						//3
 8003270:	2110      	movs	r1, #16
 8003272:	4836      	ldr	r0, [pc, #216]	; (800334c <key_scan+0x29c>)
 8003274:	f001 fbc4 	bl	8004a00 <HAL_GPIO_ReadPin>
 8003278:	4603      	mov	r3, r0
 800327a:	2b01      	cmp	r3, #1
 800327c:	d16a      	bne.n	8003354 <key_scan+0x2a4>
	{
		delay_ms(100);									//
 800327e:	2064      	movs	r0, #100	; 0x64
 8003280:	f003 feb4 	bl	8006fec <delay_ms>
		if(KEY_ROW2_INPUT_Read == GPIO_PIN_SET)					//1
 8003284:	2110      	movs	r1, #16
 8003286:	4831      	ldr	r0, [pc, #196]	; (800334c <key_scan+0x29c>)
 8003288:	f001 fbba 	bl	8004a00 <HAL_GPIO_ReadPin>
 800328c:	4603      	mov	r3, r0
 800328e:	2b01      	cmp	r3, #1
 8003290:	f040 80d3 	bne.w	800343a <key_scan+0x38a>
		{
			for(i = 1;i <= 4;i++)
 8003294:	2301      	movs	r3, #1
 8003296:	71fb      	strb	r3, [r7, #7]
 8003298:	e054      	b.n	8003344 <key_scan+0x294>
			{
				if(i == 1)	     KEY_CLO0_OUT_LOW;	//
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d105      	bne.n	80032ac <key_scan+0x1fc>
 80032a0:	2200      	movs	r2, #0
 80032a2:	2101      	movs	r1, #1
 80032a4:	4829      	ldr	r0, [pc, #164]	; (800334c <key_scan+0x29c>)
 80032a6:	f001 fbc3 	bl	8004a30 <HAL_GPIO_WritePin>
 80032aa:	e019      	b.n	80032e0 <key_scan+0x230>
				else if(i == 2)	 KEY_CLO1_OUT_LOW;
 80032ac:	79fb      	ldrb	r3, [r7, #7]
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d105      	bne.n	80032be <key_scan+0x20e>
 80032b2:	2200      	movs	r2, #0
 80032b4:	2140      	movs	r1, #64	; 0x40
 80032b6:	4826      	ldr	r0, [pc, #152]	; (8003350 <key_scan+0x2a0>)
 80032b8:	f001 fbba 	bl	8004a30 <HAL_GPIO_WritePin>
 80032bc:	e010      	b.n	80032e0 <key_scan+0x230>
				else if(i == 3)	 KEY_CLO2_OUT_LOW;
 80032be:	79fb      	ldrb	r3, [r7, #7]
 80032c0:	2b03      	cmp	r3, #3
 80032c2:	d105      	bne.n	80032d0 <key_scan+0x220>
 80032c4:	2200      	movs	r2, #0
 80032c6:	2110      	movs	r1, #16
 80032c8:	4821      	ldr	r0, [pc, #132]	; (8003350 <key_scan+0x2a0>)
 80032ca:	f001 fbb1 	bl	8004a30 <HAL_GPIO_WritePin>
 80032ce:	e007      	b.n	80032e0 <key_scan+0x230>
				else if(i == 4)	 KEY_CLO3_OUT_LOW;
 80032d0:	79fb      	ldrb	r3, [r7, #7]
 80032d2:	2b04      	cmp	r3, #4
 80032d4:	d104      	bne.n	80032e0 <key_scan+0x230>
 80032d6:	2200      	movs	r2, #0
 80032d8:	2104      	movs	r1, #4
 80032da:	481d      	ldr	r0, [pc, #116]	; (8003350 <key_scan+0x2a0>)
 80032dc:	f001 fba8 	bl	8004a30 <HAL_GPIO_WritePin>

				if(KEY_ROW2_INPUT_Read == GPIO_PIN_RESET)
 80032e0:	2110      	movs	r1, #16
 80032e2:	481a      	ldr	r0, [pc, #104]	; (800334c <key_scan+0x29c>)
 80032e4:	f001 fb8c 	bl	8004a00 <HAL_GPIO_ReadPin>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d127      	bne.n	800333e <key_scan+0x28e>
				{
					keynum = 8 + i;
 80032ee:	79fb      	ldrb	r3, [r7, #7]
 80032f0:	3308      	adds	r3, #8
 80032f2:	71bb      	strb	r3, [r7, #6]
					if(i == 1)	     KEY_CLO0_OUT_HIGH;	//
 80032f4:	79fb      	ldrb	r3, [r7, #7]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d105      	bne.n	8003306 <key_scan+0x256>
 80032fa:	2201      	movs	r2, #1
 80032fc:	2101      	movs	r1, #1
 80032fe:	4813      	ldr	r0, [pc, #76]	; (800334c <key_scan+0x29c>)
 8003300:	f001 fb96 	bl	8004a30 <HAL_GPIO_WritePin>
					else if(i == 2)	 KEY_CLO1_OUT_HIGH;
					else if(i == 3)	 KEY_CLO2_OUT_HIGH;
					else if(i == 4)	 KEY_CLO3_OUT_HIGH;
					break;
 8003304:	e096      	b.n	8003434 <key_scan+0x384>
					else if(i == 2)	 KEY_CLO1_OUT_HIGH;
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	2b02      	cmp	r3, #2
 800330a:	d105      	bne.n	8003318 <key_scan+0x268>
 800330c:	2201      	movs	r2, #1
 800330e:	2140      	movs	r1, #64	; 0x40
 8003310:	480f      	ldr	r0, [pc, #60]	; (8003350 <key_scan+0x2a0>)
 8003312:	f001 fb8d 	bl	8004a30 <HAL_GPIO_WritePin>
					break;
 8003316:	e08d      	b.n	8003434 <key_scan+0x384>
					else if(i == 3)	 KEY_CLO2_OUT_HIGH;
 8003318:	79fb      	ldrb	r3, [r7, #7]
 800331a:	2b03      	cmp	r3, #3
 800331c:	d105      	bne.n	800332a <key_scan+0x27a>
 800331e:	2201      	movs	r2, #1
 8003320:	2110      	movs	r1, #16
 8003322:	480b      	ldr	r0, [pc, #44]	; (8003350 <key_scan+0x2a0>)
 8003324:	f001 fb84 	bl	8004a30 <HAL_GPIO_WritePin>
					break;
 8003328:	e084      	b.n	8003434 <key_scan+0x384>
					else if(i == 4)	 KEY_CLO3_OUT_HIGH;
 800332a:	79fb      	ldrb	r3, [r7, #7]
 800332c:	2b04      	cmp	r3, #4
 800332e:	f040 8081 	bne.w	8003434 <key_scan+0x384>
 8003332:	2201      	movs	r2, #1
 8003334:	2104      	movs	r1, #4
 8003336:	4806      	ldr	r0, [pc, #24]	; (8003350 <key_scan+0x2a0>)
 8003338:	f001 fb7a 	bl	8004a30 <HAL_GPIO_WritePin>
					break;
 800333c:	e07a      	b.n	8003434 <key_scan+0x384>
			for(i = 1;i <= 4;i++)
 800333e:	79fb      	ldrb	r3, [r7, #7]
 8003340:	3301      	adds	r3, #1
 8003342:	71fb      	strb	r3, [r7, #7]
 8003344:	79fb      	ldrb	r3, [r7, #7]
 8003346:	2b04      	cmp	r3, #4
 8003348:	d9a7      	bls.n	800329a <key_scan+0x1ea>
 800334a:	e076      	b.n	800343a <key_scan+0x38a>
 800334c:	40021400 	.word	0x40021400
 8003350:	40021000 	.word	0x40021000
				}
			}
		}
	}
	else if(KEY_ROW3_INPUT_Read == GPIO_PIN_SET)						//4
 8003354:	2104      	movs	r1, #4
 8003356:	483c      	ldr	r0, [pc, #240]	; (8003448 <key_scan+0x398>)
 8003358:	f001 fb52 	bl	8004a00 <HAL_GPIO_ReadPin>
 800335c:	4603      	mov	r3, r0
 800335e:	2b01      	cmp	r3, #1
 8003360:	d16b      	bne.n	800343a <key_scan+0x38a>
		{
			delay_ms(100);									//
 8003362:	2064      	movs	r0, #100	; 0x64
 8003364:	f003 fe42 	bl	8006fec <delay_ms>
			if(KEY_ROW3_INPUT_Read == GPIO_PIN_SET)					//1
 8003368:	2104      	movs	r1, #4
 800336a:	4837      	ldr	r0, [pc, #220]	; (8003448 <key_scan+0x398>)
 800336c:	f001 fb48 	bl	8004a00 <HAL_GPIO_ReadPin>
 8003370:	4603      	mov	r3, r0
 8003372:	2b01      	cmp	r3, #1
 8003374:	d161      	bne.n	800343a <key_scan+0x38a>
			{
				for(i = 1;i <= 4;i++)
 8003376:	2301      	movs	r3, #1
 8003378:	71fb      	strb	r3, [r7, #7]
 800337a:	e053      	b.n	8003424 <key_scan+0x374>
				{
					if(i == 1)	     KEY_CLO0_OUT_LOW;	//
 800337c:	79fb      	ldrb	r3, [r7, #7]
 800337e:	2b01      	cmp	r3, #1
 8003380:	d105      	bne.n	800338e <key_scan+0x2de>
 8003382:	2200      	movs	r2, #0
 8003384:	2101      	movs	r1, #1
 8003386:	4830      	ldr	r0, [pc, #192]	; (8003448 <key_scan+0x398>)
 8003388:	f001 fb52 	bl	8004a30 <HAL_GPIO_WritePin>
 800338c:	e019      	b.n	80033c2 <key_scan+0x312>
					else if(i == 2)	 KEY_CLO1_OUT_LOW;
 800338e:	79fb      	ldrb	r3, [r7, #7]
 8003390:	2b02      	cmp	r3, #2
 8003392:	d105      	bne.n	80033a0 <key_scan+0x2f0>
 8003394:	2200      	movs	r2, #0
 8003396:	2140      	movs	r1, #64	; 0x40
 8003398:	482c      	ldr	r0, [pc, #176]	; (800344c <key_scan+0x39c>)
 800339a:	f001 fb49 	bl	8004a30 <HAL_GPIO_WritePin>
 800339e:	e010      	b.n	80033c2 <key_scan+0x312>
					else if(i == 3)	 KEY_CLO2_OUT_LOW;
 80033a0:	79fb      	ldrb	r3, [r7, #7]
 80033a2:	2b03      	cmp	r3, #3
 80033a4:	d105      	bne.n	80033b2 <key_scan+0x302>
 80033a6:	2200      	movs	r2, #0
 80033a8:	2110      	movs	r1, #16
 80033aa:	4828      	ldr	r0, [pc, #160]	; (800344c <key_scan+0x39c>)
 80033ac:	f001 fb40 	bl	8004a30 <HAL_GPIO_WritePin>
 80033b0:	e007      	b.n	80033c2 <key_scan+0x312>
					else if(i == 4)	 KEY_CLO3_OUT_LOW;
 80033b2:	79fb      	ldrb	r3, [r7, #7]
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d104      	bne.n	80033c2 <key_scan+0x312>
 80033b8:	2200      	movs	r2, #0
 80033ba:	2104      	movs	r1, #4
 80033bc:	4823      	ldr	r0, [pc, #140]	; (800344c <key_scan+0x39c>)
 80033be:	f001 fb37 	bl	8004a30 <HAL_GPIO_WritePin>

					if(KEY_ROW3_INPUT_Read == GPIO_PIN_RESET)
 80033c2:	2104      	movs	r1, #4
 80033c4:	4820      	ldr	r0, [pc, #128]	; (8003448 <key_scan+0x398>)
 80033c6:	f001 fb1b 	bl	8004a00 <HAL_GPIO_ReadPin>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d126      	bne.n	800341e <key_scan+0x36e>
						{
							keynum = 12 + i;
 80033d0:	79fb      	ldrb	r3, [r7, #7]
 80033d2:	330c      	adds	r3, #12
 80033d4:	71bb      	strb	r3, [r7, #6]
							if(i == 1)	     KEY_CLO0_OUT_HIGH;	//
 80033d6:	79fb      	ldrb	r3, [r7, #7]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d105      	bne.n	80033e8 <key_scan+0x338>
 80033dc:	2201      	movs	r2, #1
 80033de:	2101      	movs	r1, #1
 80033e0:	4819      	ldr	r0, [pc, #100]	; (8003448 <key_scan+0x398>)
 80033e2:	f001 fb25 	bl	8004a30 <HAL_GPIO_WritePin>
							else if(i == 2)	 KEY_CLO1_OUT_HIGH;
							else if(i == 3)	 KEY_CLO2_OUT_HIGH;
							else if(i == 4)	 KEY_CLO3_OUT_HIGH;
							break;
 80033e6:	e027      	b.n	8003438 <key_scan+0x388>
							else if(i == 2)	 KEY_CLO1_OUT_HIGH;
 80033e8:	79fb      	ldrb	r3, [r7, #7]
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d105      	bne.n	80033fa <key_scan+0x34a>
 80033ee:	2201      	movs	r2, #1
 80033f0:	2140      	movs	r1, #64	; 0x40
 80033f2:	4816      	ldr	r0, [pc, #88]	; (800344c <key_scan+0x39c>)
 80033f4:	f001 fb1c 	bl	8004a30 <HAL_GPIO_WritePin>
							break;
 80033f8:	e01e      	b.n	8003438 <key_scan+0x388>
							else if(i == 3)	 KEY_CLO2_OUT_HIGH;
 80033fa:	79fb      	ldrb	r3, [r7, #7]
 80033fc:	2b03      	cmp	r3, #3
 80033fe:	d105      	bne.n	800340c <key_scan+0x35c>
 8003400:	2201      	movs	r2, #1
 8003402:	2110      	movs	r1, #16
 8003404:	4811      	ldr	r0, [pc, #68]	; (800344c <key_scan+0x39c>)
 8003406:	f001 fb13 	bl	8004a30 <HAL_GPIO_WritePin>
							break;
 800340a:	e015      	b.n	8003438 <key_scan+0x388>
							else if(i == 4)	 KEY_CLO3_OUT_HIGH;
 800340c:	79fb      	ldrb	r3, [r7, #7]
 800340e:	2b04      	cmp	r3, #4
 8003410:	d112      	bne.n	8003438 <key_scan+0x388>
 8003412:	2201      	movs	r2, #1
 8003414:	2104      	movs	r1, #4
 8003416:	480d      	ldr	r0, [pc, #52]	; (800344c <key_scan+0x39c>)
 8003418:	f001 fb0a 	bl	8004a30 <HAL_GPIO_WritePin>
							break;
 800341c:	e00c      	b.n	8003438 <key_scan+0x388>
				for(i = 1;i <= 4;i++)
 800341e:	79fb      	ldrb	r3, [r7, #7]
 8003420:	3301      	adds	r3, #1
 8003422:	71fb      	strb	r3, [r7, #7]
 8003424:	79fb      	ldrb	r3, [r7, #7]
 8003426:	2b04      	cmp	r3, #4
 8003428:	d9a8      	bls.n	800337c <key_scan+0x2cc>
 800342a:	e006      	b.n	800343a <key_scan+0x38a>
						break;
 800342c:	bf00      	nop
 800342e:	e004      	b.n	800343a <key_scan+0x38a>
						break;
 8003430:	bf00      	nop
 8003432:	e002      	b.n	800343a <key_scan+0x38a>
					break;
 8003434:	bf00      	nop
 8003436:	e000      	b.n	800343a <key_scan+0x38a>
							break;
 8003438:	bf00      	nop
						}
				}
			}
		}

	key_reinit();//
 800343a:	f7ff fe1d 	bl	8003078 <key_reinit>
//	if(keynum != 0)
//		{
//			num=keynum;
//		}

	return keynum;
 800343e:	79bb      	ldrb	r3, [r7, #6]
}
 8003440:	4618      	mov	r0, r3
 8003442:	3708      	adds	r7, #8
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	40021400 	.word	0x40021400
 800344c:	40021000 	.word	0x40021000

08003450 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003454:	4b0e      	ldr	r3, [pc, #56]	; (8003490 <HAL_Init+0x40>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a0d      	ldr	r2, [pc, #52]	; (8003490 <HAL_Init+0x40>)
 800345a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800345e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003460:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <HAL_Init+0x40>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a0a      	ldr	r2, [pc, #40]	; (8003490 <HAL_Init+0x40>)
 8003466:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800346a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800346c:	4b08      	ldr	r3, [pc, #32]	; (8003490 <HAL_Init+0x40>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a07      	ldr	r2, [pc, #28]	; (8003490 <HAL_Init+0x40>)
 8003472:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003476:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003478:	2003      	movs	r0, #3
 800347a:	f000 fd57 	bl	8003f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800347e:	200f      	movs	r0, #15
 8003480:	f000 f808 	bl	8003494 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003484:	f7fe fdd4 	bl	8002030 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40023c00 	.word	0x40023c00

08003494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800349c:	4b12      	ldr	r3, [pc, #72]	; (80034e8 <HAL_InitTick+0x54>)
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	4b12      	ldr	r3, [pc, #72]	; (80034ec <HAL_InitTick+0x58>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	4619      	mov	r1, r3
 80034a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80034ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fd6f 	bl	8003f96 <HAL_SYSTICK_Config>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e00e      	b.n	80034e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2b0f      	cmp	r3, #15
 80034c6:	d80a      	bhi.n	80034de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034c8:	2200      	movs	r2, #0
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	f04f 30ff 	mov.w	r0, #4294967295
 80034d0:	f000 fd37 	bl	8003f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034d4:	4a06      	ldr	r2, [pc, #24]	; (80034f0 <HAL_InitTick+0x5c>)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034da:	2300      	movs	r3, #0
 80034dc:	e000      	b.n	80034e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3708      	adds	r7, #8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	2000000c 	.word	0x2000000c
 80034ec:	20000014 	.word	0x20000014
 80034f0:	20000010 	.word	0x20000010

080034f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034f8:	4b06      	ldr	r3, [pc, #24]	; (8003514 <HAL_IncTick+0x20>)
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	461a      	mov	r2, r3
 80034fe:	4b06      	ldr	r3, [pc, #24]	; (8003518 <HAL_IncTick+0x24>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4413      	add	r3, r2
 8003504:	4a04      	ldr	r2, [pc, #16]	; (8003518 <HAL_IncTick+0x24>)
 8003506:	6013      	str	r3, [r2, #0]
}
 8003508:	bf00      	nop
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20000014 	.word	0x20000014
 8003518:	20008250 	.word	0x20008250

0800351c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  return uwTick;
 8003520:	4b03      	ldr	r3, [pc, #12]	; (8003530 <HAL_GetTick+0x14>)
 8003522:	681b      	ldr	r3, [r3, #0]
}
 8003524:	4618      	mov	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	20008250 	.word	0x20008250

08003534 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800353c:	f7ff ffee 	bl	800351c <HAL_GetTick>
 8003540:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354c:	d005      	beq.n	800355a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800354e:	4b0a      	ldr	r3, [pc, #40]	; (8003578 <HAL_Delay+0x44>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4413      	add	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800355a:	bf00      	nop
 800355c:	f7ff ffde 	bl	800351c <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	429a      	cmp	r2, r3
 800356a:	d8f7      	bhi.n	800355c <HAL_Delay+0x28>
  {
  }
}
 800356c:	bf00      	nop
 800356e:	bf00      	nop
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000014 	.word	0x20000014

0800357c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003584:	2300      	movs	r3, #0
 8003586:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e033      	b.n	80035fa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003596:	2b00      	cmp	r3, #0
 8003598:	d109      	bne.n	80035ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7fd fd7a 	bl	8001094 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	f003 0310 	and.w	r3, r3, #16
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d118      	bne.n	80035ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035be:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80035c2:	f023 0302 	bic.w	r3, r3, #2
 80035c6:	f043 0202 	orr.w	r2, r3, #2
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 fa5e 	bl	8003a90 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035de:	f023 0303 	bic.w	r3, r3, #3
 80035e2:	f043 0201 	orr.w	r2, r3, #1
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	641a      	str	r2, [r3, #64]	; 0x40
 80035ea:	e001      	b.n	80035f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3710      	adds	r7, #16
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
	...

08003604 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800361a:	2b01      	cmp	r3, #1
 800361c:	d101      	bne.n	8003622 <HAL_ADC_Start_DMA+0x1e>
 800361e:	2302      	movs	r3, #2
 8003620:	e0e9      	b.n	80037f6 <HAL_ADC_Start_DMA+0x1f2>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	f003 0301 	and.w	r3, r3, #1
 8003634:	2b01      	cmp	r3, #1
 8003636:	d018      	beq.n	800366a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003648:	4b6d      	ldr	r3, [pc, #436]	; (8003800 <HAL_ADC_Start_DMA+0x1fc>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a6d      	ldr	r2, [pc, #436]	; (8003804 <HAL_ADC_Start_DMA+0x200>)
 800364e:	fba2 2303 	umull	r2, r3, r2, r3
 8003652:	0c9a      	lsrs	r2, r3, #18
 8003654:	4613      	mov	r3, r2
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	4413      	add	r3, r2
 800365a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800365c:	e002      	b.n	8003664 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	3b01      	subs	r3, #1
 8003662:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f9      	bne.n	800365e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003674:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003678:	d107      	bne.n	800368a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003688:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b01      	cmp	r3, #1
 8003696:	f040 80a1 	bne.w	80037dc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80036a2:	f023 0301 	bic.w	r3, r3, #1
 80036a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d007      	beq.n	80036cc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036d8:	d106      	bne.n	80036e8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036de:	f023 0206 	bic.w	r2, r3, #6
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	645a      	str	r2, [r3, #68]	; 0x44
 80036e6:	e002      	b.n	80036ee <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036f6:	4b44      	ldr	r3, [pc, #272]	; (8003808 <HAL_ADC_Start_DMA+0x204>)
 80036f8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036fe:	4a43      	ldr	r2, [pc, #268]	; (800380c <HAL_ADC_Start_DMA+0x208>)
 8003700:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003706:	4a42      	ldr	r2, [pc, #264]	; (8003810 <HAL_ADC_Start_DMA+0x20c>)
 8003708:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800370e:	4a41      	ldr	r2, [pc, #260]	; (8003814 <HAL_ADC_Start_DMA+0x210>)
 8003710:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800371a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800372a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	689a      	ldr	r2, [r3, #8]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800373a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	334c      	adds	r3, #76	; 0x4c
 8003746:	4619      	mov	r1, r3
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f000 fcfa 	bl	8004144 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f003 031f 	and.w	r3, r3, #31
 8003758:	2b00      	cmp	r3, #0
 800375a:	d12a      	bne.n	80037b2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a2d      	ldr	r2, [pc, #180]	; (8003818 <HAL_ADC_Start_DMA+0x214>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d015      	beq.n	8003792 <HAL_ADC_Start_DMA+0x18e>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a2c      	ldr	r2, [pc, #176]	; (800381c <HAL_ADC_Start_DMA+0x218>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d105      	bne.n	800377c <HAL_ADC_Start_DMA+0x178>
 8003770:	4b25      	ldr	r3, [pc, #148]	; (8003808 <HAL_ADC_Start_DMA+0x204>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f003 031f 	and.w	r3, r3, #31
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00a      	beq.n	8003792 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a27      	ldr	r2, [pc, #156]	; (8003820 <HAL_ADC_Start_DMA+0x21c>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d136      	bne.n	80037f4 <HAL_ADC_Start_DMA+0x1f0>
 8003786:	4b20      	ldr	r3, [pc, #128]	; (8003808 <HAL_ADC_Start_DMA+0x204>)
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f003 0310 	and.w	r3, r3, #16
 800378e:	2b00      	cmp	r3, #0
 8003790:	d130      	bne.n	80037f4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d129      	bne.n	80037f4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80037ae:	609a      	str	r2, [r3, #8]
 80037b0:	e020      	b.n	80037f4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a18      	ldr	r2, [pc, #96]	; (8003818 <HAL_ADC_Start_DMA+0x214>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d11b      	bne.n	80037f4 <HAL_ADC_Start_DMA+0x1f0>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d114      	bne.n	80037f4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80037d8:	609a      	str	r2, [r3, #8]
 80037da:	e00b      	b.n	80037f4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e0:	f043 0210 	orr.w	r2, r3, #16
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ec:	f043 0201 	orr.w	r2, r3, #1
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	2000000c 	.word	0x2000000c
 8003804:	431bde83 	.word	0x431bde83
 8003808:	40012300 	.word	0x40012300
 800380c:	08003c89 	.word	0x08003c89
 8003810:	08003d43 	.word	0x08003d43
 8003814:	08003d5f 	.word	0x08003d5f
 8003818:	40012000 	.word	0x40012000
 800381c:	40012100 	.word	0x40012100
 8003820:	40012200 	.word	0x40012200

08003824 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003840:	bf00      	nop
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800384c:	b480      	push	{r7}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003856:	2300      	movs	r3, #0
 8003858:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003860:	2b01      	cmp	r3, #1
 8003862:	d101      	bne.n	8003868 <HAL_ADC_ConfigChannel+0x1c>
 8003864:	2302      	movs	r3, #2
 8003866:	e105      	b.n	8003a74 <HAL_ADC_ConfigChannel+0x228>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2b09      	cmp	r3, #9
 8003876:	d925      	bls.n	80038c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68d9      	ldr	r1, [r3, #12]
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	b29b      	uxth	r3, r3
 8003884:	461a      	mov	r2, r3
 8003886:	4613      	mov	r3, r2
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	4413      	add	r3, r2
 800388c:	3b1e      	subs	r3, #30
 800388e:	2207      	movs	r2, #7
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	43da      	mvns	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	400a      	ands	r2, r1
 800389c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68d9      	ldr	r1, [r3, #12]
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	689a      	ldr	r2, [r3, #8]
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	4618      	mov	r0, r3
 80038b0:	4603      	mov	r3, r0
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	4403      	add	r3, r0
 80038b6:	3b1e      	subs	r3, #30
 80038b8:	409a      	lsls	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	430a      	orrs	r2, r1
 80038c0:	60da      	str	r2, [r3, #12]
 80038c2:	e022      	b.n	800390a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6919      	ldr	r1, [r3, #16]
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	461a      	mov	r2, r3
 80038d2:	4613      	mov	r3, r2
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	4413      	add	r3, r2
 80038d8:	2207      	movs	r2, #7
 80038da:	fa02 f303 	lsl.w	r3, r2, r3
 80038de:	43da      	mvns	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	400a      	ands	r2, r1
 80038e6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6919      	ldr	r1, [r3, #16]
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	689a      	ldr	r2, [r3, #8]
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	4618      	mov	r0, r3
 80038fa:	4603      	mov	r3, r0
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	4403      	add	r3, r0
 8003900:	409a      	lsls	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	430a      	orrs	r2, r1
 8003908:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	2b06      	cmp	r3, #6
 8003910:	d824      	bhi.n	800395c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	4613      	mov	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	4413      	add	r3, r2
 8003922:	3b05      	subs	r3, #5
 8003924:	221f      	movs	r2, #31
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43da      	mvns	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	400a      	ands	r2, r1
 8003932:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	b29b      	uxth	r3, r3
 8003940:	4618      	mov	r0, r3
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	4613      	mov	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4413      	add	r3, r2
 800394c:	3b05      	subs	r3, #5
 800394e:	fa00 f203 	lsl.w	r2, r0, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	430a      	orrs	r2, r1
 8003958:	635a      	str	r2, [r3, #52]	; 0x34
 800395a:	e04c      	b.n	80039f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	2b0c      	cmp	r3, #12
 8003962:	d824      	bhi.n	80039ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	4613      	mov	r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	4413      	add	r3, r2
 8003974:	3b23      	subs	r3, #35	; 0x23
 8003976:	221f      	movs	r2, #31
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43da      	mvns	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	400a      	ands	r2, r1
 8003984:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	b29b      	uxth	r3, r3
 8003992:	4618      	mov	r0, r3
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	4613      	mov	r3, r2
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	4413      	add	r3, r2
 800399e:	3b23      	subs	r3, #35	; 0x23
 80039a0:	fa00 f203 	lsl.w	r2, r0, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	430a      	orrs	r2, r1
 80039aa:	631a      	str	r2, [r3, #48]	; 0x30
 80039ac:	e023      	b.n	80039f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685a      	ldr	r2, [r3, #4]
 80039b8:	4613      	mov	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4413      	add	r3, r2
 80039be:	3b41      	subs	r3, #65	; 0x41
 80039c0:	221f      	movs	r2, #31
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	43da      	mvns	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	400a      	ands	r2, r1
 80039ce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	b29b      	uxth	r3, r3
 80039dc:	4618      	mov	r0, r3
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	4613      	mov	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	4413      	add	r3, r2
 80039e8:	3b41      	subs	r3, #65	; 0x41
 80039ea:	fa00 f203 	lsl.w	r2, r0, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039f6:	4b22      	ldr	r3, [pc, #136]	; (8003a80 <HAL_ADC_ConfigChannel+0x234>)
 80039f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a21      	ldr	r2, [pc, #132]	; (8003a84 <HAL_ADC_ConfigChannel+0x238>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d109      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x1cc>
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2b12      	cmp	r3, #18
 8003a0a:	d105      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a19      	ldr	r2, [pc, #100]	; (8003a84 <HAL_ADC_ConfigChannel+0x238>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d123      	bne.n	8003a6a <HAL_ADC_ConfigChannel+0x21e>
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2b10      	cmp	r3, #16
 8003a28:	d003      	beq.n	8003a32 <HAL_ADC_ConfigChannel+0x1e6>
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2b11      	cmp	r3, #17
 8003a30:	d11b      	bne.n	8003a6a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2b10      	cmp	r3, #16
 8003a44:	d111      	bne.n	8003a6a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a46:	4b10      	ldr	r3, [pc, #64]	; (8003a88 <HAL_ADC_ConfigChannel+0x23c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a10      	ldr	r2, [pc, #64]	; (8003a8c <HAL_ADC_ConfigChannel+0x240>)
 8003a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a50:	0c9a      	lsrs	r2, r3, #18
 8003a52:	4613      	mov	r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	4413      	add	r3, r2
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a5c:	e002      	b.n	8003a64 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	3b01      	subs	r3, #1
 8003a62:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1f9      	bne.n	8003a5e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3714      	adds	r7, #20
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	40012300 	.word	0x40012300
 8003a84:	40012000 	.word	0x40012000
 8003a88:	2000000c 	.word	0x2000000c
 8003a8c:	431bde83 	.word	0x431bde83

08003a90 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a98:	4b79      	ldr	r3, [pc, #484]	; (8003c80 <ADC_Init+0x1f0>)
 8003a9a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	685a      	ldr	r2, [r3, #4]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	431a      	orrs	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ac4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6859      	ldr	r1, [r3, #4]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	691b      	ldr	r3, [r3, #16]
 8003ad0:	021a      	lsls	r2, r3, #8
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003ae8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6859      	ldr	r1, [r3, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	689a      	ldr	r2, [r3, #8]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	6899      	ldr	r1, [r3, #8]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b22:	4a58      	ldr	r2, [pc, #352]	; (8003c84 <ADC_Init+0x1f4>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d022      	beq.n	8003b6e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b36:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6899      	ldr	r1, [r3, #8]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6899      	ldr	r1, [r3, #8]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	430a      	orrs	r2, r1
 8003b6a:	609a      	str	r2, [r3, #8]
 8003b6c:	e00f      	b.n	8003b8e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b8c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	689a      	ldr	r2, [r3, #8]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f022 0202 	bic.w	r2, r2, #2
 8003b9c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	6899      	ldr	r1, [r3, #8]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	7e1b      	ldrb	r3, [r3, #24]
 8003ba8:	005a      	lsls	r2, r3, #1
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d01b      	beq.n	8003bf4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003bda:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	6859      	ldr	r1, [r3, #4]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be6:	3b01      	subs	r3, #1
 8003be8:	035a      	lsls	r2, r3, #13
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	605a      	str	r2, [r3, #4]
 8003bf2:	e007      	b.n	8003c04 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c02:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003c12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	051a      	lsls	r2, r3, #20
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003c38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	6899      	ldr	r1, [r3, #8]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c46:	025a      	lsls	r2, r3, #9
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689a      	ldr	r2, [r3, #8]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6899      	ldr	r1, [r3, #8]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	029a      	lsls	r2, r3, #10
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	430a      	orrs	r2, r1
 8003c72:	609a      	str	r2, [r3, #8]
}
 8003c74:	bf00      	nop
 8003c76:	3714      	adds	r7, #20
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr
 8003c80:	40012300 	.word	0x40012300
 8003c84:	0f000001 	.word	0x0f000001

08003c88 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c94:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d13c      	bne.n	8003d1c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d12b      	bne.n	8003d14 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d127      	bne.n	8003d14 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cca:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d006      	beq.n	8003ce0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d119      	bne.n	8003d14 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f022 0220 	bic.w	r2, r2, #32
 8003cee:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d105      	bne.n	8003d14 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0c:	f043 0201 	orr.w	r2, r3, #1
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f7fd fbff 	bl	8001518 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d1a:	e00e      	b.n	8003d3a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d20:	f003 0310 	and.w	r3, r3, #16
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d003      	beq.n	8003d30 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f7ff fd85 	bl	8003838 <HAL_ADC_ErrorCallback>
}
 8003d2e:	e004      	b.n	8003d3a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	4798      	blx	r3
}
 8003d3a:	bf00      	nop
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b084      	sub	sp, #16
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f7ff fd67 	bl	8003824 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d56:	bf00      	nop
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b084      	sub	sp, #16
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2240      	movs	r2, #64	; 0x40
 8003d70:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d76:	f043 0204 	orr.w	r2, r3, #4
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f7ff fd5a 	bl	8003838 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d84:	bf00      	nop
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d9c:	4b0c      	ldr	r3, [pc, #48]	; (8003dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003da8:	4013      	ands	r3, r2
 8003daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003db4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003db8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dbe:	4a04      	ldr	r2, [pc, #16]	; (8003dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	60d3      	str	r3, [r2, #12]
}
 8003dc4:	bf00      	nop
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr
 8003dd0:	e000ed00 	.word	0xe000ed00

08003dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dd8:	4b04      	ldr	r3, [pc, #16]	; (8003dec <__NVIC_GetPriorityGrouping+0x18>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	0a1b      	lsrs	r3, r3, #8
 8003dde:	f003 0307 	and.w	r3, r3, #7
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	e000ed00 	.word	0xe000ed00

08003df0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	4603      	mov	r3, r0
 8003df8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	db0b      	blt.n	8003e1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e02:	79fb      	ldrb	r3, [r7, #7]
 8003e04:	f003 021f 	and.w	r2, r3, #31
 8003e08:	4907      	ldr	r1, [pc, #28]	; (8003e28 <__NVIC_EnableIRQ+0x38>)
 8003e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0e:	095b      	lsrs	r3, r3, #5
 8003e10:	2001      	movs	r0, #1
 8003e12:	fa00 f202 	lsl.w	r2, r0, r2
 8003e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	e000e100 	.word	0xe000e100

08003e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	4603      	mov	r3, r0
 8003e34:	6039      	str	r1, [r7, #0]
 8003e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	db0a      	blt.n	8003e56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	490c      	ldr	r1, [pc, #48]	; (8003e78 <__NVIC_SetPriority+0x4c>)
 8003e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4a:	0112      	lsls	r2, r2, #4
 8003e4c:	b2d2      	uxtb	r2, r2
 8003e4e:	440b      	add	r3, r1
 8003e50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e54:	e00a      	b.n	8003e6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	4908      	ldr	r1, [pc, #32]	; (8003e7c <__NVIC_SetPriority+0x50>)
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	f003 030f 	and.w	r3, r3, #15
 8003e62:	3b04      	subs	r3, #4
 8003e64:	0112      	lsls	r2, r2, #4
 8003e66:	b2d2      	uxtb	r2, r2
 8003e68:	440b      	add	r3, r1
 8003e6a:	761a      	strb	r2, [r3, #24]
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	e000e100 	.word	0xe000e100
 8003e7c:	e000ed00 	.word	0xe000ed00

08003e80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b089      	sub	sp, #36	; 0x24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	f1c3 0307 	rsb	r3, r3, #7
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	bf28      	it	cs
 8003e9e:	2304      	movcs	r3, #4
 8003ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	3304      	adds	r3, #4
 8003ea6:	2b06      	cmp	r3, #6
 8003ea8:	d902      	bls.n	8003eb0 <NVIC_EncodePriority+0x30>
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3b03      	subs	r3, #3
 8003eae:	e000      	b.n	8003eb2 <NVIC_EncodePriority+0x32>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebe:	43da      	mvns	r2, r3
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed2:	43d9      	mvns	r1, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed8:	4313      	orrs	r3, r2
         );
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3724      	adds	r7, #36	; 0x24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
	...

08003ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ef8:	d301      	bcc.n	8003efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003efa:	2301      	movs	r3, #1
 8003efc:	e00f      	b.n	8003f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003efe:	4a0a      	ldr	r2, [pc, #40]	; (8003f28 <SysTick_Config+0x40>)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3b01      	subs	r3, #1
 8003f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f06:	210f      	movs	r1, #15
 8003f08:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0c:	f7ff ff8e 	bl	8003e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f10:	4b05      	ldr	r3, [pc, #20]	; (8003f28 <SysTick_Config+0x40>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f16:	4b04      	ldr	r3, [pc, #16]	; (8003f28 <SysTick_Config+0x40>)
 8003f18:	2207      	movs	r2, #7
 8003f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	e000e010 	.word	0xe000e010

08003f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f7ff ff29 	bl	8003d8c <__NVIC_SetPriorityGrouping>
}
 8003f3a:	bf00      	nop
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b086      	sub	sp, #24
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	4603      	mov	r3, r0
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	607a      	str	r2, [r7, #4]
 8003f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f54:	f7ff ff3e 	bl	8003dd4 <__NVIC_GetPriorityGrouping>
 8003f58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	68b9      	ldr	r1, [r7, #8]
 8003f5e:	6978      	ldr	r0, [r7, #20]
 8003f60:	f7ff ff8e 	bl	8003e80 <NVIC_EncodePriority>
 8003f64:	4602      	mov	r2, r0
 8003f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f6a:	4611      	mov	r1, r2
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff ff5d 	bl	8003e2c <__NVIC_SetPriority>
}
 8003f72:	bf00      	nop
 8003f74:	3718      	adds	r7, #24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b082      	sub	sp, #8
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	4603      	mov	r3, r0
 8003f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff ff31 	bl	8003df0 <__NVIC_EnableIRQ>
}
 8003f8e:	bf00      	nop
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b082      	sub	sp, #8
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff ffa2 	bl	8003ee8 <SysTick_Config>
 8003fa4:	4603      	mov	r3, r0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d106      	bne.n	8003fcc <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003fbe:	4b09      	ldr	r3, [pc, #36]	; (8003fe4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a08      	ldr	r2, [pc, #32]	; (8003fe4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003fc4:	f043 0304 	orr.w	r3, r3, #4
 8003fc8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003fca:	e005      	b.n	8003fd8 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003fcc:	4b05      	ldr	r3, [pc, #20]	; (8003fe4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a04      	ldr	r2, [pc, #16]	; (8003fe4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003fd2:	f023 0304 	bic.w	r3, r3, #4
 8003fd6:	6013      	str	r3, [r2, #0]
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	e000e010 	.word	0xe000e010

08003fe8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ff4:	f7ff fa92 	bl	800351c <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d101      	bne.n	8004004 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e099      	b.n	8004138 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2202      	movs	r2, #2
 8004008:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0201 	bic.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004024:	e00f      	b.n	8004046 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004026:	f7ff fa79 	bl	800351c <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b05      	cmp	r3, #5
 8004032:	d908      	bls.n	8004046 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2220      	movs	r2, #32
 8004038:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2203      	movs	r2, #3
 800403e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e078      	b.n	8004138 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1e8      	bne.n	8004026 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	4b38      	ldr	r3, [pc, #224]	; (8004140 <HAL_DMA_Init+0x158>)
 8004060:	4013      	ands	r3, r2
 8004062:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004072:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800407e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800408a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	4313      	orrs	r3, r2
 8004096:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	2b04      	cmp	r3, #4
 800409e:	d107      	bne.n	80040b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a8:	4313      	orrs	r3, r2
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	f023 0307 	bic.w	r3, r3, #7
 80040c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d117      	bne.n	800410a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00e      	beq.n	800410a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 fa6f 	bl	80045d0 <DMA_CheckFifoParam>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2240      	movs	r2, #64	; 0x40
 80040fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004106:	2301      	movs	r3, #1
 8004108:	e016      	b.n	8004138 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 fa26 	bl	8004564 <DMA_CalcBaseAndBitshift>
 8004118:	4603      	mov	r3, r0
 800411a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004120:	223f      	movs	r2, #63	; 0x3f
 8004122:	409a      	lsls	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3718      	adds	r7, #24
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	f010803f 	.word	0xf010803f

08004144 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b086      	sub	sp, #24
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
 8004150:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004152:	2300      	movs	r3, #0
 8004154:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800415a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004162:	2b01      	cmp	r3, #1
 8004164:	d101      	bne.n	800416a <HAL_DMA_Start_IT+0x26>
 8004166:	2302      	movs	r3, #2
 8004168:	e040      	b.n	80041ec <HAL_DMA_Start_IT+0xa8>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b01      	cmp	r3, #1
 800417c:	d12f      	bne.n	80041de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2202      	movs	r2, #2
 8004182:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	68b9      	ldr	r1, [r7, #8]
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 f9b8 	bl	8004508 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419c:	223f      	movs	r2, #63	; 0x3f
 800419e:	409a      	lsls	r2, r3
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0216 	orr.w	r2, r2, #22
 80041b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d007      	beq.n	80041cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f042 0208 	orr.w	r2, r2, #8
 80041ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 0201 	orr.w	r2, r2, #1
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	e005      	b.n	80041ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041e6:	2302      	movs	r3, #2
 80041e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3718      	adds	r7, #24
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b086      	sub	sp, #24
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004200:	4b8e      	ldr	r3, [pc, #568]	; (800443c <HAL_DMA_IRQHandler+0x248>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a8e      	ldr	r2, [pc, #568]	; (8004440 <HAL_DMA_IRQHandler+0x24c>)
 8004206:	fba2 2303 	umull	r2, r3, r2, r3
 800420a:	0a9b      	lsrs	r3, r3, #10
 800420c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004212:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800421e:	2208      	movs	r2, #8
 8004220:	409a      	lsls	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	4013      	ands	r3, r2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d01a      	beq.n	8004260 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0304 	and.w	r3, r3, #4
 8004234:	2b00      	cmp	r3, #0
 8004236:	d013      	beq.n	8004260 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0204 	bic.w	r2, r2, #4
 8004246:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800424c:	2208      	movs	r2, #8
 800424e:	409a      	lsls	r2, r3
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004258:	f043 0201 	orr.w	r2, r3, #1
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004264:	2201      	movs	r2, #1
 8004266:	409a      	lsls	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4013      	ands	r3, r2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d012      	beq.n	8004296 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00b      	beq.n	8004296 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004282:	2201      	movs	r2, #1
 8004284:	409a      	lsls	r2, r3
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800428e:	f043 0202 	orr.w	r2, r3, #2
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800429a:	2204      	movs	r2, #4
 800429c:	409a      	lsls	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	4013      	ands	r3, r2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d012      	beq.n	80042cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00b      	beq.n	80042cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b8:	2204      	movs	r2, #4
 80042ba:	409a      	lsls	r2, r3
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c4:	f043 0204 	orr.w	r2, r3, #4
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d0:	2210      	movs	r2, #16
 80042d2:	409a      	lsls	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	4013      	ands	r3, r2
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d043      	beq.n	8004364 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0308 	and.w	r3, r3, #8
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d03c      	beq.n	8004364 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ee:	2210      	movs	r2, #16
 80042f0:	409a      	lsls	r2, r3
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d018      	beq.n	8004336 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d108      	bne.n	8004324 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004316:	2b00      	cmp	r3, #0
 8004318:	d024      	beq.n	8004364 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	4798      	blx	r3
 8004322:	e01f      	b.n	8004364 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004328:	2b00      	cmp	r3, #0
 800432a:	d01b      	beq.n	8004364 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	4798      	blx	r3
 8004334:	e016      	b.n	8004364 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004340:	2b00      	cmp	r3, #0
 8004342:	d107      	bne.n	8004354 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0208 	bic.w	r2, r2, #8
 8004352:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	2b00      	cmp	r3, #0
 800435a:	d003      	beq.n	8004364 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004368:	2220      	movs	r2, #32
 800436a:	409a      	lsls	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	4013      	ands	r3, r2
 8004370:	2b00      	cmp	r3, #0
 8004372:	f000 808f 	beq.w	8004494 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0310 	and.w	r3, r3, #16
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 8087 	beq.w	8004494 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800438a:	2220      	movs	r2, #32
 800438c:	409a      	lsls	r2, r3
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b05      	cmp	r3, #5
 800439c:	d136      	bne.n	800440c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0216 	bic.w	r2, r2, #22
 80043ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	695a      	ldr	r2, [r3, #20]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d103      	bne.n	80043ce <HAL_DMA_IRQHandler+0x1da>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d007      	beq.n	80043de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 0208 	bic.w	r2, r2, #8
 80043dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e2:	223f      	movs	r2, #63	; 0x3f
 80043e4:	409a      	lsls	r2, r3
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d07e      	beq.n	8004500 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	4798      	blx	r3
        }
        return;
 800440a:	e079      	b.n	8004500 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d01d      	beq.n	8004456 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10d      	bne.n	8004444 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442c:	2b00      	cmp	r3, #0
 800442e:	d031      	beq.n	8004494 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	4798      	blx	r3
 8004438:	e02c      	b.n	8004494 <HAL_DMA_IRQHandler+0x2a0>
 800443a:	bf00      	nop
 800443c:	2000000c 	.word	0x2000000c
 8004440:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004448:	2b00      	cmp	r3, #0
 800444a:	d023      	beq.n	8004494 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	4798      	blx	r3
 8004454:	e01e      	b.n	8004494 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10f      	bne.n	8004484 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0210 	bic.w	r2, r2, #16
 8004472:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004488:	2b00      	cmp	r3, #0
 800448a:	d003      	beq.n	8004494 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004498:	2b00      	cmp	r3, #0
 800449a:	d032      	beq.n	8004502 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044a0:	f003 0301 	and.w	r3, r3, #1
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d022      	beq.n	80044ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2205      	movs	r2, #5
 80044ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 0201 	bic.w	r2, r2, #1
 80044be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	3301      	adds	r3, #1
 80044c4:	60bb      	str	r3, [r7, #8]
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d307      	bcc.n	80044dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f2      	bne.n	80044c0 <HAL_DMA_IRQHandler+0x2cc>
 80044da:	e000      	b.n	80044de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80044dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d005      	beq.n	8004502 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	4798      	blx	r3
 80044fe:	e000      	b.n	8004502 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004500:	bf00      	nop
    }
  }
}
 8004502:	3718      	adds	r7, #24
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004508:	b480      	push	{r7}
 800450a:	b085      	sub	sp, #20
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
 8004514:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004524:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	2b40      	cmp	r3, #64	; 0x40
 8004534:	d108      	bne.n	8004548 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004546:	e007      	b.n	8004558 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	60da      	str	r2, [r3, #12]
}
 8004558:	bf00      	nop
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004564:	b480      	push	{r7}
 8004566:	b085      	sub	sp, #20
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	b2db      	uxtb	r3, r3
 8004572:	3b10      	subs	r3, #16
 8004574:	4a14      	ldr	r2, [pc, #80]	; (80045c8 <DMA_CalcBaseAndBitshift+0x64>)
 8004576:	fba2 2303 	umull	r2, r3, r2, r3
 800457a:	091b      	lsrs	r3, r3, #4
 800457c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800457e:	4a13      	ldr	r2, [pc, #76]	; (80045cc <DMA_CalcBaseAndBitshift+0x68>)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	4413      	add	r3, r2
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2b03      	cmp	r3, #3
 8004590:	d909      	bls.n	80045a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800459a:	f023 0303 	bic.w	r3, r3, #3
 800459e:	1d1a      	adds	r2, r3, #4
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	659a      	str	r2, [r3, #88]	; 0x58
 80045a4:	e007      	b.n	80045b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80045ae:	f023 0303 	bic.w	r3, r3, #3
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3714      	adds	r7, #20
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	aaaaaaab 	.word	0xaaaaaaab
 80045cc:	08009ed0 	.word	0x08009ed0

080045d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d11f      	bne.n	800462a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d856      	bhi.n	800469e <DMA_CheckFifoParam+0xce>
 80045f0:	a201      	add	r2, pc, #4	; (adr r2, 80045f8 <DMA_CheckFifoParam+0x28>)
 80045f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f6:	bf00      	nop
 80045f8:	08004609 	.word	0x08004609
 80045fc:	0800461b 	.word	0x0800461b
 8004600:	08004609 	.word	0x08004609
 8004604:	0800469f 	.word	0x0800469f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d046      	beq.n	80046a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004618:	e043      	b.n	80046a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800461e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004622:	d140      	bne.n	80046a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004628:	e03d      	b.n	80046a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004632:	d121      	bne.n	8004678 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	2b03      	cmp	r3, #3
 8004638:	d837      	bhi.n	80046aa <DMA_CheckFifoParam+0xda>
 800463a:	a201      	add	r2, pc, #4	; (adr r2, 8004640 <DMA_CheckFifoParam+0x70>)
 800463c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004640:	08004651 	.word	0x08004651
 8004644:	08004657 	.word	0x08004657
 8004648:	08004651 	.word	0x08004651
 800464c:	08004669 	.word	0x08004669
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	73fb      	strb	r3, [r7, #15]
      break;
 8004654:	e030      	b.n	80046b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800465a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d025      	beq.n	80046ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004666:	e022      	b.n	80046ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004670:	d11f      	bne.n	80046b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004676:	e01c      	b.n	80046b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	2b02      	cmp	r3, #2
 800467c:	d903      	bls.n	8004686 <DMA_CheckFifoParam+0xb6>
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	2b03      	cmp	r3, #3
 8004682:	d003      	beq.n	800468c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004684:	e018      	b.n	80046b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	73fb      	strb	r3, [r7, #15]
      break;
 800468a:	e015      	b.n	80046b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004690:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00e      	beq.n	80046b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	73fb      	strb	r3, [r7, #15]
      break;
 800469c:	e00b      	b.n	80046b6 <DMA_CheckFifoParam+0xe6>
      break;
 800469e:	bf00      	nop
 80046a0:	e00a      	b.n	80046b8 <DMA_CheckFifoParam+0xe8>
      break;
 80046a2:	bf00      	nop
 80046a4:	e008      	b.n	80046b8 <DMA_CheckFifoParam+0xe8>
      break;
 80046a6:	bf00      	nop
 80046a8:	e006      	b.n	80046b8 <DMA_CheckFifoParam+0xe8>
      break;
 80046aa:	bf00      	nop
 80046ac:	e004      	b.n	80046b8 <DMA_CheckFifoParam+0xe8>
      break;
 80046ae:	bf00      	nop
 80046b0:	e002      	b.n	80046b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80046b2:	bf00      	nop
 80046b4:	e000      	b.n	80046b8 <DMA_CheckFifoParam+0xe8>
      break;
 80046b6:	bf00      	nop
    }
  } 
  
  return status; 
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop

080046c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b089      	sub	sp, #36	; 0x24
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046d2:	2300      	movs	r3, #0
 80046d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046d6:	2300      	movs	r3, #0
 80046d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046da:	2300      	movs	r3, #0
 80046dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046de:	2300      	movs	r3, #0
 80046e0:	61fb      	str	r3, [r7, #28]
 80046e2:	e16b      	b.n	80049bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046e4:	2201      	movs	r2, #1
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	4013      	ands	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	f040 815a 	bne.w	80049b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f003 0303 	and.w	r3, r3, #3
 800470a:	2b01      	cmp	r3, #1
 800470c:	d005      	beq.n	800471a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004716:	2b02      	cmp	r3, #2
 8004718:	d130      	bne.n	800477c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	2203      	movs	r2, #3
 8004726:	fa02 f303 	lsl.w	r3, r2, r3
 800472a:	43db      	mvns	r3, r3
 800472c:	69ba      	ldr	r2, [r7, #24]
 800472e:	4013      	ands	r3, r2
 8004730:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68da      	ldr	r2, [r3, #12]
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	005b      	lsls	r3, r3, #1
 800473a:	fa02 f303 	lsl.w	r3, r2, r3
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	4313      	orrs	r3, r2
 8004742:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	69ba      	ldr	r2, [r7, #24]
 8004748:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004750:	2201      	movs	r2, #1
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	fa02 f303 	lsl.w	r3, r2, r3
 8004758:	43db      	mvns	r3, r3
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	4013      	ands	r3, r2
 800475e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	091b      	lsrs	r3, r3, #4
 8004766:	f003 0201 	and.w	r2, r3, #1
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	4313      	orrs	r3, r2
 8004774:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f003 0303 	and.w	r3, r3, #3
 8004784:	2b03      	cmp	r3, #3
 8004786:	d017      	beq.n	80047b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	2203      	movs	r2, #3
 8004794:	fa02 f303 	lsl.w	r3, r2, r3
 8004798:	43db      	mvns	r3, r3
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	4013      	ands	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	689a      	ldr	r2, [r3, #8]
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	005b      	lsls	r3, r3, #1
 80047a8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	69ba      	ldr	r2, [r7, #24]
 80047b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f003 0303 	and.w	r3, r3, #3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d123      	bne.n	800480c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	08da      	lsrs	r2, r3, #3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	3208      	adds	r2, #8
 80047cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	220f      	movs	r2, #15
 80047dc:	fa02 f303 	lsl.w	r3, r2, r3
 80047e0:	43db      	mvns	r3, r3
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	4013      	ands	r3, r2
 80047e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	691a      	ldr	r2, [r3, #16]
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	f003 0307 	and.w	r3, r3, #7
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	fa02 f303 	lsl.w	r3, r2, r3
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	08da      	lsrs	r2, r3, #3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	3208      	adds	r2, #8
 8004806:	69b9      	ldr	r1, [r7, #24]
 8004808:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	2203      	movs	r2, #3
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	43db      	mvns	r3, r3
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	4013      	ands	r3, r2
 8004822:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f003 0203 	and.w	r2, r3, #3
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	005b      	lsls	r3, r3, #1
 8004830:	fa02 f303 	lsl.w	r3, r2, r3
 8004834:	69ba      	ldr	r2, [r7, #24]
 8004836:	4313      	orrs	r3, r2
 8004838:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004848:	2b00      	cmp	r3, #0
 800484a:	f000 80b4 	beq.w	80049b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800484e:	2300      	movs	r3, #0
 8004850:	60fb      	str	r3, [r7, #12]
 8004852:	4b60      	ldr	r3, [pc, #384]	; (80049d4 <HAL_GPIO_Init+0x30c>)
 8004854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004856:	4a5f      	ldr	r2, [pc, #380]	; (80049d4 <HAL_GPIO_Init+0x30c>)
 8004858:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800485c:	6453      	str	r3, [r2, #68]	; 0x44
 800485e:	4b5d      	ldr	r3, [pc, #372]	; (80049d4 <HAL_GPIO_Init+0x30c>)
 8004860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004862:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004866:	60fb      	str	r3, [r7, #12]
 8004868:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800486a:	4a5b      	ldr	r2, [pc, #364]	; (80049d8 <HAL_GPIO_Init+0x310>)
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	089b      	lsrs	r3, r3, #2
 8004870:	3302      	adds	r3, #2
 8004872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004876:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	220f      	movs	r2, #15
 8004882:	fa02 f303 	lsl.w	r3, r2, r3
 8004886:	43db      	mvns	r3, r3
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	4013      	ands	r3, r2
 800488c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a52      	ldr	r2, [pc, #328]	; (80049dc <HAL_GPIO_Init+0x314>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d02b      	beq.n	80048ee <HAL_GPIO_Init+0x226>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a51      	ldr	r2, [pc, #324]	; (80049e0 <HAL_GPIO_Init+0x318>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d025      	beq.n	80048ea <HAL_GPIO_Init+0x222>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a50      	ldr	r2, [pc, #320]	; (80049e4 <HAL_GPIO_Init+0x31c>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d01f      	beq.n	80048e6 <HAL_GPIO_Init+0x21e>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a4f      	ldr	r2, [pc, #316]	; (80049e8 <HAL_GPIO_Init+0x320>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d019      	beq.n	80048e2 <HAL_GPIO_Init+0x21a>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a4e      	ldr	r2, [pc, #312]	; (80049ec <HAL_GPIO_Init+0x324>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d013      	beq.n	80048de <HAL_GPIO_Init+0x216>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a4d      	ldr	r2, [pc, #308]	; (80049f0 <HAL_GPIO_Init+0x328>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d00d      	beq.n	80048da <HAL_GPIO_Init+0x212>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a4c      	ldr	r2, [pc, #304]	; (80049f4 <HAL_GPIO_Init+0x32c>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d007      	beq.n	80048d6 <HAL_GPIO_Init+0x20e>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a4b      	ldr	r2, [pc, #300]	; (80049f8 <HAL_GPIO_Init+0x330>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d101      	bne.n	80048d2 <HAL_GPIO_Init+0x20a>
 80048ce:	2307      	movs	r3, #7
 80048d0:	e00e      	b.n	80048f0 <HAL_GPIO_Init+0x228>
 80048d2:	2308      	movs	r3, #8
 80048d4:	e00c      	b.n	80048f0 <HAL_GPIO_Init+0x228>
 80048d6:	2306      	movs	r3, #6
 80048d8:	e00a      	b.n	80048f0 <HAL_GPIO_Init+0x228>
 80048da:	2305      	movs	r3, #5
 80048dc:	e008      	b.n	80048f0 <HAL_GPIO_Init+0x228>
 80048de:	2304      	movs	r3, #4
 80048e0:	e006      	b.n	80048f0 <HAL_GPIO_Init+0x228>
 80048e2:	2303      	movs	r3, #3
 80048e4:	e004      	b.n	80048f0 <HAL_GPIO_Init+0x228>
 80048e6:	2302      	movs	r3, #2
 80048e8:	e002      	b.n	80048f0 <HAL_GPIO_Init+0x228>
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <HAL_GPIO_Init+0x228>
 80048ee:	2300      	movs	r3, #0
 80048f0:	69fa      	ldr	r2, [r7, #28]
 80048f2:	f002 0203 	and.w	r2, r2, #3
 80048f6:	0092      	lsls	r2, r2, #2
 80048f8:	4093      	lsls	r3, r2
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004900:	4935      	ldr	r1, [pc, #212]	; (80049d8 <HAL_GPIO_Init+0x310>)
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	089b      	lsrs	r3, r3, #2
 8004906:	3302      	adds	r3, #2
 8004908:	69ba      	ldr	r2, [r7, #24]
 800490a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800490e:	4b3b      	ldr	r3, [pc, #236]	; (80049fc <HAL_GPIO_Init+0x334>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	43db      	mvns	r3, r3
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	4013      	ands	r3, r2
 800491c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	4313      	orrs	r3, r2
 8004930:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004932:	4a32      	ldr	r2, [pc, #200]	; (80049fc <HAL_GPIO_Init+0x334>)
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004938:	4b30      	ldr	r3, [pc, #192]	; (80049fc <HAL_GPIO_Init+0x334>)
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	43db      	mvns	r3, r3
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	4013      	ands	r3, r2
 8004946:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d003      	beq.n	800495c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	4313      	orrs	r3, r2
 800495a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800495c:	4a27      	ldr	r2, [pc, #156]	; (80049fc <HAL_GPIO_Init+0x334>)
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004962:	4b26      	ldr	r3, [pc, #152]	; (80049fc <HAL_GPIO_Init+0x334>)
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	43db      	mvns	r3, r3
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	4013      	ands	r3, r2
 8004970:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d003      	beq.n	8004986 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	4313      	orrs	r3, r2
 8004984:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004986:	4a1d      	ldr	r2, [pc, #116]	; (80049fc <HAL_GPIO_Init+0x334>)
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800498c:	4b1b      	ldr	r3, [pc, #108]	; (80049fc <HAL_GPIO_Init+0x334>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	43db      	mvns	r3, r3
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	4013      	ands	r3, r2
 800499a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d003      	beq.n	80049b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80049a8:	69ba      	ldr	r2, [r7, #24]
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049b0:	4a12      	ldr	r2, [pc, #72]	; (80049fc <HAL_GPIO_Init+0x334>)
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	3301      	adds	r3, #1
 80049ba:	61fb      	str	r3, [r7, #28]
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	2b0f      	cmp	r3, #15
 80049c0:	f67f ae90 	bls.w	80046e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049c4:	bf00      	nop
 80049c6:	bf00      	nop
 80049c8:	3724      	adds	r7, #36	; 0x24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	40023800 	.word	0x40023800
 80049d8:	40013800 	.word	0x40013800
 80049dc:	40020000 	.word	0x40020000
 80049e0:	40020400 	.word	0x40020400
 80049e4:	40020800 	.word	0x40020800
 80049e8:	40020c00 	.word	0x40020c00
 80049ec:	40021000 	.word	0x40021000
 80049f0:	40021400 	.word	0x40021400
 80049f4:	40021800 	.word	0x40021800
 80049f8:	40021c00 	.word	0x40021c00
 80049fc:	40013c00 	.word	0x40013c00

08004a00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	460b      	mov	r3, r1
 8004a0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	691a      	ldr	r2, [r3, #16]
 8004a10:	887b      	ldrh	r3, [r7, #2]
 8004a12:	4013      	ands	r3, r2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d002      	beq.n	8004a1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	73fb      	strb	r3, [r7, #15]
 8004a1c:	e001      	b.n	8004a22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3714      	adds	r7, #20
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	807b      	strh	r3, [r7, #2]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a40:	787b      	ldrb	r3, [r7, #1]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a46:	887a      	ldrh	r2, [r7, #2]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a4c:	e003      	b.n	8004a56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a4e:	887b      	ldrh	r3, [r7, #2]
 8004a50:	041a      	lsls	r2, r3, #16
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	619a      	str	r2, [r3, #24]
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
	...

08004a64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e267      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0301 	and.w	r3, r3, #1
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d075      	beq.n	8004b6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a82:	4b88      	ldr	r3, [pc, #544]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 030c 	and.w	r3, r3, #12
 8004a8a:	2b04      	cmp	r3, #4
 8004a8c:	d00c      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a8e:	4b85      	ldr	r3, [pc, #532]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a96:	2b08      	cmp	r3, #8
 8004a98:	d112      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a9a:	4b82      	ldr	r3, [pc, #520]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aa2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004aa6:	d10b      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa8:	4b7e      	ldr	r3, [pc, #504]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d05b      	beq.n	8004b6c <HAL_RCC_OscConfig+0x108>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d157      	bne.n	8004b6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e242      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ac8:	d106      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x74>
 8004aca:	4b76      	ldr	r3, [pc, #472]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a75      	ldr	r2, [pc, #468]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004ad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ad4:	6013      	str	r3, [r2, #0]
 8004ad6:	e01d      	b.n	8004b14 <HAL_RCC_OscConfig+0xb0>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ae0:	d10c      	bne.n	8004afc <HAL_RCC_OscConfig+0x98>
 8004ae2:	4b70      	ldr	r3, [pc, #448]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a6f      	ldr	r2, [pc, #444]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004ae8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004aec:	6013      	str	r3, [r2, #0]
 8004aee:	4b6d      	ldr	r3, [pc, #436]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a6c      	ldr	r2, [pc, #432]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004af4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004af8:	6013      	str	r3, [r2, #0]
 8004afa:	e00b      	b.n	8004b14 <HAL_RCC_OscConfig+0xb0>
 8004afc:	4b69      	ldr	r3, [pc, #420]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a68      	ldr	r2, [pc, #416]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b06:	6013      	str	r3, [r2, #0]
 8004b08:	4b66      	ldr	r3, [pc, #408]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a65      	ldr	r2, [pc, #404]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d013      	beq.n	8004b44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b1c:	f7fe fcfe 	bl	800351c <HAL_GetTick>
 8004b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b22:	e008      	b.n	8004b36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b24:	f7fe fcfa 	bl	800351c <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b64      	cmp	r3, #100	; 0x64
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e207      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b36:	4b5b      	ldr	r3, [pc, #364]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d0f0      	beq.n	8004b24 <HAL_RCC_OscConfig+0xc0>
 8004b42:	e014      	b.n	8004b6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b44:	f7fe fcea 	bl	800351c <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b4c:	f7fe fce6 	bl	800351c <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b64      	cmp	r3, #100	; 0x64
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e1f3      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b5e:	4b51      	ldr	r3, [pc, #324]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1f0      	bne.n	8004b4c <HAL_RCC_OscConfig+0xe8>
 8004b6a:	e000      	b.n	8004b6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d063      	beq.n	8004c42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b7a:	4b4a      	ldr	r3, [pc, #296]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f003 030c 	and.w	r3, r3, #12
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00b      	beq.n	8004b9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b86:	4b47      	ldr	r3, [pc, #284]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b8e:	2b08      	cmp	r3, #8
 8004b90:	d11c      	bne.n	8004bcc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b92:	4b44      	ldr	r3, [pc, #272]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d116      	bne.n	8004bcc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b9e:	4b41      	ldr	r3, [pc, #260]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d005      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x152>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d001      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e1c7      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb6:	4b3b      	ldr	r3, [pc, #236]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	4937      	ldr	r1, [pc, #220]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bca:	e03a      	b.n	8004c42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d020      	beq.n	8004c16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bd4:	4b34      	ldr	r3, [pc, #208]	; (8004ca8 <HAL_RCC_OscConfig+0x244>)
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bda:	f7fe fc9f 	bl	800351c <HAL_GetTick>
 8004bde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004be0:	e008      	b.n	8004bf4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004be2:	f7fe fc9b 	bl	800351c <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e1a8      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bf4:	4b2b      	ldr	r3, [pc, #172]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d0f0      	beq.n	8004be2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c00:	4b28      	ldr	r3, [pc, #160]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	00db      	lsls	r3, r3, #3
 8004c0e:	4925      	ldr	r1, [pc, #148]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	600b      	str	r3, [r1, #0]
 8004c14:	e015      	b.n	8004c42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c16:	4b24      	ldr	r3, [pc, #144]	; (8004ca8 <HAL_RCC_OscConfig+0x244>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c1c:	f7fe fc7e 	bl	800351c <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c22:	e008      	b.n	8004c36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c24:	f7fe fc7a 	bl	800351c <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e187      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c36:	4b1b      	ldr	r3, [pc, #108]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1f0      	bne.n	8004c24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0308 	and.w	r3, r3, #8
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d036      	beq.n	8004cbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d016      	beq.n	8004c84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c56:	4b15      	ldr	r3, [pc, #84]	; (8004cac <HAL_RCC_OscConfig+0x248>)
 8004c58:	2201      	movs	r2, #1
 8004c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c5c:	f7fe fc5e 	bl	800351c <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c62:	e008      	b.n	8004c76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c64:	f7fe fc5a 	bl	800351c <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e167      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c76:	4b0b      	ldr	r3, [pc, #44]	; (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004c78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d0f0      	beq.n	8004c64 <HAL_RCC_OscConfig+0x200>
 8004c82:	e01b      	b.n	8004cbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c84:	4b09      	ldr	r3, [pc, #36]	; (8004cac <HAL_RCC_OscConfig+0x248>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c8a:	f7fe fc47 	bl	800351c <HAL_GetTick>
 8004c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c90:	e00e      	b.n	8004cb0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c92:	f7fe fc43 	bl	800351c <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d907      	bls.n	8004cb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e150      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
 8004ca4:	40023800 	.word	0x40023800
 8004ca8:	42470000 	.word	0x42470000
 8004cac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cb0:	4b88      	ldr	r3, [pc, #544]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004cb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1ea      	bne.n	8004c92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0304 	and.w	r3, r3, #4
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f000 8097 	beq.w	8004df8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cce:	4b81      	ldr	r3, [pc, #516]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10f      	bne.n	8004cfa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cda:	2300      	movs	r3, #0
 8004cdc:	60bb      	str	r3, [r7, #8]
 8004cde:	4b7d      	ldr	r3, [pc, #500]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	4a7c      	ldr	r2, [pc, #496]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004ce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ce8:	6413      	str	r3, [r2, #64]	; 0x40
 8004cea:	4b7a      	ldr	r3, [pc, #488]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cf2:	60bb      	str	r3, [r7, #8]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfa:	4b77      	ldr	r3, [pc, #476]	; (8004ed8 <HAL_RCC_OscConfig+0x474>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d118      	bne.n	8004d38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d06:	4b74      	ldr	r3, [pc, #464]	; (8004ed8 <HAL_RCC_OscConfig+0x474>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a73      	ldr	r2, [pc, #460]	; (8004ed8 <HAL_RCC_OscConfig+0x474>)
 8004d0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d12:	f7fe fc03 	bl	800351c <HAL_GetTick>
 8004d16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d18:	e008      	b.n	8004d2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d1a:	f7fe fbff 	bl	800351c <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d901      	bls.n	8004d2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e10c      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d2c:	4b6a      	ldr	r3, [pc, #424]	; (8004ed8 <HAL_RCC_OscConfig+0x474>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0f0      	beq.n	8004d1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d106      	bne.n	8004d4e <HAL_RCC_OscConfig+0x2ea>
 8004d40:	4b64      	ldr	r3, [pc, #400]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d44:	4a63      	ldr	r2, [pc, #396]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d46:	f043 0301 	orr.w	r3, r3, #1
 8004d4a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d4c:	e01c      	b.n	8004d88 <HAL_RCC_OscConfig+0x324>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	2b05      	cmp	r3, #5
 8004d54:	d10c      	bne.n	8004d70 <HAL_RCC_OscConfig+0x30c>
 8004d56:	4b5f      	ldr	r3, [pc, #380]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d5a:	4a5e      	ldr	r2, [pc, #376]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d5c:	f043 0304 	orr.w	r3, r3, #4
 8004d60:	6713      	str	r3, [r2, #112]	; 0x70
 8004d62:	4b5c      	ldr	r3, [pc, #368]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d66:	4a5b      	ldr	r2, [pc, #364]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d6e:	e00b      	b.n	8004d88 <HAL_RCC_OscConfig+0x324>
 8004d70:	4b58      	ldr	r3, [pc, #352]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d74:	4a57      	ldr	r2, [pc, #348]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d76:	f023 0301 	bic.w	r3, r3, #1
 8004d7a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d7c:	4b55      	ldr	r3, [pc, #340]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d80:	4a54      	ldr	r2, [pc, #336]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004d82:	f023 0304 	bic.w	r3, r3, #4
 8004d86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d015      	beq.n	8004dbc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d90:	f7fe fbc4 	bl	800351c <HAL_GetTick>
 8004d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d96:	e00a      	b.n	8004dae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d98:	f7fe fbc0 	bl	800351c <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d901      	bls.n	8004dae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e0cb      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dae:	4b49      	ldr	r3, [pc, #292]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d0ee      	beq.n	8004d98 <HAL_RCC_OscConfig+0x334>
 8004dba:	e014      	b.n	8004de6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dbc:	f7fe fbae 	bl	800351c <HAL_GetTick>
 8004dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dc2:	e00a      	b.n	8004dda <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dc4:	f7fe fbaa 	bl	800351c <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e0b5      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dda:	4b3e      	ldr	r3, [pc, #248]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1ee      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004de6:	7dfb      	ldrb	r3, [r7, #23]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d105      	bne.n	8004df8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dec:	4b39      	ldr	r3, [pc, #228]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df0:	4a38      	ldr	r2, [pc, #224]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004df2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004df6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	f000 80a1 	beq.w	8004f44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e02:	4b34      	ldr	r3, [pc, #208]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f003 030c 	and.w	r3, r3, #12
 8004e0a:	2b08      	cmp	r3, #8
 8004e0c:	d05c      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d141      	bne.n	8004e9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e16:	4b31      	ldr	r3, [pc, #196]	; (8004edc <HAL_RCC_OscConfig+0x478>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1c:	f7fe fb7e 	bl	800351c <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e24:	f7fe fb7a 	bl	800351c <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e087      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e36:	4b27      	ldr	r3, [pc, #156]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1f0      	bne.n	8004e24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	69da      	ldr	r2, [r3, #28]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e50:	019b      	lsls	r3, r3, #6
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e58:	085b      	lsrs	r3, r3, #1
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	041b      	lsls	r3, r3, #16
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e64:	061b      	lsls	r3, r3, #24
 8004e66:	491b      	ldr	r1, [pc, #108]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e6c:	4b1b      	ldr	r3, [pc, #108]	; (8004edc <HAL_RCC_OscConfig+0x478>)
 8004e6e:	2201      	movs	r2, #1
 8004e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e72:	f7fe fb53 	bl	800351c <HAL_GetTick>
 8004e76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e78:	e008      	b.n	8004e8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e7a:	f7fe fb4f 	bl	800351c <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d901      	bls.n	8004e8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e05c      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e8c:	4b11      	ldr	r3, [pc, #68]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d0f0      	beq.n	8004e7a <HAL_RCC_OscConfig+0x416>
 8004e98:	e054      	b.n	8004f44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e9a:	4b10      	ldr	r3, [pc, #64]	; (8004edc <HAL_RCC_OscConfig+0x478>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea0:	f7fe fb3c 	bl	800351c <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ea6:	e008      	b.n	8004eba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ea8:	f7fe fb38 	bl	800351c <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e045      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eba:	4b06      	ldr	r3, [pc, #24]	; (8004ed4 <HAL_RCC_OscConfig+0x470>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1f0      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x444>
 8004ec6:	e03d      	b.n	8004f44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d107      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e038      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
 8004ed4:	40023800 	.word	0x40023800
 8004ed8:	40007000 	.word	0x40007000
 8004edc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ee0:	4b1b      	ldr	r3, [pc, #108]	; (8004f50 <HAL_RCC_OscConfig+0x4ec>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d028      	beq.n	8004f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d121      	bne.n	8004f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d11a      	bne.n	8004f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f10:	4013      	ands	r3, r2
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d111      	bne.n	8004f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f26:	085b      	lsrs	r3, r3, #1
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d107      	bne.n	8004f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d001      	beq.n	8004f44 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e000      	b.n	8004f46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3718      	adds	r7, #24
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	40023800 	.word	0x40023800

08004f54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d101      	bne.n	8004f68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e0cc      	b.n	8005102 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f68:	4b68      	ldr	r3, [pc, #416]	; (800510c <HAL_RCC_ClockConfig+0x1b8>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0307 	and.w	r3, r3, #7
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d90c      	bls.n	8004f90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f76:	4b65      	ldr	r3, [pc, #404]	; (800510c <HAL_RCC_ClockConfig+0x1b8>)
 8004f78:	683a      	ldr	r2, [r7, #0]
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f7e:	4b63      	ldr	r3, [pc, #396]	; (800510c <HAL_RCC_ClockConfig+0x1b8>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d001      	beq.n	8004f90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e0b8      	b.n	8005102 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d020      	beq.n	8004fde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fa8:	4b59      	ldr	r3, [pc, #356]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	4a58      	ldr	r2, [pc, #352]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8004fae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004fb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0308 	and.w	r3, r3, #8
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d005      	beq.n	8004fcc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fc0:	4b53      	ldr	r3, [pc, #332]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	4a52      	ldr	r2, [pc, #328]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004fca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fcc:	4b50      	ldr	r3, [pc, #320]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	494d      	ldr	r1, [pc, #308]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d044      	beq.n	8005074 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d107      	bne.n	8005002 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff2:	4b47      	ldr	r3, [pc, #284]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d119      	bne.n	8005032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e07f      	b.n	8005102 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2b02      	cmp	r3, #2
 8005008:	d003      	beq.n	8005012 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800500e:	2b03      	cmp	r3, #3
 8005010:	d107      	bne.n	8005022 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005012:	4b3f      	ldr	r3, [pc, #252]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d109      	bne.n	8005032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e06f      	b.n	8005102 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005022:	4b3b      	ldr	r3, [pc, #236]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e067      	b.n	8005102 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005032:	4b37      	ldr	r3, [pc, #220]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f023 0203 	bic.w	r2, r3, #3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	4934      	ldr	r1, [pc, #208]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8005040:	4313      	orrs	r3, r2
 8005042:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005044:	f7fe fa6a 	bl	800351c <HAL_GetTick>
 8005048:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800504a:	e00a      	b.n	8005062 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800504c:	f7fe fa66 	bl	800351c <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	f241 3288 	movw	r2, #5000	; 0x1388
 800505a:	4293      	cmp	r3, r2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e04f      	b.n	8005102 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005062:	4b2b      	ldr	r3, [pc, #172]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f003 020c 	and.w	r2, r3, #12
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	429a      	cmp	r2, r3
 8005072:	d1eb      	bne.n	800504c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005074:	4b25      	ldr	r3, [pc, #148]	; (800510c <HAL_RCC_ClockConfig+0x1b8>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0307 	and.w	r3, r3, #7
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	429a      	cmp	r2, r3
 8005080:	d20c      	bcs.n	800509c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005082:	4b22      	ldr	r3, [pc, #136]	; (800510c <HAL_RCC_ClockConfig+0x1b8>)
 8005084:	683a      	ldr	r2, [r7, #0]
 8005086:	b2d2      	uxtb	r2, r2
 8005088:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800508a:	4b20      	ldr	r3, [pc, #128]	; (800510c <HAL_RCC_ClockConfig+0x1b8>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0307 	and.w	r3, r3, #7
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	429a      	cmp	r2, r3
 8005096:	d001      	beq.n	800509c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e032      	b.n	8005102 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0304 	and.w	r3, r3, #4
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d008      	beq.n	80050ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050a8:	4b19      	ldr	r3, [pc, #100]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	4916      	ldr	r1, [pc, #88]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0308 	and.w	r3, r3, #8
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d009      	beq.n	80050da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050c6:	4b12      	ldr	r3, [pc, #72]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	490e      	ldr	r1, [pc, #56]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050da:	f000 f821 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 80050de:	4602      	mov	r2, r0
 80050e0:	4b0b      	ldr	r3, [pc, #44]	; (8005110 <HAL_RCC_ClockConfig+0x1bc>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	091b      	lsrs	r3, r3, #4
 80050e6:	f003 030f 	and.w	r3, r3, #15
 80050ea:	490a      	ldr	r1, [pc, #40]	; (8005114 <HAL_RCC_ClockConfig+0x1c0>)
 80050ec:	5ccb      	ldrb	r3, [r1, r3]
 80050ee:	fa22 f303 	lsr.w	r3, r2, r3
 80050f2:	4a09      	ldr	r2, [pc, #36]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 80050f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80050f6:	4b09      	ldr	r3, [pc, #36]	; (800511c <HAL_RCC_ClockConfig+0x1c8>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f7fe f9ca 	bl	8003494 <HAL_InitTick>

  return HAL_OK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	40023c00 	.word	0x40023c00
 8005110:	40023800 	.word	0x40023800
 8005114:	08009eb8 	.word	0x08009eb8
 8005118:	2000000c 	.word	0x2000000c
 800511c:	20000010 	.word	0x20000010

08005120 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005120:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005124:	b094      	sub	sp, #80	; 0x50
 8005126:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005128:	2300      	movs	r3, #0
 800512a:	647b      	str	r3, [r7, #68]	; 0x44
 800512c:	2300      	movs	r3, #0
 800512e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005130:	2300      	movs	r3, #0
 8005132:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005138:	4b79      	ldr	r3, [pc, #484]	; (8005320 <HAL_RCC_GetSysClockFreq+0x200>)
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	f003 030c 	and.w	r3, r3, #12
 8005140:	2b08      	cmp	r3, #8
 8005142:	d00d      	beq.n	8005160 <HAL_RCC_GetSysClockFreq+0x40>
 8005144:	2b08      	cmp	r3, #8
 8005146:	f200 80e1 	bhi.w	800530c <HAL_RCC_GetSysClockFreq+0x1ec>
 800514a:	2b00      	cmp	r3, #0
 800514c:	d002      	beq.n	8005154 <HAL_RCC_GetSysClockFreq+0x34>
 800514e:	2b04      	cmp	r3, #4
 8005150:	d003      	beq.n	800515a <HAL_RCC_GetSysClockFreq+0x3a>
 8005152:	e0db      	b.n	800530c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005154:	4b73      	ldr	r3, [pc, #460]	; (8005324 <HAL_RCC_GetSysClockFreq+0x204>)
 8005156:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005158:	e0db      	b.n	8005312 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800515a:	4b73      	ldr	r3, [pc, #460]	; (8005328 <HAL_RCC_GetSysClockFreq+0x208>)
 800515c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800515e:	e0d8      	b.n	8005312 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005160:	4b6f      	ldr	r3, [pc, #444]	; (8005320 <HAL_RCC_GetSysClockFreq+0x200>)
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005168:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800516a:	4b6d      	ldr	r3, [pc, #436]	; (8005320 <HAL_RCC_GetSysClockFreq+0x200>)
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d063      	beq.n	800523e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005176:	4b6a      	ldr	r3, [pc, #424]	; (8005320 <HAL_RCC_GetSysClockFreq+0x200>)
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	099b      	lsrs	r3, r3, #6
 800517c:	2200      	movs	r2, #0
 800517e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005180:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005184:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005188:	633b      	str	r3, [r7, #48]	; 0x30
 800518a:	2300      	movs	r3, #0
 800518c:	637b      	str	r3, [r7, #52]	; 0x34
 800518e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005192:	4622      	mov	r2, r4
 8005194:	462b      	mov	r3, r5
 8005196:	f04f 0000 	mov.w	r0, #0
 800519a:	f04f 0100 	mov.w	r1, #0
 800519e:	0159      	lsls	r1, r3, #5
 80051a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051a4:	0150      	lsls	r0, r2, #5
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	4621      	mov	r1, r4
 80051ac:	1a51      	subs	r1, r2, r1
 80051ae:	6139      	str	r1, [r7, #16]
 80051b0:	4629      	mov	r1, r5
 80051b2:	eb63 0301 	sbc.w	r3, r3, r1
 80051b6:	617b      	str	r3, [r7, #20]
 80051b8:	f04f 0200 	mov.w	r2, #0
 80051bc:	f04f 0300 	mov.w	r3, #0
 80051c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051c4:	4659      	mov	r1, fp
 80051c6:	018b      	lsls	r3, r1, #6
 80051c8:	4651      	mov	r1, sl
 80051ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051ce:	4651      	mov	r1, sl
 80051d0:	018a      	lsls	r2, r1, #6
 80051d2:	4651      	mov	r1, sl
 80051d4:	ebb2 0801 	subs.w	r8, r2, r1
 80051d8:	4659      	mov	r1, fp
 80051da:	eb63 0901 	sbc.w	r9, r3, r1
 80051de:	f04f 0200 	mov.w	r2, #0
 80051e2:	f04f 0300 	mov.w	r3, #0
 80051e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051f2:	4690      	mov	r8, r2
 80051f4:	4699      	mov	r9, r3
 80051f6:	4623      	mov	r3, r4
 80051f8:	eb18 0303 	adds.w	r3, r8, r3
 80051fc:	60bb      	str	r3, [r7, #8]
 80051fe:	462b      	mov	r3, r5
 8005200:	eb49 0303 	adc.w	r3, r9, r3
 8005204:	60fb      	str	r3, [r7, #12]
 8005206:	f04f 0200 	mov.w	r2, #0
 800520a:	f04f 0300 	mov.w	r3, #0
 800520e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005212:	4629      	mov	r1, r5
 8005214:	024b      	lsls	r3, r1, #9
 8005216:	4621      	mov	r1, r4
 8005218:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800521c:	4621      	mov	r1, r4
 800521e:	024a      	lsls	r2, r1, #9
 8005220:	4610      	mov	r0, r2
 8005222:	4619      	mov	r1, r3
 8005224:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005226:	2200      	movs	r2, #0
 8005228:	62bb      	str	r3, [r7, #40]	; 0x28
 800522a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800522c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005230:	f7fb fd0a 	bl	8000c48 <__aeabi_uldivmod>
 8005234:	4602      	mov	r2, r0
 8005236:	460b      	mov	r3, r1
 8005238:	4613      	mov	r3, r2
 800523a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800523c:	e058      	b.n	80052f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800523e:	4b38      	ldr	r3, [pc, #224]	; (8005320 <HAL_RCC_GetSysClockFreq+0x200>)
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	099b      	lsrs	r3, r3, #6
 8005244:	2200      	movs	r2, #0
 8005246:	4618      	mov	r0, r3
 8005248:	4611      	mov	r1, r2
 800524a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800524e:	623b      	str	r3, [r7, #32]
 8005250:	2300      	movs	r3, #0
 8005252:	627b      	str	r3, [r7, #36]	; 0x24
 8005254:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005258:	4642      	mov	r2, r8
 800525a:	464b      	mov	r3, r9
 800525c:	f04f 0000 	mov.w	r0, #0
 8005260:	f04f 0100 	mov.w	r1, #0
 8005264:	0159      	lsls	r1, r3, #5
 8005266:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800526a:	0150      	lsls	r0, r2, #5
 800526c:	4602      	mov	r2, r0
 800526e:	460b      	mov	r3, r1
 8005270:	4641      	mov	r1, r8
 8005272:	ebb2 0a01 	subs.w	sl, r2, r1
 8005276:	4649      	mov	r1, r9
 8005278:	eb63 0b01 	sbc.w	fp, r3, r1
 800527c:	f04f 0200 	mov.w	r2, #0
 8005280:	f04f 0300 	mov.w	r3, #0
 8005284:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005288:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800528c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005290:	ebb2 040a 	subs.w	r4, r2, sl
 8005294:	eb63 050b 	sbc.w	r5, r3, fp
 8005298:	f04f 0200 	mov.w	r2, #0
 800529c:	f04f 0300 	mov.w	r3, #0
 80052a0:	00eb      	lsls	r3, r5, #3
 80052a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052a6:	00e2      	lsls	r2, r4, #3
 80052a8:	4614      	mov	r4, r2
 80052aa:	461d      	mov	r5, r3
 80052ac:	4643      	mov	r3, r8
 80052ae:	18e3      	adds	r3, r4, r3
 80052b0:	603b      	str	r3, [r7, #0]
 80052b2:	464b      	mov	r3, r9
 80052b4:	eb45 0303 	adc.w	r3, r5, r3
 80052b8:	607b      	str	r3, [r7, #4]
 80052ba:	f04f 0200 	mov.w	r2, #0
 80052be:	f04f 0300 	mov.w	r3, #0
 80052c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052c6:	4629      	mov	r1, r5
 80052c8:	028b      	lsls	r3, r1, #10
 80052ca:	4621      	mov	r1, r4
 80052cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052d0:	4621      	mov	r1, r4
 80052d2:	028a      	lsls	r2, r1, #10
 80052d4:	4610      	mov	r0, r2
 80052d6:	4619      	mov	r1, r3
 80052d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052da:	2200      	movs	r2, #0
 80052dc:	61bb      	str	r3, [r7, #24]
 80052de:	61fa      	str	r2, [r7, #28]
 80052e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052e4:	f7fb fcb0 	bl	8000c48 <__aeabi_uldivmod>
 80052e8:	4602      	mov	r2, r0
 80052ea:	460b      	mov	r3, r1
 80052ec:	4613      	mov	r3, r2
 80052ee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80052f0:	4b0b      	ldr	r3, [pc, #44]	; (8005320 <HAL_RCC_GetSysClockFreq+0x200>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	0c1b      	lsrs	r3, r3, #16
 80052f6:	f003 0303 	and.w	r3, r3, #3
 80052fa:	3301      	adds	r3, #1
 80052fc:	005b      	lsls	r3, r3, #1
 80052fe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005300:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005302:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005304:	fbb2 f3f3 	udiv	r3, r2, r3
 8005308:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800530a:	e002      	b.n	8005312 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800530c:	4b05      	ldr	r3, [pc, #20]	; (8005324 <HAL_RCC_GetSysClockFreq+0x204>)
 800530e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005310:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005312:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005314:	4618      	mov	r0, r3
 8005316:	3750      	adds	r7, #80	; 0x50
 8005318:	46bd      	mov	sp, r7
 800531a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800531e:	bf00      	nop
 8005320:	40023800 	.word	0x40023800
 8005324:	00f42400 	.word	0x00f42400
 8005328:	007a1200 	.word	0x007a1200

0800532c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005330:	4b03      	ldr	r3, [pc, #12]	; (8005340 <HAL_RCC_GetHCLKFreq+0x14>)
 8005332:	681b      	ldr	r3, [r3, #0]
}
 8005334:	4618      	mov	r0, r3
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	2000000c 	.word	0x2000000c

08005344 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005348:	f7ff fff0 	bl	800532c <HAL_RCC_GetHCLKFreq>
 800534c:	4602      	mov	r2, r0
 800534e:	4b05      	ldr	r3, [pc, #20]	; (8005364 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	0a9b      	lsrs	r3, r3, #10
 8005354:	f003 0307 	and.w	r3, r3, #7
 8005358:	4903      	ldr	r1, [pc, #12]	; (8005368 <HAL_RCC_GetPCLK1Freq+0x24>)
 800535a:	5ccb      	ldrb	r3, [r1, r3]
 800535c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005360:	4618      	mov	r0, r3
 8005362:	bd80      	pop	{r7, pc}
 8005364:	40023800 	.word	0x40023800
 8005368:	08009ec8 	.word	0x08009ec8

0800536c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005370:	f7ff ffdc 	bl	800532c <HAL_RCC_GetHCLKFreq>
 8005374:	4602      	mov	r2, r0
 8005376:	4b05      	ldr	r3, [pc, #20]	; (800538c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	0b5b      	lsrs	r3, r3, #13
 800537c:	f003 0307 	and.w	r3, r3, #7
 8005380:	4903      	ldr	r1, [pc, #12]	; (8005390 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005382:	5ccb      	ldrb	r3, [r1, r3]
 8005384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005388:	4618      	mov	r0, r3
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40023800 	.word	0x40023800
 8005390:	08009ec8 	.word	0x08009ec8

08005394 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e07b      	b.n	800549e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d108      	bne.n	80053c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053b6:	d009      	beq.n	80053cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	61da      	str	r2, [r3, #28]
 80053be:	e005      	b.n	80053cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d106      	bne.n	80053ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f7fc fdda 	bl	8001fa0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005402:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005414:	431a      	orrs	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	431a      	orrs	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	431a      	orrs	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800543c:	431a      	orrs	r2, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005450:	ea42 0103 	orr.w	r1, r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005458:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	0c1b      	lsrs	r3, r3, #16
 800546a:	f003 0104 	and.w	r1, r3, #4
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005472:	f003 0210 	and.w	r2, r3, #16
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	430a      	orrs	r2, r1
 800547c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	69da      	ldr	r2, [r3, #28]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800548c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3708      	adds	r7, #8
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b08c      	sub	sp, #48	; 0x30
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	60f8      	str	r0, [r7, #12]
 80054ae:	60b9      	str	r1, [r7, #8]
 80054b0:	607a      	str	r2, [r7, #4]
 80054b2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054b4:	2301      	movs	r3, #1
 80054b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80054b8:	2300      	movs	r3, #0
 80054ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d101      	bne.n	80054cc <HAL_SPI_TransmitReceive+0x26>
 80054c8:	2302      	movs	r3, #2
 80054ca:	e18a      	b.n	80057e2 <HAL_SPI_TransmitReceive+0x33c>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054d4:	f7fe f822 	bl	800351c <HAL_GetTick>
 80054d8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80054ea:	887b      	ldrh	r3, [r7, #2]
 80054ec:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d00f      	beq.n	8005516 <HAL_SPI_TransmitReceive+0x70>
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054fc:	d107      	bne.n	800550e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d103      	bne.n	800550e <HAL_SPI_TransmitReceive+0x68>
 8005506:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800550a:	2b04      	cmp	r3, #4
 800550c:	d003      	beq.n	8005516 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800550e:	2302      	movs	r3, #2
 8005510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005514:	e15b      	b.n	80057ce <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d005      	beq.n	8005528 <HAL_SPI_TransmitReceive+0x82>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d002      	beq.n	8005528 <HAL_SPI_TransmitReceive+0x82>
 8005522:	887b      	ldrh	r3, [r7, #2]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d103      	bne.n	8005530 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800552e:	e14e      	b.n	80057ce <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b04      	cmp	r3, #4
 800553a:	d003      	beq.n	8005544 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2205      	movs	r2, #5
 8005540:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	887a      	ldrh	r2, [r7, #2]
 8005554:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	887a      	ldrh	r2, [r7, #2]
 800555a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	887a      	ldrh	r2, [r7, #2]
 8005566:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	887a      	ldrh	r2, [r7, #2]
 800556c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2200      	movs	r2, #0
 8005578:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005584:	2b40      	cmp	r3, #64	; 0x40
 8005586:	d007      	beq.n	8005598 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005596:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055a0:	d178      	bne.n	8005694 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d002      	beq.n	80055b0 <HAL_SPI_TransmitReceive+0x10a>
 80055aa:	8b7b      	ldrh	r3, [r7, #26]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d166      	bne.n	800567e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b4:	881a      	ldrh	r2, [r3, #0]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c0:	1c9a      	adds	r2, r3, #2
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	3b01      	subs	r3, #1
 80055ce:	b29a      	uxth	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055d4:	e053      	b.n	800567e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f003 0302 	and.w	r3, r3, #2
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d11b      	bne.n	800561c <HAL_SPI_TransmitReceive+0x176>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d016      	beq.n	800561c <HAL_SPI_TransmitReceive+0x176>
 80055ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d113      	bne.n	800561c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f8:	881a      	ldrh	r2, [r3, #0]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005604:	1c9a      	adds	r2, r3, #2
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800560e:	b29b      	uxth	r3, r3
 8005610:	3b01      	subs	r3, #1
 8005612:	b29a      	uxth	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005618:	2300      	movs	r3, #0
 800561a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b01      	cmp	r3, #1
 8005628:	d119      	bne.n	800565e <HAL_SPI_TransmitReceive+0x1b8>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800562e:	b29b      	uxth	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	d014      	beq.n	800565e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68da      	ldr	r2, [r3, #12]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563e:	b292      	uxth	r2, r2
 8005640:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005646:	1c9a      	adds	r2, r3, #2
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005650:	b29b      	uxth	r3, r3
 8005652:	3b01      	subs	r3, #1
 8005654:	b29a      	uxth	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800565a:	2301      	movs	r3, #1
 800565c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800565e:	f7fd ff5d 	bl	800351c <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800566a:	429a      	cmp	r2, r3
 800566c:	d807      	bhi.n	800567e <HAL_SPI_TransmitReceive+0x1d8>
 800566e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005674:	d003      	beq.n	800567e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800567c:	e0a7      	b.n	80057ce <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005682:	b29b      	uxth	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1a6      	bne.n	80055d6 <HAL_SPI_TransmitReceive+0x130>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800568c:	b29b      	uxth	r3, r3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d1a1      	bne.n	80055d6 <HAL_SPI_TransmitReceive+0x130>
 8005692:	e07c      	b.n	800578e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d002      	beq.n	80056a2 <HAL_SPI_TransmitReceive+0x1fc>
 800569c:	8b7b      	ldrh	r3, [r7, #26]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d16b      	bne.n	800577a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	330c      	adds	r3, #12
 80056ac:	7812      	ldrb	r2, [r2, #0]
 80056ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b4:	1c5a      	adds	r2, r3, #1
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056be:	b29b      	uxth	r3, r3
 80056c0:	3b01      	subs	r3, #1
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056c8:	e057      	b.n	800577a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f003 0302 	and.w	r3, r3, #2
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d11c      	bne.n	8005712 <HAL_SPI_TransmitReceive+0x26c>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056dc:	b29b      	uxth	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d017      	beq.n	8005712 <HAL_SPI_TransmitReceive+0x26c>
 80056e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d114      	bne.n	8005712 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	330c      	adds	r3, #12
 80056f2:	7812      	ldrb	r2, [r2, #0]
 80056f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fa:	1c5a      	adds	r2, r3, #1
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005704:	b29b      	uxth	r3, r3
 8005706:	3b01      	subs	r3, #1
 8005708:	b29a      	uxth	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800570e:	2300      	movs	r3, #0
 8005710:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	2b01      	cmp	r3, #1
 800571e:	d119      	bne.n	8005754 <HAL_SPI_TransmitReceive+0x2ae>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005724:	b29b      	uxth	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d014      	beq.n	8005754 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68da      	ldr	r2, [r3, #12]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573c:	1c5a      	adds	r2, r3, #1
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005746:	b29b      	uxth	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005750:	2301      	movs	r3, #1
 8005752:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005754:	f7fd fee2 	bl	800351c <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005760:	429a      	cmp	r2, r3
 8005762:	d803      	bhi.n	800576c <HAL_SPI_TransmitReceive+0x2c6>
 8005764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800576a:	d102      	bne.n	8005772 <HAL_SPI_TransmitReceive+0x2cc>
 800576c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800576e:	2b00      	cmp	r3, #0
 8005770:	d103      	bne.n	800577a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005778:	e029      	b.n	80057ce <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800577e:	b29b      	uxth	r3, r3
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1a2      	bne.n	80056ca <HAL_SPI_TransmitReceive+0x224>
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005788:	b29b      	uxth	r3, r3
 800578a:	2b00      	cmp	r3, #0
 800578c:	d19d      	bne.n	80056ca <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800578e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005790:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f8b2 	bl	80058fc <SPI_EndRxTxTransaction>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d006      	beq.n	80057ac <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2220      	movs	r2, #32
 80057a8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80057aa:	e010      	b.n	80057ce <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10b      	bne.n	80057cc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057b4:	2300      	movs	r3, #0
 80057b6:	617b      	str	r3, [r7, #20]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	617b      	str	r3, [r7, #20]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	617b      	str	r3, [r7, #20]
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	e000      	b.n	80057ce <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80057cc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80057de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3730      	adds	r7, #48	; 0x30
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
	...

080057ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b088      	sub	sp, #32
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	603b      	str	r3, [r7, #0]
 80057f8:	4613      	mov	r3, r2
 80057fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80057fc:	f7fd fe8e 	bl	800351c <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005804:	1a9b      	subs	r3, r3, r2
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	4413      	add	r3, r2
 800580a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800580c:	f7fd fe86 	bl	800351c <HAL_GetTick>
 8005810:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005812:	4b39      	ldr	r3, [pc, #228]	; (80058f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	015b      	lsls	r3, r3, #5
 8005818:	0d1b      	lsrs	r3, r3, #20
 800581a:	69fa      	ldr	r2, [r7, #28]
 800581c:	fb02 f303 	mul.w	r3, r2, r3
 8005820:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005822:	e054      	b.n	80058ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582a:	d050      	beq.n	80058ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800582c:	f7fd fe76 	bl	800351c <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	69fa      	ldr	r2, [r7, #28]
 8005838:	429a      	cmp	r2, r3
 800583a:	d902      	bls.n	8005842 <SPI_WaitFlagStateUntilTimeout+0x56>
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d13d      	bne.n	80058be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005850:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800585a:	d111      	bne.n	8005880 <SPI_WaitFlagStateUntilTimeout+0x94>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005864:	d004      	beq.n	8005870 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800586e:	d107      	bne.n	8005880 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800587e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005884:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005888:	d10f      	bne.n	80058aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005898:	601a      	str	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e017      	b.n	80058ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80058c4:	2300      	movs	r3, #0
 80058c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	3b01      	subs	r3, #1
 80058cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689a      	ldr	r2, [r3, #8]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	4013      	ands	r3, r2
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	429a      	cmp	r2, r3
 80058dc:	bf0c      	ite	eq
 80058de:	2301      	moveq	r3, #1
 80058e0:	2300      	movne	r3, #0
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	461a      	mov	r2, r3
 80058e6:	79fb      	ldrb	r3, [r7, #7]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d19b      	bne.n	8005824 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3720      	adds	r7, #32
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	2000000c 	.word	0x2000000c

080058fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b088      	sub	sp, #32
 8005900:	af02      	add	r7, sp, #8
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005908:	4b1b      	ldr	r3, [pc, #108]	; (8005978 <SPI_EndRxTxTransaction+0x7c>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a1b      	ldr	r2, [pc, #108]	; (800597c <SPI_EndRxTxTransaction+0x80>)
 800590e:	fba2 2303 	umull	r2, r3, r2, r3
 8005912:	0d5b      	lsrs	r3, r3, #21
 8005914:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005918:	fb02 f303 	mul.w	r3, r2, r3
 800591c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005926:	d112      	bne.n	800594e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	9300      	str	r3, [sp, #0]
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2200      	movs	r2, #0
 8005930:	2180      	movs	r1, #128	; 0x80
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f7ff ff5a 	bl	80057ec <SPI_WaitFlagStateUntilTimeout>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d016      	beq.n	800596c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005942:	f043 0220 	orr.w	r2, r3, #32
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e00f      	b.n	800596e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d00a      	beq.n	800596a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	3b01      	subs	r3, #1
 8005958:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005964:	2b80      	cmp	r3, #128	; 0x80
 8005966:	d0f2      	beq.n	800594e <SPI_EndRxTxTransaction+0x52>
 8005968:	e000      	b.n	800596c <SPI_EndRxTxTransaction+0x70>
        break;
 800596a:	bf00      	nop
  }

  return HAL_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3718      	adds	r7, #24
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	2000000c 	.word	0x2000000c
 800597c:	165e9f81 	.word	0x165e9f81

08005980 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d101      	bne.n	8005992 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e041      	b.n	8005a16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005998:	b2db      	uxtb	r3, r3
 800599a:	2b00      	cmp	r3, #0
 800599c:	d106      	bne.n	80059ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7fc fdde 	bl	8002568 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3304      	adds	r3, #4
 80059bc:	4619      	mov	r1, r3
 80059be:	4610      	mov	r0, r2
 80059c0:	f000 fbf6 	bl	80061b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3708      	adds	r7, #8
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
	...

08005a20 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d001      	beq.n	8005a38 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e046      	b.n	8005ac6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a23      	ldr	r2, [pc, #140]	; (8005ad4 <HAL_TIM_Base_Start+0xb4>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d022      	beq.n	8005a90 <HAL_TIM_Base_Start+0x70>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a52:	d01d      	beq.n	8005a90 <HAL_TIM_Base_Start+0x70>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a1f      	ldr	r2, [pc, #124]	; (8005ad8 <HAL_TIM_Base_Start+0xb8>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d018      	beq.n	8005a90 <HAL_TIM_Base_Start+0x70>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a1e      	ldr	r2, [pc, #120]	; (8005adc <HAL_TIM_Base_Start+0xbc>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d013      	beq.n	8005a90 <HAL_TIM_Base_Start+0x70>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a1c      	ldr	r2, [pc, #112]	; (8005ae0 <HAL_TIM_Base_Start+0xc0>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d00e      	beq.n	8005a90 <HAL_TIM_Base_Start+0x70>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a1b      	ldr	r2, [pc, #108]	; (8005ae4 <HAL_TIM_Base_Start+0xc4>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d009      	beq.n	8005a90 <HAL_TIM_Base_Start+0x70>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a19      	ldr	r2, [pc, #100]	; (8005ae8 <HAL_TIM_Base_Start+0xc8>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d004      	beq.n	8005a90 <HAL_TIM_Base_Start+0x70>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a18      	ldr	r2, [pc, #96]	; (8005aec <HAL_TIM_Base_Start+0xcc>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d111      	bne.n	8005ab4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	f003 0307 	and.w	r3, r3, #7
 8005a9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2b06      	cmp	r3, #6
 8005aa0:	d010      	beq.n	8005ac4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f042 0201 	orr.w	r2, r2, #1
 8005ab0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab2:	e007      	b.n	8005ac4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f042 0201 	orr.w	r2, r2, #1
 8005ac2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	40010000 	.word	0x40010000
 8005ad8:	40000400 	.word	0x40000400
 8005adc:	40000800 	.word	0x40000800
 8005ae0:	40000c00 	.word	0x40000c00
 8005ae4:	40010400 	.word	0x40010400
 8005ae8:	40014000 	.word	0x40014000
 8005aec:	40001800 	.word	0x40001800

08005af0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e041      	b.n	8005b86 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d106      	bne.n	8005b1c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f839 	bl	8005b8e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2202      	movs	r2, #2
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	3304      	adds	r3, #4
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	4610      	mov	r0, r2
 8005b30:	f000 fb3e 	bl	80061b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3708      	adds	r7, #8
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}

08005b8e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005b8e:	b480      	push	{r7}
 8005b90:	b083      	sub	sp, #12
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005b96:	bf00      	nop
 8005b98:	370c      	adds	r7, #12
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr

08005ba2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ba2:	b580      	push	{r7, lr}
 8005ba4:	b082      	sub	sp, #8
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d101      	bne.n	8005bb4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e041      	b.n	8005c38 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d106      	bne.n	8005bce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f000 f839 	bl	8005c40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2202      	movs	r2, #2
 8005bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	3304      	adds	r3, #4
 8005bde:	4619      	mov	r1, r3
 8005be0:	4610      	mov	r0, r2
 8005be2:	f000 fae5 	bl	80061b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2201      	movs	r2, #1
 8005c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2201      	movs	r2, #1
 8005c12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2201      	movs	r2, #1
 8005c22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3708      	adds	r7, #8
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d109      	bne.n	8005c78 <HAL_TIM_PWM_Start+0x24>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	bf14      	ite	ne
 8005c70:	2301      	movne	r3, #1
 8005c72:	2300      	moveq	r3, #0
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	e022      	b.n	8005cbe <HAL_TIM_PWM_Start+0x6a>
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2b04      	cmp	r3, #4
 8005c7c:	d109      	bne.n	8005c92 <HAL_TIM_PWM_Start+0x3e>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	bf14      	ite	ne
 8005c8a:	2301      	movne	r3, #1
 8005c8c:	2300      	moveq	r3, #0
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	e015      	b.n	8005cbe <HAL_TIM_PWM_Start+0x6a>
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	2b08      	cmp	r3, #8
 8005c96:	d109      	bne.n	8005cac <HAL_TIM_PWM_Start+0x58>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	bf14      	ite	ne
 8005ca4:	2301      	movne	r3, #1
 8005ca6:	2300      	moveq	r3, #0
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	e008      	b.n	8005cbe <HAL_TIM_PWM_Start+0x6a>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	bf14      	ite	ne
 8005cb8:	2301      	movne	r3, #1
 8005cba:	2300      	moveq	r3, #0
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d001      	beq.n	8005cc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e07c      	b.n	8005dc0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d104      	bne.n	8005cd6 <HAL_TIM_PWM_Start+0x82>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cd4:	e013      	b.n	8005cfe <HAL_TIM_PWM_Start+0xaa>
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	2b04      	cmp	r3, #4
 8005cda:	d104      	bne.n	8005ce6 <HAL_TIM_PWM_Start+0x92>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ce4:	e00b      	b.n	8005cfe <HAL_TIM_PWM_Start+0xaa>
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b08      	cmp	r3, #8
 8005cea:	d104      	bne.n	8005cf6 <HAL_TIM_PWM_Start+0xa2>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cf4:	e003      	b.n	8005cfe <HAL_TIM_PWM_Start+0xaa>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2201      	movs	r2, #1
 8005d04:	6839      	ldr	r1, [r7, #0]
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 fd3c 	bl	8006784 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a2d      	ldr	r2, [pc, #180]	; (8005dc8 <HAL_TIM_PWM_Start+0x174>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d004      	beq.n	8005d20 <HAL_TIM_PWM_Start+0xcc>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a2c      	ldr	r2, [pc, #176]	; (8005dcc <HAL_TIM_PWM_Start+0x178>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d101      	bne.n	8005d24 <HAL_TIM_PWM_Start+0xd0>
 8005d20:	2301      	movs	r3, #1
 8005d22:	e000      	b.n	8005d26 <HAL_TIM_PWM_Start+0xd2>
 8005d24:	2300      	movs	r3, #0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d007      	beq.n	8005d3a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a22      	ldr	r2, [pc, #136]	; (8005dc8 <HAL_TIM_PWM_Start+0x174>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d022      	beq.n	8005d8a <HAL_TIM_PWM_Start+0x136>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d4c:	d01d      	beq.n	8005d8a <HAL_TIM_PWM_Start+0x136>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a1f      	ldr	r2, [pc, #124]	; (8005dd0 <HAL_TIM_PWM_Start+0x17c>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d018      	beq.n	8005d8a <HAL_TIM_PWM_Start+0x136>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a1d      	ldr	r2, [pc, #116]	; (8005dd4 <HAL_TIM_PWM_Start+0x180>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d013      	beq.n	8005d8a <HAL_TIM_PWM_Start+0x136>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a1c      	ldr	r2, [pc, #112]	; (8005dd8 <HAL_TIM_PWM_Start+0x184>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d00e      	beq.n	8005d8a <HAL_TIM_PWM_Start+0x136>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a16      	ldr	r2, [pc, #88]	; (8005dcc <HAL_TIM_PWM_Start+0x178>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d009      	beq.n	8005d8a <HAL_TIM_PWM_Start+0x136>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a18      	ldr	r2, [pc, #96]	; (8005ddc <HAL_TIM_PWM_Start+0x188>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d004      	beq.n	8005d8a <HAL_TIM_PWM_Start+0x136>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a16      	ldr	r2, [pc, #88]	; (8005de0 <HAL_TIM_PWM_Start+0x18c>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d111      	bne.n	8005dae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	f003 0307 	and.w	r3, r3, #7
 8005d94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2b06      	cmp	r3, #6
 8005d9a:	d010      	beq.n	8005dbe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0201 	orr.w	r2, r2, #1
 8005daa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dac:	e007      	b.n	8005dbe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f042 0201 	orr.w	r2, r2, #1
 8005dbc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	40010000 	.word	0x40010000
 8005dcc:	40010400 	.word	0x40010400
 8005dd0:	40000400 	.word	0x40000400
 8005dd4:	40000800 	.word	0x40000800
 8005dd8:	40000c00 	.word	0x40000c00
 8005ddc:	40014000 	.word	0x40014000
 8005de0:	40001800 	.word	0x40001800

08005de4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b086      	sub	sp, #24
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005df0:	2300      	movs	r3, #0
 8005df2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d101      	bne.n	8005e02 <HAL_TIM_OC_ConfigChannel+0x1e>
 8005dfe:	2302      	movs	r3, #2
 8005e00:	e048      	b.n	8005e94 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2b0c      	cmp	r3, #12
 8005e0e:	d839      	bhi.n	8005e84 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005e10:	a201      	add	r2, pc, #4	; (adr r2, 8005e18 <HAL_TIM_OC_ConfigChannel+0x34>)
 8005e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e16:	bf00      	nop
 8005e18:	08005e4d 	.word	0x08005e4d
 8005e1c:	08005e85 	.word	0x08005e85
 8005e20:	08005e85 	.word	0x08005e85
 8005e24:	08005e85 	.word	0x08005e85
 8005e28:	08005e5b 	.word	0x08005e5b
 8005e2c:	08005e85 	.word	0x08005e85
 8005e30:	08005e85 	.word	0x08005e85
 8005e34:	08005e85 	.word	0x08005e85
 8005e38:	08005e69 	.word	0x08005e69
 8005e3c:	08005e85 	.word	0x08005e85
 8005e40:	08005e85 	.word	0x08005e85
 8005e44:	08005e85 	.word	0x08005e85
 8005e48:	08005e77 	.word	0x08005e77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68b9      	ldr	r1, [r7, #8]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 fa4c 	bl	80062f0 <TIM_OC1_SetConfig>
      break;
 8005e58:	e017      	b.n	8005e8a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68b9      	ldr	r1, [r7, #8]
 8005e60:	4618      	mov	r0, r3
 8005e62:	f000 fab5 	bl	80063d0 <TIM_OC2_SetConfig>
      break;
 8005e66:	e010      	b.n	8005e8a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68b9      	ldr	r1, [r7, #8]
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f000 fb24 	bl	80064bc <TIM_OC3_SetConfig>
      break;
 8005e74:	e009      	b.n	8005e8a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68b9      	ldr	r1, [r7, #8]
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f000 fb91 	bl	80065a4 <TIM_OC4_SetConfig>
      break;
 8005e82:	e002      	b.n	8005e8a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	75fb      	strb	r3, [r7, #23]
      break;
 8005e88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e92:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3718      	adds	r7, #24
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b086      	sub	sp, #24
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d101      	bne.n	8005eba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005eb6:	2302      	movs	r3, #2
 8005eb8:	e0ae      	b.n	8006018 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2b0c      	cmp	r3, #12
 8005ec6:	f200 809f 	bhi.w	8006008 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005eca:	a201      	add	r2, pc, #4	; (adr r2, 8005ed0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed0:	08005f05 	.word	0x08005f05
 8005ed4:	08006009 	.word	0x08006009
 8005ed8:	08006009 	.word	0x08006009
 8005edc:	08006009 	.word	0x08006009
 8005ee0:	08005f45 	.word	0x08005f45
 8005ee4:	08006009 	.word	0x08006009
 8005ee8:	08006009 	.word	0x08006009
 8005eec:	08006009 	.word	0x08006009
 8005ef0:	08005f87 	.word	0x08005f87
 8005ef4:	08006009 	.word	0x08006009
 8005ef8:	08006009 	.word	0x08006009
 8005efc:	08006009 	.word	0x08006009
 8005f00:	08005fc7 	.word	0x08005fc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	68b9      	ldr	r1, [r7, #8]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f000 f9f0 	bl	80062f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	699a      	ldr	r2, [r3, #24]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f042 0208 	orr.w	r2, r2, #8
 8005f1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	699a      	ldr	r2, [r3, #24]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 0204 	bic.w	r2, r2, #4
 8005f2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6999      	ldr	r1, [r3, #24]
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	691a      	ldr	r2, [r3, #16]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	430a      	orrs	r2, r1
 8005f40:	619a      	str	r2, [r3, #24]
      break;
 8005f42:	e064      	b.n	800600e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68b9      	ldr	r1, [r7, #8]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f000 fa40 	bl	80063d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	699a      	ldr	r2, [r3, #24]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	699a      	ldr	r2, [r3, #24]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6999      	ldr	r1, [r3, #24]
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	021a      	lsls	r2, r3, #8
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	430a      	orrs	r2, r1
 8005f82:	619a      	str	r2, [r3, #24]
      break;
 8005f84:	e043      	b.n	800600e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68b9      	ldr	r1, [r7, #8]
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f000 fa95 	bl	80064bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	69da      	ldr	r2, [r3, #28]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f042 0208 	orr.w	r2, r2, #8
 8005fa0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	69da      	ldr	r2, [r3, #28]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 0204 	bic.w	r2, r2, #4
 8005fb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	69d9      	ldr	r1, [r3, #28]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	691a      	ldr	r2, [r3, #16]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	430a      	orrs	r2, r1
 8005fc2:	61da      	str	r2, [r3, #28]
      break;
 8005fc4:	e023      	b.n	800600e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68b9      	ldr	r1, [r7, #8]
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f000 fae9 	bl	80065a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	69da      	ldr	r2, [r3, #28]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fe0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	69da      	ldr	r2, [r3, #28]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ff0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	69d9      	ldr	r1, [r3, #28]
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	021a      	lsls	r2, r3, #8
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	430a      	orrs	r2, r1
 8006004:	61da      	str	r2, [r3, #28]
      break;
 8006006:	e002      	b.n	800600e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	75fb      	strb	r3, [r7, #23]
      break;
 800600c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006016:	7dfb      	ldrb	r3, [r7, #23]
}
 8006018:	4618      	mov	r0, r3
 800601a:	3718      	adds	r7, #24
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800602a:	2300      	movs	r3, #0
 800602c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006034:	2b01      	cmp	r3, #1
 8006036:	d101      	bne.n	800603c <HAL_TIM_ConfigClockSource+0x1c>
 8006038:	2302      	movs	r3, #2
 800603a:	e0b4      	b.n	80061a6 <HAL_TIM_ConfigClockSource+0x186>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800605a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006062:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68ba      	ldr	r2, [r7, #8]
 800606a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006074:	d03e      	beq.n	80060f4 <HAL_TIM_ConfigClockSource+0xd4>
 8006076:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800607a:	f200 8087 	bhi.w	800618c <HAL_TIM_ConfigClockSource+0x16c>
 800607e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006082:	f000 8086 	beq.w	8006192 <HAL_TIM_ConfigClockSource+0x172>
 8006086:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800608a:	d87f      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 800608c:	2b70      	cmp	r3, #112	; 0x70
 800608e:	d01a      	beq.n	80060c6 <HAL_TIM_ConfigClockSource+0xa6>
 8006090:	2b70      	cmp	r3, #112	; 0x70
 8006092:	d87b      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 8006094:	2b60      	cmp	r3, #96	; 0x60
 8006096:	d050      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x11a>
 8006098:	2b60      	cmp	r3, #96	; 0x60
 800609a:	d877      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 800609c:	2b50      	cmp	r3, #80	; 0x50
 800609e:	d03c      	beq.n	800611a <HAL_TIM_ConfigClockSource+0xfa>
 80060a0:	2b50      	cmp	r3, #80	; 0x50
 80060a2:	d873      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 80060a4:	2b40      	cmp	r3, #64	; 0x40
 80060a6:	d058      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x13a>
 80060a8:	2b40      	cmp	r3, #64	; 0x40
 80060aa:	d86f      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 80060ac:	2b30      	cmp	r3, #48	; 0x30
 80060ae:	d064      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15a>
 80060b0:	2b30      	cmp	r3, #48	; 0x30
 80060b2:	d86b      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 80060b4:	2b20      	cmp	r3, #32
 80060b6:	d060      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15a>
 80060b8:	2b20      	cmp	r3, #32
 80060ba:	d867      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d05c      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15a>
 80060c0:	2b10      	cmp	r3, #16
 80060c2:	d05a      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15a>
 80060c4:	e062      	b.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6818      	ldr	r0, [r3, #0]
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	6899      	ldr	r1, [r3, #8]
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	f000 fb35 	bl	8006744 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80060e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	609a      	str	r2, [r3, #8]
      break;
 80060f2:	e04f      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6818      	ldr	r0, [r3, #0]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	6899      	ldr	r1, [r3, #8]
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	f000 fb1e 	bl	8006744 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689a      	ldr	r2, [r3, #8]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006116:	609a      	str	r2, [r3, #8]
      break;
 8006118:	e03c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6818      	ldr	r0, [r3, #0]
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	6859      	ldr	r1, [r3, #4]
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	461a      	mov	r2, r3
 8006128:	f000 fa92 	bl	8006650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2150      	movs	r1, #80	; 0x50
 8006132:	4618      	mov	r0, r3
 8006134:	f000 faeb 	bl	800670e <TIM_ITRx_SetConfig>
      break;
 8006138:	e02c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6818      	ldr	r0, [r3, #0]
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	6859      	ldr	r1, [r3, #4]
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
 8006146:	461a      	mov	r2, r3
 8006148:	f000 fab1 	bl	80066ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2160      	movs	r1, #96	; 0x60
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fadb 	bl	800670e <TIM_ITRx_SetConfig>
      break;
 8006158:	e01c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6818      	ldr	r0, [r3, #0]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	6859      	ldr	r1, [r3, #4]
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	461a      	mov	r2, r3
 8006168:	f000 fa72 	bl	8006650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2140      	movs	r1, #64	; 0x40
 8006172:	4618      	mov	r0, r3
 8006174:	f000 facb 	bl	800670e <TIM_ITRx_SetConfig>
      break;
 8006178:	e00c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4619      	mov	r1, r3
 8006184:	4610      	mov	r0, r2
 8006186:	f000 fac2 	bl	800670e <TIM_ITRx_SetConfig>
      break;
 800618a:	e003      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	73fb      	strb	r3, [r7, #15]
      break;
 8006190:	e000      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006192:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
	...

080061b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a40      	ldr	r2, [pc, #256]	; (80062c4 <TIM_Base_SetConfig+0x114>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d013      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ce:	d00f      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a3d      	ldr	r2, [pc, #244]	; (80062c8 <TIM_Base_SetConfig+0x118>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d00b      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a3c      	ldr	r2, [pc, #240]	; (80062cc <TIM_Base_SetConfig+0x11c>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d007      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a3b      	ldr	r2, [pc, #236]	; (80062d0 <TIM_Base_SetConfig+0x120>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d003      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a3a      	ldr	r2, [pc, #232]	; (80062d4 <TIM_Base_SetConfig+0x124>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d108      	bne.n	8006202 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	4313      	orrs	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a2f      	ldr	r2, [pc, #188]	; (80062c4 <TIM_Base_SetConfig+0x114>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d02b      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006210:	d027      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a2c      	ldr	r2, [pc, #176]	; (80062c8 <TIM_Base_SetConfig+0x118>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d023      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a2b      	ldr	r2, [pc, #172]	; (80062cc <TIM_Base_SetConfig+0x11c>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d01f      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a2a      	ldr	r2, [pc, #168]	; (80062d0 <TIM_Base_SetConfig+0x120>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d01b      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a29      	ldr	r2, [pc, #164]	; (80062d4 <TIM_Base_SetConfig+0x124>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d017      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a28      	ldr	r2, [pc, #160]	; (80062d8 <TIM_Base_SetConfig+0x128>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d013      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a27      	ldr	r2, [pc, #156]	; (80062dc <TIM_Base_SetConfig+0x12c>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d00f      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a26      	ldr	r2, [pc, #152]	; (80062e0 <TIM_Base_SetConfig+0x130>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d00b      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a25      	ldr	r2, [pc, #148]	; (80062e4 <TIM_Base_SetConfig+0x134>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d007      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a24      	ldr	r2, [pc, #144]	; (80062e8 <TIM_Base_SetConfig+0x138>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d003      	beq.n	8006262 <TIM_Base_SetConfig+0xb2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a23      	ldr	r2, [pc, #140]	; (80062ec <TIM_Base_SetConfig+0x13c>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d108      	bne.n	8006274 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	4313      	orrs	r3, r2
 8006272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	4313      	orrs	r3, r2
 8006280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	689a      	ldr	r2, [r3, #8]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a0a      	ldr	r2, [pc, #40]	; (80062c4 <TIM_Base_SetConfig+0x114>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d003      	beq.n	80062a8 <TIM_Base_SetConfig+0xf8>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a0c      	ldr	r2, [pc, #48]	; (80062d4 <TIM_Base_SetConfig+0x124>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d103      	bne.n	80062b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	691a      	ldr	r2, [r3, #16]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	615a      	str	r2, [r3, #20]
}
 80062b6:	bf00      	nop
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	40010000 	.word	0x40010000
 80062c8:	40000400 	.word	0x40000400
 80062cc:	40000800 	.word	0x40000800
 80062d0:	40000c00 	.word	0x40000c00
 80062d4:	40010400 	.word	0x40010400
 80062d8:	40014000 	.word	0x40014000
 80062dc:	40014400 	.word	0x40014400
 80062e0:	40014800 	.word	0x40014800
 80062e4:	40001800 	.word	0x40001800
 80062e8:	40001c00 	.word	0x40001c00
 80062ec:	40002000 	.word	0x40002000

080062f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b087      	sub	sp, #28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	f023 0201 	bic.w	r2, r3, #1
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a1b      	ldr	r3, [r3, #32]
 800630a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800631e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f023 0303 	bic.w	r3, r3, #3
 8006326:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	4313      	orrs	r3, r2
 8006330:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	f023 0302 	bic.w	r3, r3, #2
 8006338:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	4313      	orrs	r3, r2
 8006342:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a20      	ldr	r2, [pc, #128]	; (80063c8 <TIM_OC1_SetConfig+0xd8>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d003      	beq.n	8006354 <TIM_OC1_SetConfig+0x64>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	4a1f      	ldr	r2, [pc, #124]	; (80063cc <TIM_OC1_SetConfig+0xdc>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d10c      	bne.n	800636e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f023 0308 	bic.w	r3, r3, #8
 800635a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	4313      	orrs	r3, r2
 8006364:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	f023 0304 	bic.w	r3, r3, #4
 800636c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a15      	ldr	r2, [pc, #84]	; (80063c8 <TIM_OC1_SetConfig+0xd8>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d003      	beq.n	800637e <TIM_OC1_SetConfig+0x8e>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a14      	ldr	r2, [pc, #80]	; (80063cc <TIM_OC1_SetConfig+0xdc>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d111      	bne.n	80063a2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006384:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800638c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	693a      	ldr	r2, [r7, #16]
 8006394:	4313      	orrs	r3, r2
 8006396:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	4313      	orrs	r3, r2
 80063a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	693a      	ldr	r2, [r7, #16]
 80063a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	685a      	ldr	r2, [r3, #4]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	621a      	str	r2, [r3, #32]
}
 80063bc:	bf00      	nop
 80063be:	371c      	adds	r7, #28
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr
 80063c8:	40010000 	.word	0x40010000
 80063cc:	40010400 	.word	0x40010400

080063d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b087      	sub	sp, #28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f023 0210 	bic.w	r2, r3, #16
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006406:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	021b      	lsls	r3, r3, #8
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	4313      	orrs	r3, r2
 8006412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	f023 0320 	bic.w	r3, r3, #32
 800641a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	011b      	lsls	r3, r3, #4
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	4313      	orrs	r3, r2
 8006426:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a22      	ldr	r2, [pc, #136]	; (80064b4 <TIM_OC2_SetConfig+0xe4>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d003      	beq.n	8006438 <TIM_OC2_SetConfig+0x68>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a21      	ldr	r2, [pc, #132]	; (80064b8 <TIM_OC2_SetConfig+0xe8>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d10d      	bne.n	8006454 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800643e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	011b      	lsls	r3, r3, #4
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	4313      	orrs	r3, r2
 800644a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006452:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	4a17      	ldr	r2, [pc, #92]	; (80064b4 <TIM_OC2_SetConfig+0xe4>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d003      	beq.n	8006464 <TIM_OC2_SetConfig+0x94>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a16      	ldr	r2, [pc, #88]	; (80064b8 <TIM_OC2_SetConfig+0xe8>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d113      	bne.n	800648c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800646a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006472:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	695b      	ldr	r3, [r3, #20]
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	4313      	orrs	r3, r2
 800647e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	693a      	ldr	r2, [r7, #16]
 8006488:	4313      	orrs	r3, r2
 800648a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	685a      	ldr	r2, [r3, #4]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	621a      	str	r2, [r3, #32]
}
 80064a6:	bf00      	nop
 80064a8:	371c      	adds	r7, #28
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	40010000 	.word	0x40010000
 80064b8:	40010400 	.word	0x40010400

080064bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064bc:	b480      	push	{r7}
 80064be:	b087      	sub	sp, #28
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a1b      	ldr	r3, [r3, #32]
 80064ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	69db      	ldr	r3, [r3, #28]
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f023 0303 	bic.w	r3, r3, #3
 80064f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006504:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	021b      	lsls	r3, r3, #8
 800650c:	697a      	ldr	r2, [r7, #20]
 800650e:	4313      	orrs	r3, r2
 8006510:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a21      	ldr	r2, [pc, #132]	; (800659c <TIM_OC3_SetConfig+0xe0>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d003      	beq.n	8006522 <TIM_OC3_SetConfig+0x66>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a20      	ldr	r2, [pc, #128]	; (80065a0 <TIM_OC3_SetConfig+0xe4>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d10d      	bne.n	800653e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006528:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	021b      	lsls	r3, r3, #8
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	4313      	orrs	r3, r2
 8006534:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800653c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a16      	ldr	r2, [pc, #88]	; (800659c <TIM_OC3_SetConfig+0xe0>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d003      	beq.n	800654e <TIM_OC3_SetConfig+0x92>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4a15      	ldr	r2, [pc, #84]	; (80065a0 <TIM_OC3_SetConfig+0xe4>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d113      	bne.n	8006576 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800655c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	011b      	lsls	r3, r3, #4
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	4313      	orrs	r3, r2
 8006568:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	011b      	lsls	r3, r3, #4
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	4313      	orrs	r3, r2
 8006574:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	693a      	ldr	r2, [r7, #16]
 800657a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	621a      	str	r2, [r3, #32]
}
 8006590:	bf00      	nop
 8006592:	371c      	adds	r7, #28
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr
 800659c:	40010000 	.word	0x40010000
 80065a0:	40010400 	.word	0x40010400

080065a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b087      	sub	sp, #28
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	021b      	lsls	r3, r3, #8
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	031b      	lsls	r3, r3, #12
 80065f6:	693a      	ldr	r2, [r7, #16]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a12      	ldr	r2, [pc, #72]	; (8006648 <TIM_OC4_SetConfig+0xa4>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d003      	beq.n	800660c <TIM_OC4_SetConfig+0x68>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	4a11      	ldr	r2, [pc, #68]	; (800664c <TIM_OC4_SetConfig+0xa8>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d109      	bne.n	8006620 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006612:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	695b      	ldr	r3, [r3, #20]
 8006618:	019b      	lsls	r3, r3, #6
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	4313      	orrs	r3, r2
 800661e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	685a      	ldr	r2, [r3, #4]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	621a      	str	r2, [r3, #32]
}
 800663a:	bf00      	nop
 800663c:	371c      	adds	r7, #28
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop
 8006648:	40010000 	.word	0x40010000
 800664c:	40010400 	.word	0x40010400

08006650 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006650:	b480      	push	{r7}
 8006652:	b087      	sub	sp, #28
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6a1b      	ldr	r3, [r3, #32]
 8006660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	f023 0201 	bic.w	r2, r3, #1
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800667a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	011b      	lsls	r3, r3, #4
 8006680:	693a      	ldr	r2, [r7, #16]
 8006682:	4313      	orrs	r3, r2
 8006684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	f023 030a 	bic.w	r3, r3, #10
 800668c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800668e:	697a      	ldr	r2, [r7, #20]
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	4313      	orrs	r3, r2
 8006694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	621a      	str	r2, [r3, #32]
}
 80066a2:	bf00      	nop
 80066a4:	371c      	adds	r7, #28
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr

080066ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066ae:	b480      	push	{r7}
 80066b0:	b087      	sub	sp, #28
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	60f8      	str	r0, [r7, #12]
 80066b6:	60b9      	str	r1, [r7, #8]
 80066b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	f023 0210 	bic.w	r2, r3, #16
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6a1b      	ldr	r3, [r3, #32]
 80066d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80066d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	031b      	lsls	r3, r3, #12
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80066ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	011b      	lsls	r3, r3, #4
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	697a      	ldr	r2, [r7, #20]
 80066fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	621a      	str	r2, [r3, #32]
}
 8006702:	bf00      	nop
 8006704:	371c      	adds	r7, #28
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr

0800670e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800670e:	b480      	push	{r7}
 8006710:	b085      	sub	sp, #20
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
 8006716:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006724:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006726:	683a      	ldr	r2, [r7, #0]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	4313      	orrs	r3, r2
 800672c:	f043 0307 	orr.w	r3, r3, #7
 8006730:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	609a      	str	r2, [r3, #8]
}
 8006738:	bf00      	nop
 800673a:	3714      	adds	r7, #20
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006744:	b480      	push	{r7}
 8006746:	b087      	sub	sp, #28
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	607a      	str	r2, [r7, #4]
 8006750:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800675e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	021a      	lsls	r2, r3, #8
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	431a      	orrs	r2, r3
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	4313      	orrs	r3, r2
 800676c:	697a      	ldr	r2, [r7, #20]
 800676e:	4313      	orrs	r3, r2
 8006770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	697a      	ldr	r2, [r7, #20]
 8006776:	609a      	str	r2, [r3, #8]
}
 8006778:	bf00      	nop
 800677a:	371c      	adds	r7, #28
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006784:	b480      	push	{r7}
 8006786:	b087      	sub	sp, #28
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	f003 031f 	and.w	r3, r3, #31
 8006796:	2201      	movs	r2, #1
 8006798:	fa02 f303 	lsl.w	r3, r2, r3
 800679c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6a1a      	ldr	r2, [r3, #32]
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	43db      	mvns	r3, r3
 80067a6:	401a      	ands	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	6a1a      	ldr	r2, [r3, #32]
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	f003 031f 	and.w	r3, r3, #31
 80067b6:	6879      	ldr	r1, [r7, #4]
 80067b8:	fa01 f303 	lsl.w	r3, r1, r3
 80067bc:	431a      	orrs	r2, r3
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	621a      	str	r2, [r3, #32]
}
 80067c2:	bf00      	nop
 80067c4:	371c      	adds	r7, #28
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr
	...

080067d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b085      	sub	sp, #20
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d101      	bne.n	80067e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067e4:	2302      	movs	r3, #2
 80067e6:	e05a      	b.n	800689e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2202      	movs	r2, #2
 80067f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800680e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	4313      	orrs	r3, r2
 8006818:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68fa      	ldr	r2, [r7, #12]
 8006820:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a21      	ldr	r2, [pc, #132]	; (80068ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d022      	beq.n	8006872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006834:	d01d      	beq.n	8006872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a1d      	ldr	r2, [pc, #116]	; (80068b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d018      	beq.n	8006872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a1b      	ldr	r2, [pc, #108]	; (80068b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d013      	beq.n	8006872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a1a      	ldr	r2, [pc, #104]	; (80068b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d00e      	beq.n	8006872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a18      	ldr	r2, [pc, #96]	; (80068bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d009      	beq.n	8006872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a17      	ldr	r2, [pc, #92]	; (80068c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d004      	beq.n	8006872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a15      	ldr	r2, [pc, #84]	; (80068c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d10c      	bne.n	800688c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006878:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	4313      	orrs	r3, r2
 8006882:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68ba      	ldr	r2, [r7, #8]
 800688a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800689c:	2300      	movs	r3, #0
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3714      	adds	r7, #20
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	40010000 	.word	0x40010000
 80068b0:	40000400 	.word	0x40000400
 80068b4:	40000800 	.word	0x40000800
 80068b8:	40000c00 	.word	0x40000c00
 80068bc:	40010400 	.word	0x40010400
 80068c0:	40014000 	.word	0x40014000
 80068c4:	40001800 	.word	0x40001800

080068c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d101      	bne.n	80068da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e03f      	b.n	800695a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d106      	bne.n	80068f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f7fb ff3c 	bl	800276c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2224      	movs	r2, #36	; 0x24
 80068f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	68da      	ldr	r2, [r3, #12]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800690a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f000 f829 	bl	8006964 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	691a      	ldr	r2, [r3, #16]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006920:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	695a      	ldr	r2, [r3, #20]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006930:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68da      	ldr	r2, [r3, #12]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006940:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2220      	movs	r2, #32
 800694c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2220      	movs	r2, #32
 8006954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3708      	adds	r7, #8
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
	...

08006964 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006964:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006968:	b0c0      	sub	sp, #256	; 0x100
 800696a:	af00      	add	r7, sp, #0
 800696c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800697c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006980:	68d9      	ldr	r1, [r3, #12]
 8006982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	ea40 0301 	orr.w	r3, r0, r1
 800698c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800698e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006992:	689a      	ldr	r2, [r3, #8]
 8006994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	431a      	orrs	r2, r3
 800699c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	431a      	orrs	r2, r3
 80069a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80069b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80069bc:	f021 010c 	bic.w	r1, r1, #12
 80069c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80069ca:	430b      	orrs	r3, r1
 80069cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80069ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80069da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069de:	6999      	ldr	r1, [r3, #24]
 80069e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	ea40 0301 	orr.w	r3, r0, r1
 80069ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	4b8f      	ldr	r3, [pc, #572]	; (8006c30 <UART_SetConfig+0x2cc>)
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d005      	beq.n	8006a04 <UART_SetConfig+0xa0>
 80069f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	4b8d      	ldr	r3, [pc, #564]	; (8006c34 <UART_SetConfig+0x2d0>)
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d104      	bne.n	8006a0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a04:	f7fe fcb2 	bl	800536c <HAL_RCC_GetPCLK2Freq>
 8006a08:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006a0c:	e003      	b.n	8006a16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006a0e:	f7fe fc99 	bl	8005344 <HAL_RCC_GetPCLK1Freq>
 8006a12:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a1a:	69db      	ldr	r3, [r3, #28]
 8006a1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a20:	f040 810c 	bne.w	8006c3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006a2e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006a32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006a36:	4622      	mov	r2, r4
 8006a38:	462b      	mov	r3, r5
 8006a3a:	1891      	adds	r1, r2, r2
 8006a3c:	65b9      	str	r1, [r7, #88]	; 0x58
 8006a3e:	415b      	adcs	r3, r3
 8006a40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006a46:	4621      	mov	r1, r4
 8006a48:	eb12 0801 	adds.w	r8, r2, r1
 8006a4c:	4629      	mov	r1, r5
 8006a4e:	eb43 0901 	adc.w	r9, r3, r1
 8006a52:	f04f 0200 	mov.w	r2, #0
 8006a56:	f04f 0300 	mov.w	r3, #0
 8006a5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a66:	4690      	mov	r8, r2
 8006a68:	4699      	mov	r9, r3
 8006a6a:	4623      	mov	r3, r4
 8006a6c:	eb18 0303 	adds.w	r3, r8, r3
 8006a70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006a74:	462b      	mov	r3, r5
 8006a76:	eb49 0303 	adc.w	r3, r9, r3
 8006a7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a8a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006a92:	460b      	mov	r3, r1
 8006a94:	18db      	adds	r3, r3, r3
 8006a96:	653b      	str	r3, [r7, #80]	; 0x50
 8006a98:	4613      	mov	r3, r2
 8006a9a:	eb42 0303 	adc.w	r3, r2, r3
 8006a9e:	657b      	str	r3, [r7, #84]	; 0x54
 8006aa0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006aa4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006aa8:	f7fa f8ce 	bl	8000c48 <__aeabi_uldivmod>
 8006aac:	4602      	mov	r2, r0
 8006aae:	460b      	mov	r3, r1
 8006ab0:	4b61      	ldr	r3, [pc, #388]	; (8006c38 <UART_SetConfig+0x2d4>)
 8006ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8006ab6:	095b      	lsrs	r3, r3, #5
 8006ab8:	011c      	lsls	r4, r3, #4
 8006aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ac4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006ac8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006acc:	4642      	mov	r2, r8
 8006ace:	464b      	mov	r3, r9
 8006ad0:	1891      	adds	r1, r2, r2
 8006ad2:	64b9      	str	r1, [r7, #72]	; 0x48
 8006ad4:	415b      	adcs	r3, r3
 8006ad6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ad8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006adc:	4641      	mov	r1, r8
 8006ade:	eb12 0a01 	adds.w	sl, r2, r1
 8006ae2:	4649      	mov	r1, r9
 8006ae4:	eb43 0b01 	adc.w	fp, r3, r1
 8006ae8:	f04f 0200 	mov.w	r2, #0
 8006aec:	f04f 0300 	mov.w	r3, #0
 8006af0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006af4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006af8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006afc:	4692      	mov	sl, r2
 8006afe:	469b      	mov	fp, r3
 8006b00:	4643      	mov	r3, r8
 8006b02:	eb1a 0303 	adds.w	r3, sl, r3
 8006b06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006b0a:	464b      	mov	r3, r9
 8006b0c:	eb4b 0303 	adc.w	r3, fp, r3
 8006b10:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006b20:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006b24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006b28:	460b      	mov	r3, r1
 8006b2a:	18db      	adds	r3, r3, r3
 8006b2c:	643b      	str	r3, [r7, #64]	; 0x40
 8006b2e:	4613      	mov	r3, r2
 8006b30:	eb42 0303 	adc.w	r3, r2, r3
 8006b34:	647b      	str	r3, [r7, #68]	; 0x44
 8006b36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006b3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006b3e:	f7fa f883 	bl	8000c48 <__aeabi_uldivmod>
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4611      	mov	r1, r2
 8006b48:	4b3b      	ldr	r3, [pc, #236]	; (8006c38 <UART_SetConfig+0x2d4>)
 8006b4a:	fba3 2301 	umull	r2, r3, r3, r1
 8006b4e:	095b      	lsrs	r3, r3, #5
 8006b50:	2264      	movs	r2, #100	; 0x64
 8006b52:	fb02 f303 	mul.w	r3, r2, r3
 8006b56:	1acb      	subs	r3, r1, r3
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006b5e:	4b36      	ldr	r3, [pc, #216]	; (8006c38 <UART_SetConfig+0x2d4>)
 8006b60:	fba3 2302 	umull	r2, r3, r3, r2
 8006b64:	095b      	lsrs	r3, r3, #5
 8006b66:	005b      	lsls	r3, r3, #1
 8006b68:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b6c:	441c      	add	r4, r3
 8006b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b72:	2200      	movs	r2, #0
 8006b74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b78:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006b7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006b80:	4642      	mov	r2, r8
 8006b82:	464b      	mov	r3, r9
 8006b84:	1891      	adds	r1, r2, r2
 8006b86:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b88:	415b      	adcs	r3, r3
 8006b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b90:	4641      	mov	r1, r8
 8006b92:	1851      	adds	r1, r2, r1
 8006b94:	6339      	str	r1, [r7, #48]	; 0x30
 8006b96:	4649      	mov	r1, r9
 8006b98:	414b      	adcs	r3, r1
 8006b9a:	637b      	str	r3, [r7, #52]	; 0x34
 8006b9c:	f04f 0200 	mov.w	r2, #0
 8006ba0:	f04f 0300 	mov.w	r3, #0
 8006ba4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006ba8:	4659      	mov	r1, fp
 8006baa:	00cb      	lsls	r3, r1, #3
 8006bac:	4651      	mov	r1, sl
 8006bae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bb2:	4651      	mov	r1, sl
 8006bb4:	00ca      	lsls	r2, r1, #3
 8006bb6:	4610      	mov	r0, r2
 8006bb8:	4619      	mov	r1, r3
 8006bba:	4603      	mov	r3, r0
 8006bbc:	4642      	mov	r2, r8
 8006bbe:	189b      	adds	r3, r3, r2
 8006bc0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006bc4:	464b      	mov	r3, r9
 8006bc6:	460a      	mov	r2, r1
 8006bc8:	eb42 0303 	adc.w	r3, r2, r3
 8006bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006bdc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006be0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006be4:	460b      	mov	r3, r1
 8006be6:	18db      	adds	r3, r3, r3
 8006be8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bea:	4613      	mov	r3, r2
 8006bec:	eb42 0303 	adc.w	r3, r2, r3
 8006bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bf2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bf6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006bfa:	f7fa f825 	bl	8000c48 <__aeabi_uldivmod>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	460b      	mov	r3, r1
 8006c02:	4b0d      	ldr	r3, [pc, #52]	; (8006c38 <UART_SetConfig+0x2d4>)
 8006c04:	fba3 1302 	umull	r1, r3, r3, r2
 8006c08:	095b      	lsrs	r3, r3, #5
 8006c0a:	2164      	movs	r1, #100	; 0x64
 8006c0c:	fb01 f303 	mul.w	r3, r1, r3
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	00db      	lsls	r3, r3, #3
 8006c14:	3332      	adds	r3, #50	; 0x32
 8006c16:	4a08      	ldr	r2, [pc, #32]	; (8006c38 <UART_SetConfig+0x2d4>)
 8006c18:	fba2 2303 	umull	r2, r3, r2, r3
 8006c1c:	095b      	lsrs	r3, r3, #5
 8006c1e:	f003 0207 	and.w	r2, r3, #7
 8006c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4422      	add	r2, r4
 8006c2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006c2c:	e105      	b.n	8006e3a <UART_SetConfig+0x4d6>
 8006c2e:	bf00      	nop
 8006c30:	40011000 	.word	0x40011000
 8006c34:	40011400 	.word	0x40011400
 8006c38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c40:	2200      	movs	r2, #0
 8006c42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006c46:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006c4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006c4e:	4642      	mov	r2, r8
 8006c50:	464b      	mov	r3, r9
 8006c52:	1891      	adds	r1, r2, r2
 8006c54:	6239      	str	r1, [r7, #32]
 8006c56:	415b      	adcs	r3, r3
 8006c58:	627b      	str	r3, [r7, #36]	; 0x24
 8006c5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c5e:	4641      	mov	r1, r8
 8006c60:	1854      	adds	r4, r2, r1
 8006c62:	4649      	mov	r1, r9
 8006c64:	eb43 0501 	adc.w	r5, r3, r1
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	00eb      	lsls	r3, r5, #3
 8006c72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c76:	00e2      	lsls	r2, r4, #3
 8006c78:	4614      	mov	r4, r2
 8006c7a:	461d      	mov	r5, r3
 8006c7c:	4643      	mov	r3, r8
 8006c7e:	18e3      	adds	r3, r4, r3
 8006c80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006c84:	464b      	mov	r3, r9
 8006c86:	eb45 0303 	adc.w	r3, r5, r3
 8006c8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c9e:	f04f 0200 	mov.w	r2, #0
 8006ca2:	f04f 0300 	mov.w	r3, #0
 8006ca6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006caa:	4629      	mov	r1, r5
 8006cac:	008b      	lsls	r3, r1, #2
 8006cae:	4621      	mov	r1, r4
 8006cb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cb4:	4621      	mov	r1, r4
 8006cb6:	008a      	lsls	r2, r1, #2
 8006cb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006cbc:	f7f9 ffc4 	bl	8000c48 <__aeabi_uldivmod>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	4b60      	ldr	r3, [pc, #384]	; (8006e48 <UART_SetConfig+0x4e4>)
 8006cc6:	fba3 2302 	umull	r2, r3, r3, r2
 8006cca:	095b      	lsrs	r3, r3, #5
 8006ccc:	011c      	lsls	r4, r3, #4
 8006cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006cd8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006cdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006ce0:	4642      	mov	r2, r8
 8006ce2:	464b      	mov	r3, r9
 8006ce4:	1891      	adds	r1, r2, r2
 8006ce6:	61b9      	str	r1, [r7, #24]
 8006ce8:	415b      	adcs	r3, r3
 8006cea:	61fb      	str	r3, [r7, #28]
 8006cec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cf0:	4641      	mov	r1, r8
 8006cf2:	1851      	adds	r1, r2, r1
 8006cf4:	6139      	str	r1, [r7, #16]
 8006cf6:	4649      	mov	r1, r9
 8006cf8:	414b      	adcs	r3, r1
 8006cfa:	617b      	str	r3, [r7, #20]
 8006cfc:	f04f 0200 	mov.w	r2, #0
 8006d00:	f04f 0300 	mov.w	r3, #0
 8006d04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d08:	4659      	mov	r1, fp
 8006d0a:	00cb      	lsls	r3, r1, #3
 8006d0c:	4651      	mov	r1, sl
 8006d0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d12:	4651      	mov	r1, sl
 8006d14:	00ca      	lsls	r2, r1, #3
 8006d16:	4610      	mov	r0, r2
 8006d18:	4619      	mov	r1, r3
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	4642      	mov	r2, r8
 8006d1e:	189b      	adds	r3, r3, r2
 8006d20:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006d24:	464b      	mov	r3, r9
 8006d26:	460a      	mov	r2, r1
 8006d28:	eb42 0303 	adc.w	r3, r2, r3
 8006d2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	67bb      	str	r3, [r7, #120]	; 0x78
 8006d3a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006d3c:	f04f 0200 	mov.w	r2, #0
 8006d40:	f04f 0300 	mov.w	r3, #0
 8006d44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006d48:	4649      	mov	r1, r9
 8006d4a:	008b      	lsls	r3, r1, #2
 8006d4c:	4641      	mov	r1, r8
 8006d4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d52:	4641      	mov	r1, r8
 8006d54:	008a      	lsls	r2, r1, #2
 8006d56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006d5a:	f7f9 ff75 	bl	8000c48 <__aeabi_uldivmod>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	460b      	mov	r3, r1
 8006d62:	4b39      	ldr	r3, [pc, #228]	; (8006e48 <UART_SetConfig+0x4e4>)
 8006d64:	fba3 1302 	umull	r1, r3, r3, r2
 8006d68:	095b      	lsrs	r3, r3, #5
 8006d6a:	2164      	movs	r1, #100	; 0x64
 8006d6c:	fb01 f303 	mul.w	r3, r1, r3
 8006d70:	1ad3      	subs	r3, r2, r3
 8006d72:	011b      	lsls	r3, r3, #4
 8006d74:	3332      	adds	r3, #50	; 0x32
 8006d76:	4a34      	ldr	r2, [pc, #208]	; (8006e48 <UART_SetConfig+0x4e4>)
 8006d78:	fba2 2303 	umull	r2, r3, r2, r3
 8006d7c:	095b      	lsrs	r3, r3, #5
 8006d7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d82:	441c      	add	r4, r3
 8006d84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d88:	2200      	movs	r2, #0
 8006d8a:	673b      	str	r3, [r7, #112]	; 0x70
 8006d8c:	677a      	str	r2, [r7, #116]	; 0x74
 8006d8e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006d92:	4642      	mov	r2, r8
 8006d94:	464b      	mov	r3, r9
 8006d96:	1891      	adds	r1, r2, r2
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	415b      	adcs	r3, r3
 8006d9c:	60fb      	str	r3, [r7, #12]
 8006d9e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006da2:	4641      	mov	r1, r8
 8006da4:	1851      	adds	r1, r2, r1
 8006da6:	6039      	str	r1, [r7, #0]
 8006da8:	4649      	mov	r1, r9
 8006daa:	414b      	adcs	r3, r1
 8006dac:	607b      	str	r3, [r7, #4]
 8006dae:	f04f 0200 	mov.w	r2, #0
 8006db2:	f04f 0300 	mov.w	r3, #0
 8006db6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006dba:	4659      	mov	r1, fp
 8006dbc:	00cb      	lsls	r3, r1, #3
 8006dbe:	4651      	mov	r1, sl
 8006dc0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dc4:	4651      	mov	r1, sl
 8006dc6:	00ca      	lsls	r2, r1, #3
 8006dc8:	4610      	mov	r0, r2
 8006dca:	4619      	mov	r1, r3
 8006dcc:	4603      	mov	r3, r0
 8006dce:	4642      	mov	r2, r8
 8006dd0:	189b      	adds	r3, r3, r2
 8006dd2:	66bb      	str	r3, [r7, #104]	; 0x68
 8006dd4:	464b      	mov	r3, r9
 8006dd6:	460a      	mov	r2, r1
 8006dd8:	eb42 0303 	adc.w	r3, r2, r3
 8006ddc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	663b      	str	r3, [r7, #96]	; 0x60
 8006de8:	667a      	str	r2, [r7, #100]	; 0x64
 8006dea:	f04f 0200 	mov.w	r2, #0
 8006dee:	f04f 0300 	mov.w	r3, #0
 8006df2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006df6:	4649      	mov	r1, r9
 8006df8:	008b      	lsls	r3, r1, #2
 8006dfa:	4641      	mov	r1, r8
 8006dfc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e00:	4641      	mov	r1, r8
 8006e02:	008a      	lsls	r2, r1, #2
 8006e04:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006e08:	f7f9 ff1e 	bl	8000c48 <__aeabi_uldivmod>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	4b0d      	ldr	r3, [pc, #52]	; (8006e48 <UART_SetConfig+0x4e4>)
 8006e12:	fba3 1302 	umull	r1, r3, r3, r2
 8006e16:	095b      	lsrs	r3, r3, #5
 8006e18:	2164      	movs	r1, #100	; 0x64
 8006e1a:	fb01 f303 	mul.w	r3, r1, r3
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	011b      	lsls	r3, r3, #4
 8006e22:	3332      	adds	r3, #50	; 0x32
 8006e24:	4a08      	ldr	r2, [pc, #32]	; (8006e48 <UART_SetConfig+0x4e4>)
 8006e26:	fba2 2303 	umull	r2, r3, r2, r3
 8006e2a:	095b      	lsrs	r3, r3, #5
 8006e2c:	f003 020f 	and.w	r2, r3, #15
 8006e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4422      	add	r2, r4
 8006e38:	609a      	str	r2, [r3, #8]
}
 8006e3a:	bf00      	nop
 8006e3c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006e40:	46bd      	mov	sp, r7
 8006e42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e46:	bf00      	nop
 8006e48:	51eb851f 	.word	0x51eb851f

08006e4c <SPI1_ReadWriteByte>:
						4Kbytes                                                    *
            16                                                     *
*********************************************************************************/	
 
static char SPI1_ReadWriteByte(uint8_t txdata)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b086      	sub	sp, #24
 8006e50:	af02      	add	r7, sp, #8
 8006e52:	4603      	mov	r3, r0
 8006e54:	71fb      	strb	r3, [r7, #7]
	uint8_t rxdata=00;
 8006e56:	2300      	movs	r3, #0
 8006e58:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_TransmitReceive(&hspi1,&txdata,&rxdata,1,3);
 8006e5a:	f107 020f 	add.w	r2, r7, #15
 8006e5e:	1df9      	adds	r1, r7, #7
 8006e60:	2303      	movs	r3, #3
 8006e62:	9300      	str	r3, [sp, #0]
 8006e64:	2301      	movs	r3, #1
 8006e66:	4804      	ldr	r0, [pc, #16]	; (8006e78 <SPI1_ReadWriteByte+0x2c>)
 8006e68:	f7fe fb1d 	bl	80054a6 <HAL_SPI_TransmitReceive>
	return rxdata;
 8006e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20008090 	.word	0x20008090

08006e7c <W25QXX_Init>:

u16 W25QXX_ID;	 
													 
//SPI FLASHIO
void W25QXX_Init(void)
{ 
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b086      	sub	sp, #24
 8006e80:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_Initure;
    
    __HAL_RCC_GPIOG_CLK_ENABLE();           //GPIOG
 8006e82:	2300      	movs	r3, #0
 8006e84:	603b      	str	r3, [r7, #0]
 8006e86:	4b13      	ldr	r3, [pc, #76]	; (8006ed4 <W25QXX_Init+0x58>)
 8006e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e8a:	4a12      	ldr	r2, [pc, #72]	; (8006ed4 <W25QXX_Init+0x58>)
 8006e8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e90:	6313      	str	r3, [r2, #48]	; 0x30
 8006e92:	4b10      	ldr	r3, [pc, #64]	; (8006ed4 <W25QXX_Init+0x58>)
 8006e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e9a:	603b      	str	r3, [r7, #0]
 8006e9c:	683b      	ldr	r3, [r7, #0]
    
    //PG8
    GPIO_Initure.Pin=GPIO_PIN_8;            //PG8
 8006e9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ea2:	607b      	str	r3, [r7, #4]
    GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP;  //
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	60bb      	str	r3, [r7, #8]
    GPIO_Initure.Pull=GPIO_PULLUP;          //
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Speed=GPIO_SPEED_FAST;     //         
 8006eac:	2302      	movs	r3, #2
 8006eae:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOG,&GPIO_Initure);     //
 8006eb0:	1d3b      	adds	r3, r7, #4
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4808      	ldr	r0, [pc, #32]	; (8006ed8 <W25QXX_Init+0x5c>)
 8006eb6:	f7fd fc07 	bl	80046c8 <HAL_GPIO_Init>

	W25QXX_CS=1;			                                    //SPI FLASH
 8006eba:	4b08      	ldr	r3, [pc, #32]	; (8006edc <W25QXX_Init+0x60>)
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	601a      	str	r2, [r3, #0]
	W25QXX_ID=W25QXX_ReadID();	                          //FLASH ID.
 8006ec0:	f000 f810 	bl	8006ee4 <W25QXX_ReadID>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	4b05      	ldr	r3, [pc, #20]	; (8006ee0 <W25QXX_Init+0x64>)
 8006eca:	801a      	strh	r2, [r3, #0]
}
 8006ecc:	bf00      	nop
 8006ece:	3718      	adds	r7, #24
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}
 8006ed4:	40023800 	.word	0x40023800
 8006ed8:	40021800 	.word	0x40021800
 8006edc:	424302a0 	.word	0x424302a0
 8006ee0:	20008254 	.word	0x20008254

08006ee4 <W25QXX_ReadID>:
            0XEF15,W25Q32  
            0XEF16,W25Q64 
            0XEF17,W25Q128      
****************************************************************************/  
u16 W25QXX_ReadID(void)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
	u16 IDnum = 0;	  
 8006eea:	2300      	movs	r3, #0
 8006eec:	80fb      	strh	r3, [r7, #6]
	W25QXX_CS=0;				    
 8006eee:	4b15      	ldr	r3, [pc, #84]	; (8006f44 <W25QXX_ReadID+0x60>)
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	601a      	str	r2, [r3, #0]
	SPI1_ReadWriteByte(0x90); //ID	    
 8006ef4:	2090      	movs	r0, #144	; 0x90
 8006ef6:	f7ff ffa9 	bl	8006e4c <SPI1_ReadWriteByte>
	SPI1_ReadWriteByte(0x00); 	    
 8006efa:	2000      	movs	r0, #0
 8006efc:	f7ff ffa6 	bl	8006e4c <SPI1_ReadWriteByte>
	SPI1_ReadWriteByte(0x00); 	    
 8006f00:	2000      	movs	r0, #0
 8006f02:	f7ff ffa3 	bl	8006e4c <SPI1_ReadWriteByte>
	SPI1_ReadWriteByte(0x00); 	 			   
 8006f06:	2000      	movs	r0, #0
 8006f08:	f7ff ffa0 	bl	8006e4c <SPI1_ReadWriteByte>
	IDnum|=SPI1_ReadWriteByte(0xFF)<<8;  
 8006f0c:	20ff      	movs	r0, #255	; 0xff
 8006f0e:	f7ff ff9d 	bl	8006e4c <SPI1_ReadWriteByte>
 8006f12:	4603      	mov	r3, r0
 8006f14:	021b      	lsls	r3, r3, #8
 8006f16:	b21a      	sxth	r2, r3
 8006f18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	b21b      	sxth	r3, r3
 8006f20:	80fb      	strh	r3, [r7, #6]
	IDnum|=SPI1_ReadWriteByte(0xFF);	 
 8006f22:	20ff      	movs	r0, #255	; 0xff
 8006f24:	f7ff ff92 	bl	8006e4c <SPI1_ReadWriteByte>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	88fb      	ldrh	r3, [r7, #6]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	80fb      	strh	r3, [r7, #6]
	W25QXX_CS=1;				    
 8006f32:	4b04      	ldr	r3, [pc, #16]	; (8006f44 <W25QXX_ReadID+0x60>)
 8006f34:	2201      	movs	r2, #1
 8006f36:	601a      	str	r2, [r3, #0]
	return IDnum;
 8006f38:	88fb      	ldrh	r3, [r7, #6]
} 
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3708      	adds	r7, #8
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	424302a0 	.word	0x424302a0

08006f48 <delay_init>:
#include "base.h"
static u8 fac_us = 0; //us
//
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(u8 SYSCLK) {
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	4603      	mov	r3, r0
 8006f50:	71fb      	strb	r3, [r7, #7]
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK); //SysTickHCLK
 8006f52:	2004      	movs	r0, #4
 8006f54:	f7fd f82c 	bl	8003fb0 <HAL_SYSTICK_CLKSourceConfig>
	fac_us = SYSCLK;
 8006f58:	4a03      	ldr	r2, [pc, #12]	; (8006f68 <delay_init+0x20>)
 8006f5a:	79fb      	ldrb	r3, [r7, #7]
 8006f5c:	7013      	strb	r3, [r2, #0]
}
 8006f5e:	bf00      	nop
 8006f60:	3708      	adds	r7, #8
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	20008256 	.word	0x20008256

08006f6c <delay_us>:
void delay_ns(u8 t) {
	do {
		;
	} while (--t);
}
void delay_us(u32 nus) {
 8006f6c:	b480      	push	{r7}
 8006f6e:	b089      	sub	sp, #36	; 0x24
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told, tnow, tcnt = 0;
 8006f74:	2300      	movs	r3, #0
 8006f76:	61bb      	str	r3, [r7, #24]
	u32 reload = SysTick->LOAD; //LOAD
 8006f78:	4b1a      	ldr	r3, [pc, #104]	; (8006fe4 <delay_us+0x78>)
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	617b      	str	r3, [r7, #20]
	ticks = nus * fac_us;       //
 8006f7e:	4b1a      	ldr	r3, [pc, #104]	; (8006fe8 <delay_us+0x7c>)
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	461a      	mov	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	fb02 f303 	mul.w	r3, r2, r3
 8006f8a:	613b      	str	r3, [r7, #16]
	told = SysTick->VAL;        //
 8006f8c:	4b15      	ldr	r3, [pc, #84]	; (8006fe4 <delay_us+0x78>)
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	61fb      	str	r3, [r7, #28]
	while (1) {
		tnow = SysTick->VAL;
 8006f92:	4b14      	ldr	r3, [pc, #80]	; (8006fe4 <delay_us+0x78>)
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	60fb      	str	r3, [r7, #12]
		if (tnow != told) {
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d0f8      	beq.n	8006f92 <delay_us+0x26>
			if (tnow < told)
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d206      	bcs.n	8006fb6 <delay_us+0x4a>
				tcnt += told - tnow; //SYSTICK.
 8006fa8:	69fa      	ldr	r2, [r7, #28]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	69ba      	ldr	r2, [r7, #24]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	61bb      	str	r3, [r7, #24]
 8006fb4:	e007      	b.n	8006fc6 <delay_us+0x5a>
			else
				tcnt += reload - tnow + told;
 8006fb6:	697a      	ldr	r2, [r7, #20]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	1ad2      	subs	r2, r2, r3
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	69ba      	ldr	r2, [r7, #24]
 8006fc2:	4413      	add	r3, r2
 8006fc4:	61bb      	str	r3, [r7, #24]
			told = tnow;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	61fb      	str	r3, [r7, #28]
			if (tcnt >= ticks)
 8006fca:	69ba      	ldr	r2, [r7, #24]
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d200      	bcs.n	8006fd4 <delay_us+0x68>
		tnow = SysTick->VAL;
 8006fd2:	e7de      	b.n	8006f92 <delay_us+0x26>
				break; ///,.
 8006fd4:	bf00      	nop
		}
	};
}
 8006fd6:	bf00      	nop
 8006fd8:	3724      	adds	r7, #36	; 0x24
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	e000e010 	.word	0xe000e010
 8006fe8:	20008256 	.word	0x20008256

08006fec <delay_ms>:
//nms
//nms:ms
void delay_ms(u16 nms) {
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	80fb      	strh	r3, [r7, #6]
	u32 i;
	for (i = 0; i < nms; i++)
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	60fb      	str	r3, [r7, #12]
 8006ffa:	e006      	b.n	800700a <delay_ms+0x1e>
		delay_us(1000);
 8006ffc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007000:	f7ff ffb4 	bl	8006f6c <delay_us>
	for (i = 0; i < nms; i++)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	3301      	adds	r3, #1
 8007008:	60fb      	str	r3, [r7, #12]
 800700a:	88fb      	ldrh	r3, [r7, #6]
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	429a      	cmp	r2, r3
 8007010:	d3f4      	bcc.n	8006ffc <delay_ms+0x10>
}
 8007012:	bf00      	nop
 8007014:	bf00      	nop
 8007016:	3710      	adds	r7, #16
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <arm_pid_init_f32>:
 800701c:	edd0 6a08 	vldr	s13, [r0, #32]
 8007020:	edd0 7a06 	vldr	s15, [r0, #24]
 8007024:	ed90 7a07 	vldr	s14, [r0, #28]
 8007028:	edc0 6a02 	vstr	s13, [r0, #8]
 800702c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007030:	ee36 6aa6 	vadd.f32	s12, s13, s13
 8007034:	eef1 7a67 	vneg.f32	s15, s15
 8007038:	ee37 7a26 	vadd.f32	s14, s14, s13
 800703c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007040:	ed80 7a00 	vstr	s14, [r0]
 8007044:	edc0 7a01 	vstr	s15, [r0, #4]
 8007048:	b119      	cbz	r1, 8007052 <arm_pid_init_f32+0x36>
 800704a:	2300      	movs	r3, #0
 800704c:	60c3      	str	r3, [r0, #12]
 800704e:	6103      	str	r3, [r0, #16]
 8007050:	6143      	str	r3, [r0, #20]
 8007052:	4770      	bx	lr

08007054 <__errno>:
 8007054:	4b01      	ldr	r3, [pc, #4]	; (800705c <__errno+0x8>)
 8007056:	6818      	ldr	r0, [r3, #0]
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	20000018 	.word	0x20000018

08007060 <__libc_init_array>:
 8007060:	b570      	push	{r4, r5, r6, lr}
 8007062:	4d0d      	ldr	r5, [pc, #52]	; (8007098 <__libc_init_array+0x38>)
 8007064:	4c0d      	ldr	r4, [pc, #52]	; (800709c <__libc_init_array+0x3c>)
 8007066:	1b64      	subs	r4, r4, r5
 8007068:	10a4      	asrs	r4, r4, #2
 800706a:	2600      	movs	r6, #0
 800706c:	42a6      	cmp	r6, r4
 800706e:	d109      	bne.n	8007084 <__libc_init_array+0x24>
 8007070:	4d0b      	ldr	r5, [pc, #44]	; (80070a0 <__libc_init_array+0x40>)
 8007072:	4c0c      	ldr	r4, [pc, #48]	; (80070a4 <__libc_init_array+0x44>)
 8007074:	f002 ff02 	bl	8009e7c <_init>
 8007078:	1b64      	subs	r4, r4, r5
 800707a:	10a4      	asrs	r4, r4, #2
 800707c:	2600      	movs	r6, #0
 800707e:	42a6      	cmp	r6, r4
 8007080:	d105      	bne.n	800708e <__libc_init_array+0x2e>
 8007082:	bd70      	pop	{r4, r5, r6, pc}
 8007084:	f855 3b04 	ldr.w	r3, [r5], #4
 8007088:	4798      	blx	r3
 800708a:	3601      	adds	r6, #1
 800708c:	e7ee      	b.n	800706c <__libc_init_array+0xc>
 800708e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007092:	4798      	blx	r3
 8007094:	3601      	adds	r6, #1
 8007096:	e7f2      	b.n	800707e <__libc_init_array+0x1e>
 8007098:	0800a2bc 	.word	0x0800a2bc
 800709c:	0800a2bc 	.word	0x0800a2bc
 80070a0:	0800a2bc 	.word	0x0800a2bc
 80070a4:	0800a2c0 	.word	0x0800a2c0

080070a8 <memcpy>:
 80070a8:	440a      	add	r2, r1
 80070aa:	4291      	cmp	r1, r2
 80070ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80070b0:	d100      	bne.n	80070b4 <memcpy+0xc>
 80070b2:	4770      	bx	lr
 80070b4:	b510      	push	{r4, lr}
 80070b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070be:	4291      	cmp	r1, r2
 80070c0:	d1f9      	bne.n	80070b6 <memcpy+0xe>
 80070c2:	bd10      	pop	{r4, pc}

080070c4 <memset>:
 80070c4:	4402      	add	r2, r0
 80070c6:	4603      	mov	r3, r0
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d100      	bne.n	80070ce <memset+0xa>
 80070cc:	4770      	bx	lr
 80070ce:	f803 1b01 	strb.w	r1, [r3], #1
 80070d2:	e7f9      	b.n	80070c8 <memset+0x4>

080070d4 <__cvt>:
 80070d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070d8:	ec55 4b10 	vmov	r4, r5, d0
 80070dc:	2d00      	cmp	r5, #0
 80070de:	460e      	mov	r6, r1
 80070e0:	4619      	mov	r1, r3
 80070e2:	462b      	mov	r3, r5
 80070e4:	bfbb      	ittet	lt
 80070e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80070ea:	461d      	movlt	r5, r3
 80070ec:	2300      	movge	r3, #0
 80070ee:	232d      	movlt	r3, #45	; 0x2d
 80070f0:	700b      	strb	r3, [r1, #0]
 80070f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80070f8:	4691      	mov	r9, r2
 80070fa:	f023 0820 	bic.w	r8, r3, #32
 80070fe:	bfbc      	itt	lt
 8007100:	4622      	movlt	r2, r4
 8007102:	4614      	movlt	r4, r2
 8007104:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007108:	d005      	beq.n	8007116 <__cvt+0x42>
 800710a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800710e:	d100      	bne.n	8007112 <__cvt+0x3e>
 8007110:	3601      	adds	r6, #1
 8007112:	2102      	movs	r1, #2
 8007114:	e000      	b.n	8007118 <__cvt+0x44>
 8007116:	2103      	movs	r1, #3
 8007118:	ab03      	add	r3, sp, #12
 800711a:	9301      	str	r3, [sp, #4]
 800711c:	ab02      	add	r3, sp, #8
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	ec45 4b10 	vmov	d0, r4, r5
 8007124:	4653      	mov	r3, sl
 8007126:	4632      	mov	r2, r6
 8007128:	f000 fcea 	bl	8007b00 <_dtoa_r>
 800712c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007130:	4607      	mov	r7, r0
 8007132:	d102      	bne.n	800713a <__cvt+0x66>
 8007134:	f019 0f01 	tst.w	r9, #1
 8007138:	d022      	beq.n	8007180 <__cvt+0xac>
 800713a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800713e:	eb07 0906 	add.w	r9, r7, r6
 8007142:	d110      	bne.n	8007166 <__cvt+0x92>
 8007144:	783b      	ldrb	r3, [r7, #0]
 8007146:	2b30      	cmp	r3, #48	; 0x30
 8007148:	d10a      	bne.n	8007160 <__cvt+0x8c>
 800714a:	2200      	movs	r2, #0
 800714c:	2300      	movs	r3, #0
 800714e:	4620      	mov	r0, r4
 8007150:	4629      	mov	r1, r5
 8007152:	f7f9 fcb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007156:	b918      	cbnz	r0, 8007160 <__cvt+0x8c>
 8007158:	f1c6 0601 	rsb	r6, r6, #1
 800715c:	f8ca 6000 	str.w	r6, [sl]
 8007160:	f8da 3000 	ldr.w	r3, [sl]
 8007164:	4499      	add	r9, r3
 8007166:	2200      	movs	r2, #0
 8007168:	2300      	movs	r3, #0
 800716a:	4620      	mov	r0, r4
 800716c:	4629      	mov	r1, r5
 800716e:	f7f9 fcab 	bl	8000ac8 <__aeabi_dcmpeq>
 8007172:	b108      	cbz	r0, 8007178 <__cvt+0xa4>
 8007174:	f8cd 900c 	str.w	r9, [sp, #12]
 8007178:	2230      	movs	r2, #48	; 0x30
 800717a:	9b03      	ldr	r3, [sp, #12]
 800717c:	454b      	cmp	r3, r9
 800717e:	d307      	bcc.n	8007190 <__cvt+0xbc>
 8007180:	9b03      	ldr	r3, [sp, #12]
 8007182:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007184:	1bdb      	subs	r3, r3, r7
 8007186:	4638      	mov	r0, r7
 8007188:	6013      	str	r3, [r2, #0]
 800718a:	b004      	add	sp, #16
 800718c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007190:	1c59      	adds	r1, r3, #1
 8007192:	9103      	str	r1, [sp, #12]
 8007194:	701a      	strb	r2, [r3, #0]
 8007196:	e7f0      	b.n	800717a <__cvt+0xa6>

08007198 <__exponent>:
 8007198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800719a:	4603      	mov	r3, r0
 800719c:	2900      	cmp	r1, #0
 800719e:	bfb8      	it	lt
 80071a0:	4249      	neglt	r1, r1
 80071a2:	f803 2b02 	strb.w	r2, [r3], #2
 80071a6:	bfb4      	ite	lt
 80071a8:	222d      	movlt	r2, #45	; 0x2d
 80071aa:	222b      	movge	r2, #43	; 0x2b
 80071ac:	2909      	cmp	r1, #9
 80071ae:	7042      	strb	r2, [r0, #1]
 80071b0:	dd2a      	ble.n	8007208 <__exponent+0x70>
 80071b2:	f10d 0407 	add.w	r4, sp, #7
 80071b6:	46a4      	mov	ip, r4
 80071b8:	270a      	movs	r7, #10
 80071ba:	46a6      	mov	lr, r4
 80071bc:	460a      	mov	r2, r1
 80071be:	fb91 f6f7 	sdiv	r6, r1, r7
 80071c2:	fb07 1516 	mls	r5, r7, r6, r1
 80071c6:	3530      	adds	r5, #48	; 0x30
 80071c8:	2a63      	cmp	r2, #99	; 0x63
 80071ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80071ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80071d2:	4631      	mov	r1, r6
 80071d4:	dcf1      	bgt.n	80071ba <__exponent+0x22>
 80071d6:	3130      	adds	r1, #48	; 0x30
 80071d8:	f1ae 0502 	sub.w	r5, lr, #2
 80071dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80071e0:	1c44      	adds	r4, r0, #1
 80071e2:	4629      	mov	r1, r5
 80071e4:	4561      	cmp	r1, ip
 80071e6:	d30a      	bcc.n	80071fe <__exponent+0x66>
 80071e8:	f10d 0209 	add.w	r2, sp, #9
 80071ec:	eba2 020e 	sub.w	r2, r2, lr
 80071f0:	4565      	cmp	r5, ip
 80071f2:	bf88      	it	hi
 80071f4:	2200      	movhi	r2, #0
 80071f6:	4413      	add	r3, r2
 80071f8:	1a18      	subs	r0, r3, r0
 80071fa:	b003      	add	sp, #12
 80071fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007202:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007206:	e7ed      	b.n	80071e4 <__exponent+0x4c>
 8007208:	2330      	movs	r3, #48	; 0x30
 800720a:	3130      	adds	r1, #48	; 0x30
 800720c:	7083      	strb	r3, [r0, #2]
 800720e:	70c1      	strb	r1, [r0, #3]
 8007210:	1d03      	adds	r3, r0, #4
 8007212:	e7f1      	b.n	80071f8 <__exponent+0x60>

08007214 <_printf_float>:
 8007214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007218:	ed2d 8b02 	vpush	{d8}
 800721c:	b08d      	sub	sp, #52	; 0x34
 800721e:	460c      	mov	r4, r1
 8007220:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007224:	4616      	mov	r6, r2
 8007226:	461f      	mov	r7, r3
 8007228:	4605      	mov	r5, r0
 800722a:	f001 fa57 	bl	80086dc <_localeconv_r>
 800722e:	f8d0 a000 	ldr.w	sl, [r0]
 8007232:	4650      	mov	r0, sl
 8007234:	f7f8 ffcc 	bl	80001d0 <strlen>
 8007238:	2300      	movs	r3, #0
 800723a:	930a      	str	r3, [sp, #40]	; 0x28
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	9305      	str	r3, [sp, #20]
 8007240:	f8d8 3000 	ldr.w	r3, [r8]
 8007244:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007248:	3307      	adds	r3, #7
 800724a:	f023 0307 	bic.w	r3, r3, #7
 800724e:	f103 0208 	add.w	r2, r3, #8
 8007252:	f8c8 2000 	str.w	r2, [r8]
 8007256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800725e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007262:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007266:	9307      	str	r3, [sp, #28]
 8007268:	f8cd 8018 	str.w	r8, [sp, #24]
 800726c:	ee08 0a10 	vmov	s16, r0
 8007270:	4b9f      	ldr	r3, [pc, #636]	; (80074f0 <_printf_float+0x2dc>)
 8007272:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007276:	f04f 32ff 	mov.w	r2, #4294967295
 800727a:	f7f9 fc57 	bl	8000b2c <__aeabi_dcmpun>
 800727e:	bb88      	cbnz	r0, 80072e4 <_printf_float+0xd0>
 8007280:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007284:	4b9a      	ldr	r3, [pc, #616]	; (80074f0 <_printf_float+0x2dc>)
 8007286:	f04f 32ff 	mov.w	r2, #4294967295
 800728a:	f7f9 fc31 	bl	8000af0 <__aeabi_dcmple>
 800728e:	bb48      	cbnz	r0, 80072e4 <_printf_float+0xd0>
 8007290:	2200      	movs	r2, #0
 8007292:	2300      	movs	r3, #0
 8007294:	4640      	mov	r0, r8
 8007296:	4649      	mov	r1, r9
 8007298:	f7f9 fc20 	bl	8000adc <__aeabi_dcmplt>
 800729c:	b110      	cbz	r0, 80072a4 <_printf_float+0x90>
 800729e:	232d      	movs	r3, #45	; 0x2d
 80072a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072a4:	4b93      	ldr	r3, [pc, #588]	; (80074f4 <_printf_float+0x2e0>)
 80072a6:	4894      	ldr	r0, [pc, #592]	; (80074f8 <_printf_float+0x2e4>)
 80072a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80072ac:	bf94      	ite	ls
 80072ae:	4698      	movls	r8, r3
 80072b0:	4680      	movhi	r8, r0
 80072b2:	2303      	movs	r3, #3
 80072b4:	6123      	str	r3, [r4, #16]
 80072b6:	9b05      	ldr	r3, [sp, #20]
 80072b8:	f023 0204 	bic.w	r2, r3, #4
 80072bc:	6022      	str	r2, [r4, #0]
 80072be:	f04f 0900 	mov.w	r9, #0
 80072c2:	9700      	str	r7, [sp, #0]
 80072c4:	4633      	mov	r3, r6
 80072c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80072c8:	4621      	mov	r1, r4
 80072ca:	4628      	mov	r0, r5
 80072cc:	f000 f9d8 	bl	8007680 <_printf_common>
 80072d0:	3001      	adds	r0, #1
 80072d2:	f040 8090 	bne.w	80073f6 <_printf_float+0x1e2>
 80072d6:	f04f 30ff 	mov.w	r0, #4294967295
 80072da:	b00d      	add	sp, #52	; 0x34
 80072dc:	ecbd 8b02 	vpop	{d8}
 80072e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072e4:	4642      	mov	r2, r8
 80072e6:	464b      	mov	r3, r9
 80072e8:	4640      	mov	r0, r8
 80072ea:	4649      	mov	r1, r9
 80072ec:	f7f9 fc1e 	bl	8000b2c <__aeabi_dcmpun>
 80072f0:	b140      	cbz	r0, 8007304 <_printf_float+0xf0>
 80072f2:	464b      	mov	r3, r9
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	bfbc      	itt	lt
 80072f8:	232d      	movlt	r3, #45	; 0x2d
 80072fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80072fe:	487f      	ldr	r0, [pc, #508]	; (80074fc <_printf_float+0x2e8>)
 8007300:	4b7f      	ldr	r3, [pc, #508]	; (8007500 <_printf_float+0x2ec>)
 8007302:	e7d1      	b.n	80072a8 <_printf_float+0x94>
 8007304:	6863      	ldr	r3, [r4, #4]
 8007306:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800730a:	9206      	str	r2, [sp, #24]
 800730c:	1c5a      	adds	r2, r3, #1
 800730e:	d13f      	bne.n	8007390 <_printf_float+0x17c>
 8007310:	2306      	movs	r3, #6
 8007312:	6063      	str	r3, [r4, #4]
 8007314:	9b05      	ldr	r3, [sp, #20]
 8007316:	6861      	ldr	r1, [r4, #4]
 8007318:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800731c:	2300      	movs	r3, #0
 800731e:	9303      	str	r3, [sp, #12]
 8007320:	ab0a      	add	r3, sp, #40	; 0x28
 8007322:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007326:	ab09      	add	r3, sp, #36	; 0x24
 8007328:	ec49 8b10 	vmov	d0, r8, r9
 800732c:	9300      	str	r3, [sp, #0]
 800732e:	6022      	str	r2, [r4, #0]
 8007330:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007334:	4628      	mov	r0, r5
 8007336:	f7ff fecd 	bl	80070d4 <__cvt>
 800733a:	9b06      	ldr	r3, [sp, #24]
 800733c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800733e:	2b47      	cmp	r3, #71	; 0x47
 8007340:	4680      	mov	r8, r0
 8007342:	d108      	bne.n	8007356 <_printf_float+0x142>
 8007344:	1cc8      	adds	r0, r1, #3
 8007346:	db02      	blt.n	800734e <_printf_float+0x13a>
 8007348:	6863      	ldr	r3, [r4, #4]
 800734a:	4299      	cmp	r1, r3
 800734c:	dd41      	ble.n	80073d2 <_printf_float+0x1be>
 800734e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007352:	fa5f fb8b 	uxtb.w	fp, fp
 8007356:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800735a:	d820      	bhi.n	800739e <_printf_float+0x18a>
 800735c:	3901      	subs	r1, #1
 800735e:	465a      	mov	r2, fp
 8007360:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007364:	9109      	str	r1, [sp, #36]	; 0x24
 8007366:	f7ff ff17 	bl	8007198 <__exponent>
 800736a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800736c:	1813      	adds	r3, r2, r0
 800736e:	2a01      	cmp	r2, #1
 8007370:	4681      	mov	r9, r0
 8007372:	6123      	str	r3, [r4, #16]
 8007374:	dc02      	bgt.n	800737c <_printf_float+0x168>
 8007376:	6822      	ldr	r2, [r4, #0]
 8007378:	07d2      	lsls	r2, r2, #31
 800737a:	d501      	bpl.n	8007380 <_printf_float+0x16c>
 800737c:	3301      	adds	r3, #1
 800737e:	6123      	str	r3, [r4, #16]
 8007380:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007384:	2b00      	cmp	r3, #0
 8007386:	d09c      	beq.n	80072c2 <_printf_float+0xae>
 8007388:	232d      	movs	r3, #45	; 0x2d
 800738a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800738e:	e798      	b.n	80072c2 <_printf_float+0xae>
 8007390:	9a06      	ldr	r2, [sp, #24]
 8007392:	2a47      	cmp	r2, #71	; 0x47
 8007394:	d1be      	bne.n	8007314 <_printf_float+0x100>
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1bc      	bne.n	8007314 <_printf_float+0x100>
 800739a:	2301      	movs	r3, #1
 800739c:	e7b9      	b.n	8007312 <_printf_float+0xfe>
 800739e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80073a2:	d118      	bne.n	80073d6 <_printf_float+0x1c2>
 80073a4:	2900      	cmp	r1, #0
 80073a6:	6863      	ldr	r3, [r4, #4]
 80073a8:	dd0b      	ble.n	80073c2 <_printf_float+0x1ae>
 80073aa:	6121      	str	r1, [r4, #16]
 80073ac:	b913      	cbnz	r3, 80073b4 <_printf_float+0x1a0>
 80073ae:	6822      	ldr	r2, [r4, #0]
 80073b0:	07d0      	lsls	r0, r2, #31
 80073b2:	d502      	bpl.n	80073ba <_printf_float+0x1a6>
 80073b4:	3301      	adds	r3, #1
 80073b6:	440b      	add	r3, r1
 80073b8:	6123      	str	r3, [r4, #16]
 80073ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80073bc:	f04f 0900 	mov.w	r9, #0
 80073c0:	e7de      	b.n	8007380 <_printf_float+0x16c>
 80073c2:	b913      	cbnz	r3, 80073ca <_printf_float+0x1b6>
 80073c4:	6822      	ldr	r2, [r4, #0]
 80073c6:	07d2      	lsls	r2, r2, #31
 80073c8:	d501      	bpl.n	80073ce <_printf_float+0x1ba>
 80073ca:	3302      	adds	r3, #2
 80073cc:	e7f4      	b.n	80073b8 <_printf_float+0x1a4>
 80073ce:	2301      	movs	r3, #1
 80073d0:	e7f2      	b.n	80073b8 <_printf_float+0x1a4>
 80073d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80073d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073d8:	4299      	cmp	r1, r3
 80073da:	db05      	blt.n	80073e8 <_printf_float+0x1d4>
 80073dc:	6823      	ldr	r3, [r4, #0]
 80073de:	6121      	str	r1, [r4, #16]
 80073e0:	07d8      	lsls	r0, r3, #31
 80073e2:	d5ea      	bpl.n	80073ba <_printf_float+0x1a6>
 80073e4:	1c4b      	adds	r3, r1, #1
 80073e6:	e7e7      	b.n	80073b8 <_printf_float+0x1a4>
 80073e8:	2900      	cmp	r1, #0
 80073ea:	bfd4      	ite	le
 80073ec:	f1c1 0202 	rsble	r2, r1, #2
 80073f0:	2201      	movgt	r2, #1
 80073f2:	4413      	add	r3, r2
 80073f4:	e7e0      	b.n	80073b8 <_printf_float+0x1a4>
 80073f6:	6823      	ldr	r3, [r4, #0]
 80073f8:	055a      	lsls	r2, r3, #21
 80073fa:	d407      	bmi.n	800740c <_printf_float+0x1f8>
 80073fc:	6923      	ldr	r3, [r4, #16]
 80073fe:	4642      	mov	r2, r8
 8007400:	4631      	mov	r1, r6
 8007402:	4628      	mov	r0, r5
 8007404:	47b8      	blx	r7
 8007406:	3001      	adds	r0, #1
 8007408:	d12c      	bne.n	8007464 <_printf_float+0x250>
 800740a:	e764      	b.n	80072d6 <_printf_float+0xc2>
 800740c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007410:	f240 80e0 	bls.w	80075d4 <_printf_float+0x3c0>
 8007414:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007418:	2200      	movs	r2, #0
 800741a:	2300      	movs	r3, #0
 800741c:	f7f9 fb54 	bl	8000ac8 <__aeabi_dcmpeq>
 8007420:	2800      	cmp	r0, #0
 8007422:	d034      	beq.n	800748e <_printf_float+0x27a>
 8007424:	4a37      	ldr	r2, [pc, #220]	; (8007504 <_printf_float+0x2f0>)
 8007426:	2301      	movs	r3, #1
 8007428:	4631      	mov	r1, r6
 800742a:	4628      	mov	r0, r5
 800742c:	47b8      	blx	r7
 800742e:	3001      	adds	r0, #1
 8007430:	f43f af51 	beq.w	80072d6 <_printf_float+0xc2>
 8007434:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007438:	429a      	cmp	r2, r3
 800743a:	db02      	blt.n	8007442 <_printf_float+0x22e>
 800743c:	6823      	ldr	r3, [r4, #0]
 800743e:	07d8      	lsls	r0, r3, #31
 8007440:	d510      	bpl.n	8007464 <_printf_float+0x250>
 8007442:	ee18 3a10 	vmov	r3, s16
 8007446:	4652      	mov	r2, sl
 8007448:	4631      	mov	r1, r6
 800744a:	4628      	mov	r0, r5
 800744c:	47b8      	blx	r7
 800744e:	3001      	adds	r0, #1
 8007450:	f43f af41 	beq.w	80072d6 <_printf_float+0xc2>
 8007454:	f04f 0800 	mov.w	r8, #0
 8007458:	f104 091a 	add.w	r9, r4, #26
 800745c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800745e:	3b01      	subs	r3, #1
 8007460:	4543      	cmp	r3, r8
 8007462:	dc09      	bgt.n	8007478 <_printf_float+0x264>
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	079b      	lsls	r3, r3, #30
 8007468:	f100 8105 	bmi.w	8007676 <_printf_float+0x462>
 800746c:	68e0      	ldr	r0, [r4, #12]
 800746e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007470:	4298      	cmp	r0, r3
 8007472:	bfb8      	it	lt
 8007474:	4618      	movlt	r0, r3
 8007476:	e730      	b.n	80072da <_printf_float+0xc6>
 8007478:	2301      	movs	r3, #1
 800747a:	464a      	mov	r2, r9
 800747c:	4631      	mov	r1, r6
 800747e:	4628      	mov	r0, r5
 8007480:	47b8      	blx	r7
 8007482:	3001      	adds	r0, #1
 8007484:	f43f af27 	beq.w	80072d6 <_printf_float+0xc2>
 8007488:	f108 0801 	add.w	r8, r8, #1
 800748c:	e7e6      	b.n	800745c <_printf_float+0x248>
 800748e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007490:	2b00      	cmp	r3, #0
 8007492:	dc39      	bgt.n	8007508 <_printf_float+0x2f4>
 8007494:	4a1b      	ldr	r2, [pc, #108]	; (8007504 <_printf_float+0x2f0>)
 8007496:	2301      	movs	r3, #1
 8007498:	4631      	mov	r1, r6
 800749a:	4628      	mov	r0, r5
 800749c:	47b8      	blx	r7
 800749e:	3001      	adds	r0, #1
 80074a0:	f43f af19 	beq.w	80072d6 <_printf_float+0xc2>
 80074a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074a8:	4313      	orrs	r3, r2
 80074aa:	d102      	bne.n	80074b2 <_printf_float+0x29e>
 80074ac:	6823      	ldr	r3, [r4, #0]
 80074ae:	07d9      	lsls	r1, r3, #31
 80074b0:	d5d8      	bpl.n	8007464 <_printf_float+0x250>
 80074b2:	ee18 3a10 	vmov	r3, s16
 80074b6:	4652      	mov	r2, sl
 80074b8:	4631      	mov	r1, r6
 80074ba:	4628      	mov	r0, r5
 80074bc:	47b8      	blx	r7
 80074be:	3001      	adds	r0, #1
 80074c0:	f43f af09 	beq.w	80072d6 <_printf_float+0xc2>
 80074c4:	f04f 0900 	mov.w	r9, #0
 80074c8:	f104 0a1a 	add.w	sl, r4, #26
 80074cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074ce:	425b      	negs	r3, r3
 80074d0:	454b      	cmp	r3, r9
 80074d2:	dc01      	bgt.n	80074d8 <_printf_float+0x2c4>
 80074d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074d6:	e792      	b.n	80073fe <_printf_float+0x1ea>
 80074d8:	2301      	movs	r3, #1
 80074da:	4652      	mov	r2, sl
 80074dc:	4631      	mov	r1, r6
 80074de:	4628      	mov	r0, r5
 80074e0:	47b8      	blx	r7
 80074e2:	3001      	adds	r0, #1
 80074e4:	f43f aef7 	beq.w	80072d6 <_printf_float+0xc2>
 80074e8:	f109 0901 	add.w	r9, r9, #1
 80074ec:	e7ee      	b.n	80074cc <_printf_float+0x2b8>
 80074ee:	bf00      	nop
 80074f0:	7fefffff 	.word	0x7fefffff
 80074f4:	08009edc 	.word	0x08009edc
 80074f8:	08009ee0 	.word	0x08009ee0
 80074fc:	08009ee8 	.word	0x08009ee8
 8007500:	08009ee4 	.word	0x08009ee4
 8007504:	08009eec 	.word	0x08009eec
 8007508:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800750a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800750c:	429a      	cmp	r2, r3
 800750e:	bfa8      	it	ge
 8007510:	461a      	movge	r2, r3
 8007512:	2a00      	cmp	r2, #0
 8007514:	4691      	mov	r9, r2
 8007516:	dc37      	bgt.n	8007588 <_printf_float+0x374>
 8007518:	f04f 0b00 	mov.w	fp, #0
 800751c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007520:	f104 021a 	add.w	r2, r4, #26
 8007524:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007526:	9305      	str	r3, [sp, #20]
 8007528:	eba3 0309 	sub.w	r3, r3, r9
 800752c:	455b      	cmp	r3, fp
 800752e:	dc33      	bgt.n	8007598 <_printf_float+0x384>
 8007530:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007534:	429a      	cmp	r2, r3
 8007536:	db3b      	blt.n	80075b0 <_printf_float+0x39c>
 8007538:	6823      	ldr	r3, [r4, #0]
 800753a:	07da      	lsls	r2, r3, #31
 800753c:	d438      	bmi.n	80075b0 <_printf_float+0x39c>
 800753e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007540:	9a05      	ldr	r2, [sp, #20]
 8007542:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007544:	1a9a      	subs	r2, r3, r2
 8007546:	eba3 0901 	sub.w	r9, r3, r1
 800754a:	4591      	cmp	r9, r2
 800754c:	bfa8      	it	ge
 800754e:	4691      	movge	r9, r2
 8007550:	f1b9 0f00 	cmp.w	r9, #0
 8007554:	dc35      	bgt.n	80075c2 <_printf_float+0x3ae>
 8007556:	f04f 0800 	mov.w	r8, #0
 800755a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800755e:	f104 0a1a 	add.w	sl, r4, #26
 8007562:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007566:	1a9b      	subs	r3, r3, r2
 8007568:	eba3 0309 	sub.w	r3, r3, r9
 800756c:	4543      	cmp	r3, r8
 800756e:	f77f af79 	ble.w	8007464 <_printf_float+0x250>
 8007572:	2301      	movs	r3, #1
 8007574:	4652      	mov	r2, sl
 8007576:	4631      	mov	r1, r6
 8007578:	4628      	mov	r0, r5
 800757a:	47b8      	blx	r7
 800757c:	3001      	adds	r0, #1
 800757e:	f43f aeaa 	beq.w	80072d6 <_printf_float+0xc2>
 8007582:	f108 0801 	add.w	r8, r8, #1
 8007586:	e7ec      	b.n	8007562 <_printf_float+0x34e>
 8007588:	4613      	mov	r3, r2
 800758a:	4631      	mov	r1, r6
 800758c:	4642      	mov	r2, r8
 800758e:	4628      	mov	r0, r5
 8007590:	47b8      	blx	r7
 8007592:	3001      	adds	r0, #1
 8007594:	d1c0      	bne.n	8007518 <_printf_float+0x304>
 8007596:	e69e      	b.n	80072d6 <_printf_float+0xc2>
 8007598:	2301      	movs	r3, #1
 800759a:	4631      	mov	r1, r6
 800759c:	4628      	mov	r0, r5
 800759e:	9205      	str	r2, [sp, #20]
 80075a0:	47b8      	blx	r7
 80075a2:	3001      	adds	r0, #1
 80075a4:	f43f ae97 	beq.w	80072d6 <_printf_float+0xc2>
 80075a8:	9a05      	ldr	r2, [sp, #20]
 80075aa:	f10b 0b01 	add.w	fp, fp, #1
 80075ae:	e7b9      	b.n	8007524 <_printf_float+0x310>
 80075b0:	ee18 3a10 	vmov	r3, s16
 80075b4:	4652      	mov	r2, sl
 80075b6:	4631      	mov	r1, r6
 80075b8:	4628      	mov	r0, r5
 80075ba:	47b8      	blx	r7
 80075bc:	3001      	adds	r0, #1
 80075be:	d1be      	bne.n	800753e <_printf_float+0x32a>
 80075c0:	e689      	b.n	80072d6 <_printf_float+0xc2>
 80075c2:	9a05      	ldr	r2, [sp, #20]
 80075c4:	464b      	mov	r3, r9
 80075c6:	4442      	add	r2, r8
 80075c8:	4631      	mov	r1, r6
 80075ca:	4628      	mov	r0, r5
 80075cc:	47b8      	blx	r7
 80075ce:	3001      	adds	r0, #1
 80075d0:	d1c1      	bne.n	8007556 <_printf_float+0x342>
 80075d2:	e680      	b.n	80072d6 <_printf_float+0xc2>
 80075d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075d6:	2a01      	cmp	r2, #1
 80075d8:	dc01      	bgt.n	80075de <_printf_float+0x3ca>
 80075da:	07db      	lsls	r3, r3, #31
 80075dc:	d538      	bpl.n	8007650 <_printf_float+0x43c>
 80075de:	2301      	movs	r3, #1
 80075e0:	4642      	mov	r2, r8
 80075e2:	4631      	mov	r1, r6
 80075e4:	4628      	mov	r0, r5
 80075e6:	47b8      	blx	r7
 80075e8:	3001      	adds	r0, #1
 80075ea:	f43f ae74 	beq.w	80072d6 <_printf_float+0xc2>
 80075ee:	ee18 3a10 	vmov	r3, s16
 80075f2:	4652      	mov	r2, sl
 80075f4:	4631      	mov	r1, r6
 80075f6:	4628      	mov	r0, r5
 80075f8:	47b8      	blx	r7
 80075fa:	3001      	adds	r0, #1
 80075fc:	f43f ae6b 	beq.w	80072d6 <_printf_float+0xc2>
 8007600:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007604:	2200      	movs	r2, #0
 8007606:	2300      	movs	r3, #0
 8007608:	f7f9 fa5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800760c:	b9d8      	cbnz	r0, 8007646 <_printf_float+0x432>
 800760e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007610:	f108 0201 	add.w	r2, r8, #1
 8007614:	3b01      	subs	r3, #1
 8007616:	4631      	mov	r1, r6
 8007618:	4628      	mov	r0, r5
 800761a:	47b8      	blx	r7
 800761c:	3001      	adds	r0, #1
 800761e:	d10e      	bne.n	800763e <_printf_float+0x42a>
 8007620:	e659      	b.n	80072d6 <_printf_float+0xc2>
 8007622:	2301      	movs	r3, #1
 8007624:	4652      	mov	r2, sl
 8007626:	4631      	mov	r1, r6
 8007628:	4628      	mov	r0, r5
 800762a:	47b8      	blx	r7
 800762c:	3001      	adds	r0, #1
 800762e:	f43f ae52 	beq.w	80072d6 <_printf_float+0xc2>
 8007632:	f108 0801 	add.w	r8, r8, #1
 8007636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007638:	3b01      	subs	r3, #1
 800763a:	4543      	cmp	r3, r8
 800763c:	dcf1      	bgt.n	8007622 <_printf_float+0x40e>
 800763e:	464b      	mov	r3, r9
 8007640:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007644:	e6dc      	b.n	8007400 <_printf_float+0x1ec>
 8007646:	f04f 0800 	mov.w	r8, #0
 800764a:	f104 0a1a 	add.w	sl, r4, #26
 800764e:	e7f2      	b.n	8007636 <_printf_float+0x422>
 8007650:	2301      	movs	r3, #1
 8007652:	4642      	mov	r2, r8
 8007654:	e7df      	b.n	8007616 <_printf_float+0x402>
 8007656:	2301      	movs	r3, #1
 8007658:	464a      	mov	r2, r9
 800765a:	4631      	mov	r1, r6
 800765c:	4628      	mov	r0, r5
 800765e:	47b8      	blx	r7
 8007660:	3001      	adds	r0, #1
 8007662:	f43f ae38 	beq.w	80072d6 <_printf_float+0xc2>
 8007666:	f108 0801 	add.w	r8, r8, #1
 800766a:	68e3      	ldr	r3, [r4, #12]
 800766c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800766e:	1a5b      	subs	r3, r3, r1
 8007670:	4543      	cmp	r3, r8
 8007672:	dcf0      	bgt.n	8007656 <_printf_float+0x442>
 8007674:	e6fa      	b.n	800746c <_printf_float+0x258>
 8007676:	f04f 0800 	mov.w	r8, #0
 800767a:	f104 0919 	add.w	r9, r4, #25
 800767e:	e7f4      	b.n	800766a <_printf_float+0x456>

08007680 <_printf_common>:
 8007680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007684:	4616      	mov	r6, r2
 8007686:	4699      	mov	r9, r3
 8007688:	688a      	ldr	r2, [r1, #8]
 800768a:	690b      	ldr	r3, [r1, #16]
 800768c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007690:	4293      	cmp	r3, r2
 8007692:	bfb8      	it	lt
 8007694:	4613      	movlt	r3, r2
 8007696:	6033      	str	r3, [r6, #0]
 8007698:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800769c:	4607      	mov	r7, r0
 800769e:	460c      	mov	r4, r1
 80076a0:	b10a      	cbz	r2, 80076a6 <_printf_common+0x26>
 80076a2:	3301      	adds	r3, #1
 80076a4:	6033      	str	r3, [r6, #0]
 80076a6:	6823      	ldr	r3, [r4, #0]
 80076a8:	0699      	lsls	r1, r3, #26
 80076aa:	bf42      	ittt	mi
 80076ac:	6833      	ldrmi	r3, [r6, #0]
 80076ae:	3302      	addmi	r3, #2
 80076b0:	6033      	strmi	r3, [r6, #0]
 80076b2:	6825      	ldr	r5, [r4, #0]
 80076b4:	f015 0506 	ands.w	r5, r5, #6
 80076b8:	d106      	bne.n	80076c8 <_printf_common+0x48>
 80076ba:	f104 0a19 	add.w	sl, r4, #25
 80076be:	68e3      	ldr	r3, [r4, #12]
 80076c0:	6832      	ldr	r2, [r6, #0]
 80076c2:	1a9b      	subs	r3, r3, r2
 80076c4:	42ab      	cmp	r3, r5
 80076c6:	dc26      	bgt.n	8007716 <_printf_common+0x96>
 80076c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80076cc:	1e13      	subs	r3, r2, #0
 80076ce:	6822      	ldr	r2, [r4, #0]
 80076d0:	bf18      	it	ne
 80076d2:	2301      	movne	r3, #1
 80076d4:	0692      	lsls	r2, r2, #26
 80076d6:	d42b      	bmi.n	8007730 <_printf_common+0xb0>
 80076d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076dc:	4649      	mov	r1, r9
 80076de:	4638      	mov	r0, r7
 80076e0:	47c0      	blx	r8
 80076e2:	3001      	adds	r0, #1
 80076e4:	d01e      	beq.n	8007724 <_printf_common+0xa4>
 80076e6:	6823      	ldr	r3, [r4, #0]
 80076e8:	68e5      	ldr	r5, [r4, #12]
 80076ea:	6832      	ldr	r2, [r6, #0]
 80076ec:	f003 0306 	and.w	r3, r3, #6
 80076f0:	2b04      	cmp	r3, #4
 80076f2:	bf08      	it	eq
 80076f4:	1aad      	subeq	r5, r5, r2
 80076f6:	68a3      	ldr	r3, [r4, #8]
 80076f8:	6922      	ldr	r2, [r4, #16]
 80076fa:	bf0c      	ite	eq
 80076fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007700:	2500      	movne	r5, #0
 8007702:	4293      	cmp	r3, r2
 8007704:	bfc4      	itt	gt
 8007706:	1a9b      	subgt	r3, r3, r2
 8007708:	18ed      	addgt	r5, r5, r3
 800770a:	2600      	movs	r6, #0
 800770c:	341a      	adds	r4, #26
 800770e:	42b5      	cmp	r5, r6
 8007710:	d11a      	bne.n	8007748 <_printf_common+0xc8>
 8007712:	2000      	movs	r0, #0
 8007714:	e008      	b.n	8007728 <_printf_common+0xa8>
 8007716:	2301      	movs	r3, #1
 8007718:	4652      	mov	r2, sl
 800771a:	4649      	mov	r1, r9
 800771c:	4638      	mov	r0, r7
 800771e:	47c0      	blx	r8
 8007720:	3001      	adds	r0, #1
 8007722:	d103      	bne.n	800772c <_printf_common+0xac>
 8007724:	f04f 30ff 	mov.w	r0, #4294967295
 8007728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800772c:	3501      	adds	r5, #1
 800772e:	e7c6      	b.n	80076be <_printf_common+0x3e>
 8007730:	18e1      	adds	r1, r4, r3
 8007732:	1c5a      	adds	r2, r3, #1
 8007734:	2030      	movs	r0, #48	; 0x30
 8007736:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800773a:	4422      	add	r2, r4
 800773c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007740:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007744:	3302      	adds	r3, #2
 8007746:	e7c7      	b.n	80076d8 <_printf_common+0x58>
 8007748:	2301      	movs	r3, #1
 800774a:	4622      	mov	r2, r4
 800774c:	4649      	mov	r1, r9
 800774e:	4638      	mov	r0, r7
 8007750:	47c0      	blx	r8
 8007752:	3001      	adds	r0, #1
 8007754:	d0e6      	beq.n	8007724 <_printf_common+0xa4>
 8007756:	3601      	adds	r6, #1
 8007758:	e7d9      	b.n	800770e <_printf_common+0x8e>
	...

0800775c <_printf_i>:
 800775c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007760:	7e0f      	ldrb	r7, [r1, #24]
 8007762:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007764:	2f78      	cmp	r7, #120	; 0x78
 8007766:	4691      	mov	r9, r2
 8007768:	4680      	mov	r8, r0
 800776a:	460c      	mov	r4, r1
 800776c:	469a      	mov	sl, r3
 800776e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007772:	d807      	bhi.n	8007784 <_printf_i+0x28>
 8007774:	2f62      	cmp	r7, #98	; 0x62
 8007776:	d80a      	bhi.n	800778e <_printf_i+0x32>
 8007778:	2f00      	cmp	r7, #0
 800777a:	f000 80d8 	beq.w	800792e <_printf_i+0x1d2>
 800777e:	2f58      	cmp	r7, #88	; 0x58
 8007780:	f000 80a3 	beq.w	80078ca <_printf_i+0x16e>
 8007784:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007788:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800778c:	e03a      	b.n	8007804 <_printf_i+0xa8>
 800778e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007792:	2b15      	cmp	r3, #21
 8007794:	d8f6      	bhi.n	8007784 <_printf_i+0x28>
 8007796:	a101      	add	r1, pc, #4	; (adr r1, 800779c <_printf_i+0x40>)
 8007798:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800779c:	080077f5 	.word	0x080077f5
 80077a0:	08007809 	.word	0x08007809
 80077a4:	08007785 	.word	0x08007785
 80077a8:	08007785 	.word	0x08007785
 80077ac:	08007785 	.word	0x08007785
 80077b0:	08007785 	.word	0x08007785
 80077b4:	08007809 	.word	0x08007809
 80077b8:	08007785 	.word	0x08007785
 80077bc:	08007785 	.word	0x08007785
 80077c0:	08007785 	.word	0x08007785
 80077c4:	08007785 	.word	0x08007785
 80077c8:	08007915 	.word	0x08007915
 80077cc:	08007839 	.word	0x08007839
 80077d0:	080078f7 	.word	0x080078f7
 80077d4:	08007785 	.word	0x08007785
 80077d8:	08007785 	.word	0x08007785
 80077dc:	08007937 	.word	0x08007937
 80077e0:	08007785 	.word	0x08007785
 80077e4:	08007839 	.word	0x08007839
 80077e8:	08007785 	.word	0x08007785
 80077ec:	08007785 	.word	0x08007785
 80077f0:	080078ff 	.word	0x080078ff
 80077f4:	682b      	ldr	r3, [r5, #0]
 80077f6:	1d1a      	adds	r2, r3, #4
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	602a      	str	r2, [r5, #0]
 80077fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007800:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007804:	2301      	movs	r3, #1
 8007806:	e0a3      	b.n	8007950 <_printf_i+0x1f4>
 8007808:	6820      	ldr	r0, [r4, #0]
 800780a:	6829      	ldr	r1, [r5, #0]
 800780c:	0606      	lsls	r6, r0, #24
 800780e:	f101 0304 	add.w	r3, r1, #4
 8007812:	d50a      	bpl.n	800782a <_printf_i+0xce>
 8007814:	680e      	ldr	r6, [r1, #0]
 8007816:	602b      	str	r3, [r5, #0]
 8007818:	2e00      	cmp	r6, #0
 800781a:	da03      	bge.n	8007824 <_printf_i+0xc8>
 800781c:	232d      	movs	r3, #45	; 0x2d
 800781e:	4276      	negs	r6, r6
 8007820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007824:	485e      	ldr	r0, [pc, #376]	; (80079a0 <_printf_i+0x244>)
 8007826:	230a      	movs	r3, #10
 8007828:	e019      	b.n	800785e <_printf_i+0x102>
 800782a:	680e      	ldr	r6, [r1, #0]
 800782c:	602b      	str	r3, [r5, #0]
 800782e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007832:	bf18      	it	ne
 8007834:	b236      	sxthne	r6, r6
 8007836:	e7ef      	b.n	8007818 <_printf_i+0xbc>
 8007838:	682b      	ldr	r3, [r5, #0]
 800783a:	6820      	ldr	r0, [r4, #0]
 800783c:	1d19      	adds	r1, r3, #4
 800783e:	6029      	str	r1, [r5, #0]
 8007840:	0601      	lsls	r1, r0, #24
 8007842:	d501      	bpl.n	8007848 <_printf_i+0xec>
 8007844:	681e      	ldr	r6, [r3, #0]
 8007846:	e002      	b.n	800784e <_printf_i+0xf2>
 8007848:	0646      	lsls	r6, r0, #25
 800784a:	d5fb      	bpl.n	8007844 <_printf_i+0xe8>
 800784c:	881e      	ldrh	r6, [r3, #0]
 800784e:	4854      	ldr	r0, [pc, #336]	; (80079a0 <_printf_i+0x244>)
 8007850:	2f6f      	cmp	r7, #111	; 0x6f
 8007852:	bf0c      	ite	eq
 8007854:	2308      	moveq	r3, #8
 8007856:	230a      	movne	r3, #10
 8007858:	2100      	movs	r1, #0
 800785a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800785e:	6865      	ldr	r5, [r4, #4]
 8007860:	60a5      	str	r5, [r4, #8]
 8007862:	2d00      	cmp	r5, #0
 8007864:	bfa2      	ittt	ge
 8007866:	6821      	ldrge	r1, [r4, #0]
 8007868:	f021 0104 	bicge.w	r1, r1, #4
 800786c:	6021      	strge	r1, [r4, #0]
 800786e:	b90e      	cbnz	r6, 8007874 <_printf_i+0x118>
 8007870:	2d00      	cmp	r5, #0
 8007872:	d04d      	beq.n	8007910 <_printf_i+0x1b4>
 8007874:	4615      	mov	r5, r2
 8007876:	fbb6 f1f3 	udiv	r1, r6, r3
 800787a:	fb03 6711 	mls	r7, r3, r1, r6
 800787e:	5dc7      	ldrb	r7, [r0, r7]
 8007880:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007884:	4637      	mov	r7, r6
 8007886:	42bb      	cmp	r3, r7
 8007888:	460e      	mov	r6, r1
 800788a:	d9f4      	bls.n	8007876 <_printf_i+0x11a>
 800788c:	2b08      	cmp	r3, #8
 800788e:	d10b      	bne.n	80078a8 <_printf_i+0x14c>
 8007890:	6823      	ldr	r3, [r4, #0]
 8007892:	07de      	lsls	r6, r3, #31
 8007894:	d508      	bpl.n	80078a8 <_printf_i+0x14c>
 8007896:	6923      	ldr	r3, [r4, #16]
 8007898:	6861      	ldr	r1, [r4, #4]
 800789a:	4299      	cmp	r1, r3
 800789c:	bfde      	ittt	le
 800789e:	2330      	movle	r3, #48	; 0x30
 80078a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80078a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80078a8:	1b52      	subs	r2, r2, r5
 80078aa:	6122      	str	r2, [r4, #16]
 80078ac:	f8cd a000 	str.w	sl, [sp]
 80078b0:	464b      	mov	r3, r9
 80078b2:	aa03      	add	r2, sp, #12
 80078b4:	4621      	mov	r1, r4
 80078b6:	4640      	mov	r0, r8
 80078b8:	f7ff fee2 	bl	8007680 <_printf_common>
 80078bc:	3001      	adds	r0, #1
 80078be:	d14c      	bne.n	800795a <_printf_i+0x1fe>
 80078c0:	f04f 30ff 	mov.w	r0, #4294967295
 80078c4:	b004      	add	sp, #16
 80078c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ca:	4835      	ldr	r0, [pc, #212]	; (80079a0 <_printf_i+0x244>)
 80078cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80078d0:	6829      	ldr	r1, [r5, #0]
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80078d8:	6029      	str	r1, [r5, #0]
 80078da:	061d      	lsls	r5, r3, #24
 80078dc:	d514      	bpl.n	8007908 <_printf_i+0x1ac>
 80078de:	07df      	lsls	r7, r3, #31
 80078e0:	bf44      	itt	mi
 80078e2:	f043 0320 	orrmi.w	r3, r3, #32
 80078e6:	6023      	strmi	r3, [r4, #0]
 80078e8:	b91e      	cbnz	r6, 80078f2 <_printf_i+0x196>
 80078ea:	6823      	ldr	r3, [r4, #0]
 80078ec:	f023 0320 	bic.w	r3, r3, #32
 80078f0:	6023      	str	r3, [r4, #0]
 80078f2:	2310      	movs	r3, #16
 80078f4:	e7b0      	b.n	8007858 <_printf_i+0xfc>
 80078f6:	6823      	ldr	r3, [r4, #0]
 80078f8:	f043 0320 	orr.w	r3, r3, #32
 80078fc:	6023      	str	r3, [r4, #0]
 80078fe:	2378      	movs	r3, #120	; 0x78
 8007900:	4828      	ldr	r0, [pc, #160]	; (80079a4 <_printf_i+0x248>)
 8007902:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007906:	e7e3      	b.n	80078d0 <_printf_i+0x174>
 8007908:	0659      	lsls	r1, r3, #25
 800790a:	bf48      	it	mi
 800790c:	b2b6      	uxthmi	r6, r6
 800790e:	e7e6      	b.n	80078de <_printf_i+0x182>
 8007910:	4615      	mov	r5, r2
 8007912:	e7bb      	b.n	800788c <_printf_i+0x130>
 8007914:	682b      	ldr	r3, [r5, #0]
 8007916:	6826      	ldr	r6, [r4, #0]
 8007918:	6961      	ldr	r1, [r4, #20]
 800791a:	1d18      	adds	r0, r3, #4
 800791c:	6028      	str	r0, [r5, #0]
 800791e:	0635      	lsls	r5, r6, #24
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	d501      	bpl.n	8007928 <_printf_i+0x1cc>
 8007924:	6019      	str	r1, [r3, #0]
 8007926:	e002      	b.n	800792e <_printf_i+0x1d2>
 8007928:	0670      	lsls	r0, r6, #25
 800792a:	d5fb      	bpl.n	8007924 <_printf_i+0x1c8>
 800792c:	8019      	strh	r1, [r3, #0]
 800792e:	2300      	movs	r3, #0
 8007930:	6123      	str	r3, [r4, #16]
 8007932:	4615      	mov	r5, r2
 8007934:	e7ba      	b.n	80078ac <_printf_i+0x150>
 8007936:	682b      	ldr	r3, [r5, #0]
 8007938:	1d1a      	adds	r2, r3, #4
 800793a:	602a      	str	r2, [r5, #0]
 800793c:	681d      	ldr	r5, [r3, #0]
 800793e:	6862      	ldr	r2, [r4, #4]
 8007940:	2100      	movs	r1, #0
 8007942:	4628      	mov	r0, r5
 8007944:	f7f8 fc4c 	bl	80001e0 <memchr>
 8007948:	b108      	cbz	r0, 800794e <_printf_i+0x1f2>
 800794a:	1b40      	subs	r0, r0, r5
 800794c:	6060      	str	r0, [r4, #4]
 800794e:	6863      	ldr	r3, [r4, #4]
 8007950:	6123      	str	r3, [r4, #16]
 8007952:	2300      	movs	r3, #0
 8007954:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007958:	e7a8      	b.n	80078ac <_printf_i+0x150>
 800795a:	6923      	ldr	r3, [r4, #16]
 800795c:	462a      	mov	r2, r5
 800795e:	4649      	mov	r1, r9
 8007960:	4640      	mov	r0, r8
 8007962:	47d0      	blx	sl
 8007964:	3001      	adds	r0, #1
 8007966:	d0ab      	beq.n	80078c0 <_printf_i+0x164>
 8007968:	6823      	ldr	r3, [r4, #0]
 800796a:	079b      	lsls	r3, r3, #30
 800796c:	d413      	bmi.n	8007996 <_printf_i+0x23a>
 800796e:	68e0      	ldr	r0, [r4, #12]
 8007970:	9b03      	ldr	r3, [sp, #12]
 8007972:	4298      	cmp	r0, r3
 8007974:	bfb8      	it	lt
 8007976:	4618      	movlt	r0, r3
 8007978:	e7a4      	b.n	80078c4 <_printf_i+0x168>
 800797a:	2301      	movs	r3, #1
 800797c:	4632      	mov	r2, r6
 800797e:	4649      	mov	r1, r9
 8007980:	4640      	mov	r0, r8
 8007982:	47d0      	blx	sl
 8007984:	3001      	adds	r0, #1
 8007986:	d09b      	beq.n	80078c0 <_printf_i+0x164>
 8007988:	3501      	adds	r5, #1
 800798a:	68e3      	ldr	r3, [r4, #12]
 800798c:	9903      	ldr	r1, [sp, #12]
 800798e:	1a5b      	subs	r3, r3, r1
 8007990:	42ab      	cmp	r3, r5
 8007992:	dcf2      	bgt.n	800797a <_printf_i+0x21e>
 8007994:	e7eb      	b.n	800796e <_printf_i+0x212>
 8007996:	2500      	movs	r5, #0
 8007998:	f104 0619 	add.w	r6, r4, #25
 800799c:	e7f5      	b.n	800798a <_printf_i+0x22e>
 800799e:	bf00      	nop
 80079a0:	08009eee 	.word	0x08009eee
 80079a4:	08009eff 	.word	0x08009eff

080079a8 <siprintf>:
 80079a8:	b40e      	push	{r1, r2, r3}
 80079aa:	b500      	push	{lr}
 80079ac:	b09c      	sub	sp, #112	; 0x70
 80079ae:	ab1d      	add	r3, sp, #116	; 0x74
 80079b0:	9002      	str	r0, [sp, #8]
 80079b2:	9006      	str	r0, [sp, #24]
 80079b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80079b8:	4809      	ldr	r0, [pc, #36]	; (80079e0 <siprintf+0x38>)
 80079ba:	9107      	str	r1, [sp, #28]
 80079bc:	9104      	str	r1, [sp, #16]
 80079be:	4909      	ldr	r1, [pc, #36]	; (80079e4 <siprintf+0x3c>)
 80079c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80079c4:	9105      	str	r1, [sp, #20]
 80079c6:	6800      	ldr	r0, [r0, #0]
 80079c8:	9301      	str	r3, [sp, #4]
 80079ca:	a902      	add	r1, sp, #8
 80079cc:	f001 fb68 	bl	80090a0 <_svfiprintf_r>
 80079d0:	9b02      	ldr	r3, [sp, #8]
 80079d2:	2200      	movs	r2, #0
 80079d4:	701a      	strb	r2, [r3, #0]
 80079d6:	b01c      	add	sp, #112	; 0x70
 80079d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80079dc:	b003      	add	sp, #12
 80079de:	4770      	bx	lr
 80079e0:	20000018 	.word	0x20000018
 80079e4:	ffff0208 	.word	0xffff0208

080079e8 <quorem>:
 80079e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ec:	6903      	ldr	r3, [r0, #16]
 80079ee:	690c      	ldr	r4, [r1, #16]
 80079f0:	42a3      	cmp	r3, r4
 80079f2:	4607      	mov	r7, r0
 80079f4:	f2c0 8081 	blt.w	8007afa <quorem+0x112>
 80079f8:	3c01      	subs	r4, #1
 80079fa:	f101 0814 	add.w	r8, r1, #20
 80079fe:	f100 0514 	add.w	r5, r0, #20
 8007a02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a06:	9301      	str	r3, [sp, #4]
 8007a08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a10:	3301      	adds	r3, #1
 8007a12:	429a      	cmp	r2, r3
 8007a14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007a18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a20:	d331      	bcc.n	8007a86 <quorem+0x9e>
 8007a22:	f04f 0e00 	mov.w	lr, #0
 8007a26:	4640      	mov	r0, r8
 8007a28:	46ac      	mov	ip, r5
 8007a2a:	46f2      	mov	sl, lr
 8007a2c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007a30:	b293      	uxth	r3, r2
 8007a32:	fb06 e303 	mla	r3, r6, r3, lr
 8007a36:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	ebaa 0303 	sub.w	r3, sl, r3
 8007a40:	f8dc a000 	ldr.w	sl, [ip]
 8007a44:	0c12      	lsrs	r2, r2, #16
 8007a46:	fa13 f38a 	uxtah	r3, r3, sl
 8007a4a:	fb06 e202 	mla	r2, r6, r2, lr
 8007a4e:	9300      	str	r3, [sp, #0]
 8007a50:	9b00      	ldr	r3, [sp, #0]
 8007a52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007a56:	b292      	uxth	r2, r2
 8007a58:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007a5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a60:	f8bd 3000 	ldrh.w	r3, [sp]
 8007a64:	4581      	cmp	r9, r0
 8007a66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a6a:	f84c 3b04 	str.w	r3, [ip], #4
 8007a6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007a72:	d2db      	bcs.n	8007a2c <quorem+0x44>
 8007a74:	f855 300b 	ldr.w	r3, [r5, fp]
 8007a78:	b92b      	cbnz	r3, 8007a86 <quorem+0x9e>
 8007a7a:	9b01      	ldr	r3, [sp, #4]
 8007a7c:	3b04      	subs	r3, #4
 8007a7e:	429d      	cmp	r5, r3
 8007a80:	461a      	mov	r2, r3
 8007a82:	d32e      	bcc.n	8007ae2 <quorem+0xfa>
 8007a84:	613c      	str	r4, [r7, #16]
 8007a86:	4638      	mov	r0, r7
 8007a88:	f001 f8b6 	bl	8008bf8 <__mcmp>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	db24      	blt.n	8007ada <quorem+0xf2>
 8007a90:	3601      	adds	r6, #1
 8007a92:	4628      	mov	r0, r5
 8007a94:	f04f 0c00 	mov.w	ip, #0
 8007a98:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a9c:	f8d0 e000 	ldr.w	lr, [r0]
 8007aa0:	b293      	uxth	r3, r2
 8007aa2:	ebac 0303 	sub.w	r3, ip, r3
 8007aa6:	0c12      	lsrs	r2, r2, #16
 8007aa8:	fa13 f38e 	uxtah	r3, r3, lr
 8007aac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007ab0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007aba:	45c1      	cmp	r9, r8
 8007abc:	f840 3b04 	str.w	r3, [r0], #4
 8007ac0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007ac4:	d2e8      	bcs.n	8007a98 <quorem+0xb0>
 8007ac6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007aca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ace:	b922      	cbnz	r2, 8007ada <quorem+0xf2>
 8007ad0:	3b04      	subs	r3, #4
 8007ad2:	429d      	cmp	r5, r3
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	d30a      	bcc.n	8007aee <quorem+0x106>
 8007ad8:	613c      	str	r4, [r7, #16]
 8007ada:	4630      	mov	r0, r6
 8007adc:	b003      	add	sp, #12
 8007ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae2:	6812      	ldr	r2, [r2, #0]
 8007ae4:	3b04      	subs	r3, #4
 8007ae6:	2a00      	cmp	r2, #0
 8007ae8:	d1cc      	bne.n	8007a84 <quorem+0x9c>
 8007aea:	3c01      	subs	r4, #1
 8007aec:	e7c7      	b.n	8007a7e <quorem+0x96>
 8007aee:	6812      	ldr	r2, [r2, #0]
 8007af0:	3b04      	subs	r3, #4
 8007af2:	2a00      	cmp	r2, #0
 8007af4:	d1f0      	bne.n	8007ad8 <quorem+0xf0>
 8007af6:	3c01      	subs	r4, #1
 8007af8:	e7eb      	b.n	8007ad2 <quorem+0xea>
 8007afa:	2000      	movs	r0, #0
 8007afc:	e7ee      	b.n	8007adc <quorem+0xf4>
	...

08007b00 <_dtoa_r>:
 8007b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b04:	ed2d 8b04 	vpush	{d8-d9}
 8007b08:	ec57 6b10 	vmov	r6, r7, d0
 8007b0c:	b093      	sub	sp, #76	; 0x4c
 8007b0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007b10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007b14:	9106      	str	r1, [sp, #24]
 8007b16:	ee10 aa10 	vmov	sl, s0
 8007b1a:	4604      	mov	r4, r0
 8007b1c:	9209      	str	r2, [sp, #36]	; 0x24
 8007b1e:	930c      	str	r3, [sp, #48]	; 0x30
 8007b20:	46bb      	mov	fp, r7
 8007b22:	b975      	cbnz	r5, 8007b42 <_dtoa_r+0x42>
 8007b24:	2010      	movs	r0, #16
 8007b26:	f000 fddd 	bl	80086e4 <malloc>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	6260      	str	r0, [r4, #36]	; 0x24
 8007b2e:	b920      	cbnz	r0, 8007b3a <_dtoa_r+0x3a>
 8007b30:	4ba7      	ldr	r3, [pc, #668]	; (8007dd0 <_dtoa_r+0x2d0>)
 8007b32:	21ea      	movs	r1, #234	; 0xea
 8007b34:	48a7      	ldr	r0, [pc, #668]	; (8007dd4 <_dtoa_r+0x2d4>)
 8007b36:	f001 fbc3 	bl	80092c0 <__assert_func>
 8007b3a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007b3e:	6005      	str	r5, [r0, #0]
 8007b40:	60c5      	str	r5, [r0, #12]
 8007b42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b44:	6819      	ldr	r1, [r3, #0]
 8007b46:	b151      	cbz	r1, 8007b5e <_dtoa_r+0x5e>
 8007b48:	685a      	ldr	r2, [r3, #4]
 8007b4a:	604a      	str	r2, [r1, #4]
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	4093      	lsls	r3, r2
 8007b50:	608b      	str	r3, [r1, #8]
 8007b52:	4620      	mov	r0, r4
 8007b54:	f000 fe0e 	bl	8008774 <_Bfree>
 8007b58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	601a      	str	r2, [r3, #0]
 8007b5e:	1e3b      	subs	r3, r7, #0
 8007b60:	bfaa      	itet	ge
 8007b62:	2300      	movge	r3, #0
 8007b64:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007b68:	f8c8 3000 	strge.w	r3, [r8]
 8007b6c:	4b9a      	ldr	r3, [pc, #616]	; (8007dd8 <_dtoa_r+0x2d8>)
 8007b6e:	bfbc      	itt	lt
 8007b70:	2201      	movlt	r2, #1
 8007b72:	f8c8 2000 	strlt.w	r2, [r8]
 8007b76:	ea33 030b 	bics.w	r3, r3, fp
 8007b7a:	d11b      	bne.n	8007bb4 <_dtoa_r+0xb4>
 8007b7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b7e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007b82:	6013      	str	r3, [r2, #0]
 8007b84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b88:	4333      	orrs	r3, r6
 8007b8a:	f000 8592 	beq.w	80086b2 <_dtoa_r+0xbb2>
 8007b8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b90:	b963      	cbnz	r3, 8007bac <_dtoa_r+0xac>
 8007b92:	4b92      	ldr	r3, [pc, #584]	; (8007ddc <_dtoa_r+0x2dc>)
 8007b94:	e022      	b.n	8007bdc <_dtoa_r+0xdc>
 8007b96:	4b92      	ldr	r3, [pc, #584]	; (8007de0 <_dtoa_r+0x2e0>)
 8007b98:	9301      	str	r3, [sp, #4]
 8007b9a:	3308      	adds	r3, #8
 8007b9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b9e:	6013      	str	r3, [r2, #0]
 8007ba0:	9801      	ldr	r0, [sp, #4]
 8007ba2:	b013      	add	sp, #76	; 0x4c
 8007ba4:	ecbd 8b04 	vpop	{d8-d9}
 8007ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bac:	4b8b      	ldr	r3, [pc, #556]	; (8007ddc <_dtoa_r+0x2dc>)
 8007bae:	9301      	str	r3, [sp, #4]
 8007bb0:	3303      	adds	r3, #3
 8007bb2:	e7f3      	b.n	8007b9c <_dtoa_r+0x9c>
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	4650      	mov	r0, sl
 8007bba:	4659      	mov	r1, fp
 8007bbc:	f7f8 ff84 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bc0:	ec4b ab19 	vmov	d9, sl, fp
 8007bc4:	4680      	mov	r8, r0
 8007bc6:	b158      	cbz	r0, 8007be0 <_dtoa_r+0xe0>
 8007bc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007bca:	2301      	movs	r3, #1
 8007bcc:	6013      	str	r3, [r2, #0]
 8007bce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f000 856b 	beq.w	80086ac <_dtoa_r+0xbac>
 8007bd6:	4883      	ldr	r0, [pc, #524]	; (8007de4 <_dtoa_r+0x2e4>)
 8007bd8:	6018      	str	r0, [r3, #0]
 8007bda:	1e43      	subs	r3, r0, #1
 8007bdc:	9301      	str	r3, [sp, #4]
 8007bde:	e7df      	b.n	8007ba0 <_dtoa_r+0xa0>
 8007be0:	ec4b ab10 	vmov	d0, sl, fp
 8007be4:	aa10      	add	r2, sp, #64	; 0x40
 8007be6:	a911      	add	r1, sp, #68	; 0x44
 8007be8:	4620      	mov	r0, r4
 8007bea:	f001 f8ab 	bl	8008d44 <__d2b>
 8007bee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007bf2:	ee08 0a10 	vmov	s16, r0
 8007bf6:	2d00      	cmp	r5, #0
 8007bf8:	f000 8084 	beq.w	8007d04 <_dtoa_r+0x204>
 8007bfc:	ee19 3a90 	vmov	r3, s19
 8007c00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c04:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007c08:	4656      	mov	r6, sl
 8007c0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007c0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007c12:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007c16:	4b74      	ldr	r3, [pc, #464]	; (8007de8 <_dtoa_r+0x2e8>)
 8007c18:	2200      	movs	r2, #0
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	4639      	mov	r1, r7
 8007c1e:	f7f8 fb33 	bl	8000288 <__aeabi_dsub>
 8007c22:	a365      	add	r3, pc, #404	; (adr r3, 8007db8 <_dtoa_r+0x2b8>)
 8007c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c28:	f7f8 fce6 	bl	80005f8 <__aeabi_dmul>
 8007c2c:	a364      	add	r3, pc, #400	; (adr r3, 8007dc0 <_dtoa_r+0x2c0>)
 8007c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c32:	f7f8 fb2b 	bl	800028c <__adddf3>
 8007c36:	4606      	mov	r6, r0
 8007c38:	4628      	mov	r0, r5
 8007c3a:	460f      	mov	r7, r1
 8007c3c:	f7f8 fc72 	bl	8000524 <__aeabi_i2d>
 8007c40:	a361      	add	r3, pc, #388	; (adr r3, 8007dc8 <_dtoa_r+0x2c8>)
 8007c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c46:	f7f8 fcd7 	bl	80005f8 <__aeabi_dmul>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	4630      	mov	r0, r6
 8007c50:	4639      	mov	r1, r7
 8007c52:	f7f8 fb1b 	bl	800028c <__adddf3>
 8007c56:	4606      	mov	r6, r0
 8007c58:	460f      	mov	r7, r1
 8007c5a:	f7f8 ff7d 	bl	8000b58 <__aeabi_d2iz>
 8007c5e:	2200      	movs	r2, #0
 8007c60:	9000      	str	r0, [sp, #0]
 8007c62:	2300      	movs	r3, #0
 8007c64:	4630      	mov	r0, r6
 8007c66:	4639      	mov	r1, r7
 8007c68:	f7f8 ff38 	bl	8000adc <__aeabi_dcmplt>
 8007c6c:	b150      	cbz	r0, 8007c84 <_dtoa_r+0x184>
 8007c6e:	9800      	ldr	r0, [sp, #0]
 8007c70:	f7f8 fc58 	bl	8000524 <__aeabi_i2d>
 8007c74:	4632      	mov	r2, r6
 8007c76:	463b      	mov	r3, r7
 8007c78:	f7f8 ff26 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c7c:	b910      	cbnz	r0, 8007c84 <_dtoa_r+0x184>
 8007c7e:	9b00      	ldr	r3, [sp, #0]
 8007c80:	3b01      	subs	r3, #1
 8007c82:	9300      	str	r3, [sp, #0]
 8007c84:	9b00      	ldr	r3, [sp, #0]
 8007c86:	2b16      	cmp	r3, #22
 8007c88:	d85a      	bhi.n	8007d40 <_dtoa_r+0x240>
 8007c8a:	9a00      	ldr	r2, [sp, #0]
 8007c8c:	4b57      	ldr	r3, [pc, #348]	; (8007dec <_dtoa_r+0x2ec>)
 8007c8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c96:	ec51 0b19 	vmov	r0, r1, d9
 8007c9a:	f7f8 ff1f 	bl	8000adc <__aeabi_dcmplt>
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d050      	beq.n	8007d44 <_dtoa_r+0x244>
 8007ca2:	9b00      	ldr	r3, [sp, #0]
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	9300      	str	r3, [sp, #0]
 8007ca8:	2300      	movs	r3, #0
 8007caa:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007cae:	1b5d      	subs	r5, r3, r5
 8007cb0:	1e6b      	subs	r3, r5, #1
 8007cb2:	9305      	str	r3, [sp, #20]
 8007cb4:	bf45      	ittet	mi
 8007cb6:	f1c5 0301 	rsbmi	r3, r5, #1
 8007cba:	9304      	strmi	r3, [sp, #16]
 8007cbc:	2300      	movpl	r3, #0
 8007cbe:	2300      	movmi	r3, #0
 8007cc0:	bf4c      	ite	mi
 8007cc2:	9305      	strmi	r3, [sp, #20]
 8007cc4:	9304      	strpl	r3, [sp, #16]
 8007cc6:	9b00      	ldr	r3, [sp, #0]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	db3d      	blt.n	8007d48 <_dtoa_r+0x248>
 8007ccc:	9b05      	ldr	r3, [sp, #20]
 8007cce:	9a00      	ldr	r2, [sp, #0]
 8007cd0:	920a      	str	r2, [sp, #40]	; 0x28
 8007cd2:	4413      	add	r3, r2
 8007cd4:	9305      	str	r3, [sp, #20]
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	9307      	str	r3, [sp, #28]
 8007cda:	9b06      	ldr	r3, [sp, #24]
 8007cdc:	2b09      	cmp	r3, #9
 8007cde:	f200 8089 	bhi.w	8007df4 <_dtoa_r+0x2f4>
 8007ce2:	2b05      	cmp	r3, #5
 8007ce4:	bfc4      	itt	gt
 8007ce6:	3b04      	subgt	r3, #4
 8007ce8:	9306      	strgt	r3, [sp, #24]
 8007cea:	9b06      	ldr	r3, [sp, #24]
 8007cec:	f1a3 0302 	sub.w	r3, r3, #2
 8007cf0:	bfcc      	ite	gt
 8007cf2:	2500      	movgt	r5, #0
 8007cf4:	2501      	movle	r5, #1
 8007cf6:	2b03      	cmp	r3, #3
 8007cf8:	f200 8087 	bhi.w	8007e0a <_dtoa_r+0x30a>
 8007cfc:	e8df f003 	tbb	[pc, r3]
 8007d00:	59383a2d 	.word	0x59383a2d
 8007d04:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007d08:	441d      	add	r5, r3
 8007d0a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007d0e:	2b20      	cmp	r3, #32
 8007d10:	bfc1      	itttt	gt
 8007d12:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007d16:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007d1a:	fa0b f303 	lslgt.w	r3, fp, r3
 8007d1e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007d22:	bfda      	itte	le
 8007d24:	f1c3 0320 	rsble	r3, r3, #32
 8007d28:	fa06 f003 	lslle.w	r0, r6, r3
 8007d2c:	4318      	orrgt	r0, r3
 8007d2e:	f7f8 fbe9 	bl	8000504 <__aeabi_ui2d>
 8007d32:	2301      	movs	r3, #1
 8007d34:	4606      	mov	r6, r0
 8007d36:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007d3a:	3d01      	subs	r5, #1
 8007d3c:	930e      	str	r3, [sp, #56]	; 0x38
 8007d3e:	e76a      	b.n	8007c16 <_dtoa_r+0x116>
 8007d40:	2301      	movs	r3, #1
 8007d42:	e7b2      	b.n	8007caa <_dtoa_r+0x1aa>
 8007d44:	900b      	str	r0, [sp, #44]	; 0x2c
 8007d46:	e7b1      	b.n	8007cac <_dtoa_r+0x1ac>
 8007d48:	9b04      	ldr	r3, [sp, #16]
 8007d4a:	9a00      	ldr	r2, [sp, #0]
 8007d4c:	1a9b      	subs	r3, r3, r2
 8007d4e:	9304      	str	r3, [sp, #16]
 8007d50:	4253      	negs	r3, r2
 8007d52:	9307      	str	r3, [sp, #28]
 8007d54:	2300      	movs	r3, #0
 8007d56:	930a      	str	r3, [sp, #40]	; 0x28
 8007d58:	e7bf      	b.n	8007cda <_dtoa_r+0x1da>
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	9308      	str	r3, [sp, #32]
 8007d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	dc55      	bgt.n	8007e10 <_dtoa_r+0x310>
 8007d64:	2301      	movs	r3, #1
 8007d66:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	9209      	str	r2, [sp, #36]	; 0x24
 8007d6e:	e00c      	b.n	8007d8a <_dtoa_r+0x28a>
 8007d70:	2301      	movs	r3, #1
 8007d72:	e7f3      	b.n	8007d5c <_dtoa_r+0x25c>
 8007d74:	2300      	movs	r3, #0
 8007d76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d78:	9308      	str	r3, [sp, #32]
 8007d7a:	9b00      	ldr	r3, [sp, #0]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	9302      	str	r3, [sp, #8]
 8007d80:	3301      	adds	r3, #1
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	9303      	str	r3, [sp, #12]
 8007d86:	bfb8      	it	lt
 8007d88:	2301      	movlt	r3, #1
 8007d8a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	6042      	str	r2, [r0, #4]
 8007d90:	2204      	movs	r2, #4
 8007d92:	f102 0614 	add.w	r6, r2, #20
 8007d96:	429e      	cmp	r6, r3
 8007d98:	6841      	ldr	r1, [r0, #4]
 8007d9a:	d93d      	bls.n	8007e18 <_dtoa_r+0x318>
 8007d9c:	4620      	mov	r0, r4
 8007d9e:	f000 fca9 	bl	80086f4 <_Balloc>
 8007da2:	9001      	str	r0, [sp, #4]
 8007da4:	2800      	cmp	r0, #0
 8007da6:	d13b      	bne.n	8007e20 <_dtoa_r+0x320>
 8007da8:	4b11      	ldr	r3, [pc, #68]	; (8007df0 <_dtoa_r+0x2f0>)
 8007daa:	4602      	mov	r2, r0
 8007dac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007db0:	e6c0      	b.n	8007b34 <_dtoa_r+0x34>
 8007db2:	2301      	movs	r3, #1
 8007db4:	e7df      	b.n	8007d76 <_dtoa_r+0x276>
 8007db6:	bf00      	nop
 8007db8:	636f4361 	.word	0x636f4361
 8007dbc:	3fd287a7 	.word	0x3fd287a7
 8007dc0:	8b60c8b3 	.word	0x8b60c8b3
 8007dc4:	3fc68a28 	.word	0x3fc68a28
 8007dc8:	509f79fb 	.word	0x509f79fb
 8007dcc:	3fd34413 	.word	0x3fd34413
 8007dd0:	08009f1d 	.word	0x08009f1d
 8007dd4:	08009f34 	.word	0x08009f34
 8007dd8:	7ff00000 	.word	0x7ff00000
 8007ddc:	08009f19 	.word	0x08009f19
 8007de0:	08009f10 	.word	0x08009f10
 8007de4:	08009eed 	.word	0x08009eed
 8007de8:	3ff80000 	.word	0x3ff80000
 8007dec:	0800a028 	.word	0x0800a028
 8007df0:	08009f8f 	.word	0x08009f8f
 8007df4:	2501      	movs	r5, #1
 8007df6:	2300      	movs	r3, #0
 8007df8:	9306      	str	r3, [sp, #24]
 8007dfa:	9508      	str	r5, [sp, #32]
 8007dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8007e00:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007e04:	2200      	movs	r2, #0
 8007e06:	2312      	movs	r3, #18
 8007e08:	e7b0      	b.n	8007d6c <_dtoa_r+0x26c>
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	9308      	str	r3, [sp, #32]
 8007e0e:	e7f5      	b.n	8007dfc <_dtoa_r+0x2fc>
 8007e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e12:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007e16:	e7b8      	b.n	8007d8a <_dtoa_r+0x28a>
 8007e18:	3101      	adds	r1, #1
 8007e1a:	6041      	str	r1, [r0, #4]
 8007e1c:	0052      	lsls	r2, r2, #1
 8007e1e:	e7b8      	b.n	8007d92 <_dtoa_r+0x292>
 8007e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e22:	9a01      	ldr	r2, [sp, #4]
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	9b03      	ldr	r3, [sp, #12]
 8007e28:	2b0e      	cmp	r3, #14
 8007e2a:	f200 809d 	bhi.w	8007f68 <_dtoa_r+0x468>
 8007e2e:	2d00      	cmp	r5, #0
 8007e30:	f000 809a 	beq.w	8007f68 <_dtoa_r+0x468>
 8007e34:	9b00      	ldr	r3, [sp, #0]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	dd32      	ble.n	8007ea0 <_dtoa_r+0x3a0>
 8007e3a:	4ab7      	ldr	r2, [pc, #732]	; (8008118 <_dtoa_r+0x618>)
 8007e3c:	f003 030f 	and.w	r3, r3, #15
 8007e40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007e44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e48:	9b00      	ldr	r3, [sp, #0]
 8007e4a:	05d8      	lsls	r0, r3, #23
 8007e4c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007e50:	d516      	bpl.n	8007e80 <_dtoa_r+0x380>
 8007e52:	4bb2      	ldr	r3, [pc, #712]	; (800811c <_dtoa_r+0x61c>)
 8007e54:	ec51 0b19 	vmov	r0, r1, d9
 8007e58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e5c:	f7f8 fcf6 	bl	800084c <__aeabi_ddiv>
 8007e60:	f007 070f 	and.w	r7, r7, #15
 8007e64:	4682      	mov	sl, r0
 8007e66:	468b      	mov	fp, r1
 8007e68:	2503      	movs	r5, #3
 8007e6a:	4eac      	ldr	r6, [pc, #688]	; (800811c <_dtoa_r+0x61c>)
 8007e6c:	b957      	cbnz	r7, 8007e84 <_dtoa_r+0x384>
 8007e6e:	4642      	mov	r2, r8
 8007e70:	464b      	mov	r3, r9
 8007e72:	4650      	mov	r0, sl
 8007e74:	4659      	mov	r1, fp
 8007e76:	f7f8 fce9 	bl	800084c <__aeabi_ddiv>
 8007e7a:	4682      	mov	sl, r0
 8007e7c:	468b      	mov	fp, r1
 8007e7e:	e028      	b.n	8007ed2 <_dtoa_r+0x3d2>
 8007e80:	2502      	movs	r5, #2
 8007e82:	e7f2      	b.n	8007e6a <_dtoa_r+0x36a>
 8007e84:	07f9      	lsls	r1, r7, #31
 8007e86:	d508      	bpl.n	8007e9a <_dtoa_r+0x39a>
 8007e88:	4640      	mov	r0, r8
 8007e8a:	4649      	mov	r1, r9
 8007e8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007e90:	f7f8 fbb2 	bl	80005f8 <__aeabi_dmul>
 8007e94:	3501      	adds	r5, #1
 8007e96:	4680      	mov	r8, r0
 8007e98:	4689      	mov	r9, r1
 8007e9a:	107f      	asrs	r7, r7, #1
 8007e9c:	3608      	adds	r6, #8
 8007e9e:	e7e5      	b.n	8007e6c <_dtoa_r+0x36c>
 8007ea0:	f000 809b 	beq.w	8007fda <_dtoa_r+0x4da>
 8007ea4:	9b00      	ldr	r3, [sp, #0]
 8007ea6:	4f9d      	ldr	r7, [pc, #628]	; (800811c <_dtoa_r+0x61c>)
 8007ea8:	425e      	negs	r6, r3
 8007eaa:	4b9b      	ldr	r3, [pc, #620]	; (8008118 <_dtoa_r+0x618>)
 8007eac:	f006 020f 	and.w	r2, r6, #15
 8007eb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb8:	ec51 0b19 	vmov	r0, r1, d9
 8007ebc:	f7f8 fb9c 	bl	80005f8 <__aeabi_dmul>
 8007ec0:	1136      	asrs	r6, r6, #4
 8007ec2:	4682      	mov	sl, r0
 8007ec4:	468b      	mov	fp, r1
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	2502      	movs	r5, #2
 8007eca:	2e00      	cmp	r6, #0
 8007ecc:	d17a      	bne.n	8007fc4 <_dtoa_r+0x4c4>
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1d3      	bne.n	8007e7a <_dtoa_r+0x37a>
 8007ed2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	f000 8082 	beq.w	8007fde <_dtoa_r+0x4de>
 8007eda:	4b91      	ldr	r3, [pc, #580]	; (8008120 <_dtoa_r+0x620>)
 8007edc:	2200      	movs	r2, #0
 8007ede:	4650      	mov	r0, sl
 8007ee0:	4659      	mov	r1, fp
 8007ee2:	f7f8 fdfb 	bl	8000adc <__aeabi_dcmplt>
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	d079      	beq.n	8007fde <_dtoa_r+0x4de>
 8007eea:	9b03      	ldr	r3, [sp, #12]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d076      	beq.n	8007fde <_dtoa_r+0x4de>
 8007ef0:	9b02      	ldr	r3, [sp, #8]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	dd36      	ble.n	8007f64 <_dtoa_r+0x464>
 8007ef6:	9b00      	ldr	r3, [sp, #0]
 8007ef8:	4650      	mov	r0, sl
 8007efa:	4659      	mov	r1, fp
 8007efc:	1e5f      	subs	r7, r3, #1
 8007efe:	2200      	movs	r2, #0
 8007f00:	4b88      	ldr	r3, [pc, #544]	; (8008124 <_dtoa_r+0x624>)
 8007f02:	f7f8 fb79 	bl	80005f8 <__aeabi_dmul>
 8007f06:	9e02      	ldr	r6, [sp, #8]
 8007f08:	4682      	mov	sl, r0
 8007f0a:	468b      	mov	fp, r1
 8007f0c:	3501      	adds	r5, #1
 8007f0e:	4628      	mov	r0, r5
 8007f10:	f7f8 fb08 	bl	8000524 <__aeabi_i2d>
 8007f14:	4652      	mov	r2, sl
 8007f16:	465b      	mov	r3, fp
 8007f18:	f7f8 fb6e 	bl	80005f8 <__aeabi_dmul>
 8007f1c:	4b82      	ldr	r3, [pc, #520]	; (8008128 <_dtoa_r+0x628>)
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f7f8 f9b4 	bl	800028c <__adddf3>
 8007f24:	46d0      	mov	r8, sl
 8007f26:	46d9      	mov	r9, fp
 8007f28:	4682      	mov	sl, r0
 8007f2a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007f2e:	2e00      	cmp	r6, #0
 8007f30:	d158      	bne.n	8007fe4 <_dtoa_r+0x4e4>
 8007f32:	4b7e      	ldr	r3, [pc, #504]	; (800812c <_dtoa_r+0x62c>)
 8007f34:	2200      	movs	r2, #0
 8007f36:	4640      	mov	r0, r8
 8007f38:	4649      	mov	r1, r9
 8007f3a:	f7f8 f9a5 	bl	8000288 <__aeabi_dsub>
 8007f3e:	4652      	mov	r2, sl
 8007f40:	465b      	mov	r3, fp
 8007f42:	4680      	mov	r8, r0
 8007f44:	4689      	mov	r9, r1
 8007f46:	f7f8 fde7 	bl	8000b18 <__aeabi_dcmpgt>
 8007f4a:	2800      	cmp	r0, #0
 8007f4c:	f040 8295 	bne.w	800847a <_dtoa_r+0x97a>
 8007f50:	4652      	mov	r2, sl
 8007f52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007f56:	4640      	mov	r0, r8
 8007f58:	4649      	mov	r1, r9
 8007f5a:	f7f8 fdbf 	bl	8000adc <__aeabi_dcmplt>
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	f040 8289 	bne.w	8008476 <_dtoa_r+0x976>
 8007f64:	ec5b ab19 	vmov	sl, fp, d9
 8007f68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	f2c0 8148 	blt.w	8008200 <_dtoa_r+0x700>
 8007f70:	9a00      	ldr	r2, [sp, #0]
 8007f72:	2a0e      	cmp	r2, #14
 8007f74:	f300 8144 	bgt.w	8008200 <_dtoa_r+0x700>
 8007f78:	4b67      	ldr	r3, [pc, #412]	; (8008118 <_dtoa_r+0x618>)
 8007f7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f280 80d5 	bge.w	8008134 <_dtoa_r+0x634>
 8007f8a:	9b03      	ldr	r3, [sp, #12]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	f300 80d1 	bgt.w	8008134 <_dtoa_r+0x634>
 8007f92:	f040 826f 	bne.w	8008474 <_dtoa_r+0x974>
 8007f96:	4b65      	ldr	r3, [pc, #404]	; (800812c <_dtoa_r+0x62c>)
 8007f98:	2200      	movs	r2, #0
 8007f9a:	4640      	mov	r0, r8
 8007f9c:	4649      	mov	r1, r9
 8007f9e:	f7f8 fb2b 	bl	80005f8 <__aeabi_dmul>
 8007fa2:	4652      	mov	r2, sl
 8007fa4:	465b      	mov	r3, fp
 8007fa6:	f7f8 fdad 	bl	8000b04 <__aeabi_dcmpge>
 8007faa:	9e03      	ldr	r6, [sp, #12]
 8007fac:	4637      	mov	r7, r6
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	f040 8245 	bne.w	800843e <_dtoa_r+0x93e>
 8007fb4:	9d01      	ldr	r5, [sp, #4]
 8007fb6:	2331      	movs	r3, #49	; 0x31
 8007fb8:	f805 3b01 	strb.w	r3, [r5], #1
 8007fbc:	9b00      	ldr	r3, [sp, #0]
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	9300      	str	r3, [sp, #0]
 8007fc2:	e240      	b.n	8008446 <_dtoa_r+0x946>
 8007fc4:	07f2      	lsls	r2, r6, #31
 8007fc6:	d505      	bpl.n	8007fd4 <_dtoa_r+0x4d4>
 8007fc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fcc:	f7f8 fb14 	bl	80005f8 <__aeabi_dmul>
 8007fd0:	3501      	adds	r5, #1
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	1076      	asrs	r6, r6, #1
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	e777      	b.n	8007eca <_dtoa_r+0x3ca>
 8007fda:	2502      	movs	r5, #2
 8007fdc:	e779      	b.n	8007ed2 <_dtoa_r+0x3d2>
 8007fde:	9f00      	ldr	r7, [sp, #0]
 8007fe0:	9e03      	ldr	r6, [sp, #12]
 8007fe2:	e794      	b.n	8007f0e <_dtoa_r+0x40e>
 8007fe4:	9901      	ldr	r1, [sp, #4]
 8007fe6:	4b4c      	ldr	r3, [pc, #304]	; (8008118 <_dtoa_r+0x618>)
 8007fe8:	4431      	add	r1, r6
 8007fea:	910d      	str	r1, [sp, #52]	; 0x34
 8007fec:	9908      	ldr	r1, [sp, #32]
 8007fee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007ff2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ff6:	2900      	cmp	r1, #0
 8007ff8:	d043      	beq.n	8008082 <_dtoa_r+0x582>
 8007ffa:	494d      	ldr	r1, [pc, #308]	; (8008130 <_dtoa_r+0x630>)
 8007ffc:	2000      	movs	r0, #0
 8007ffe:	f7f8 fc25 	bl	800084c <__aeabi_ddiv>
 8008002:	4652      	mov	r2, sl
 8008004:	465b      	mov	r3, fp
 8008006:	f7f8 f93f 	bl	8000288 <__aeabi_dsub>
 800800a:	9d01      	ldr	r5, [sp, #4]
 800800c:	4682      	mov	sl, r0
 800800e:	468b      	mov	fp, r1
 8008010:	4649      	mov	r1, r9
 8008012:	4640      	mov	r0, r8
 8008014:	f7f8 fda0 	bl	8000b58 <__aeabi_d2iz>
 8008018:	4606      	mov	r6, r0
 800801a:	f7f8 fa83 	bl	8000524 <__aeabi_i2d>
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	4640      	mov	r0, r8
 8008024:	4649      	mov	r1, r9
 8008026:	f7f8 f92f 	bl	8000288 <__aeabi_dsub>
 800802a:	3630      	adds	r6, #48	; 0x30
 800802c:	f805 6b01 	strb.w	r6, [r5], #1
 8008030:	4652      	mov	r2, sl
 8008032:	465b      	mov	r3, fp
 8008034:	4680      	mov	r8, r0
 8008036:	4689      	mov	r9, r1
 8008038:	f7f8 fd50 	bl	8000adc <__aeabi_dcmplt>
 800803c:	2800      	cmp	r0, #0
 800803e:	d163      	bne.n	8008108 <_dtoa_r+0x608>
 8008040:	4642      	mov	r2, r8
 8008042:	464b      	mov	r3, r9
 8008044:	4936      	ldr	r1, [pc, #216]	; (8008120 <_dtoa_r+0x620>)
 8008046:	2000      	movs	r0, #0
 8008048:	f7f8 f91e 	bl	8000288 <__aeabi_dsub>
 800804c:	4652      	mov	r2, sl
 800804e:	465b      	mov	r3, fp
 8008050:	f7f8 fd44 	bl	8000adc <__aeabi_dcmplt>
 8008054:	2800      	cmp	r0, #0
 8008056:	f040 80b5 	bne.w	80081c4 <_dtoa_r+0x6c4>
 800805a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800805c:	429d      	cmp	r5, r3
 800805e:	d081      	beq.n	8007f64 <_dtoa_r+0x464>
 8008060:	4b30      	ldr	r3, [pc, #192]	; (8008124 <_dtoa_r+0x624>)
 8008062:	2200      	movs	r2, #0
 8008064:	4650      	mov	r0, sl
 8008066:	4659      	mov	r1, fp
 8008068:	f7f8 fac6 	bl	80005f8 <__aeabi_dmul>
 800806c:	4b2d      	ldr	r3, [pc, #180]	; (8008124 <_dtoa_r+0x624>)
 800806e:	4682      	mov	sl, r0
 8008070:	468b      	mov	fp, r1
 8008072:	4640      	mov	r0, r8
 8008074:	4649      	mov	r1, r9
 8008076:	2200      	movs	r2, #0
 8008078:	f7f8 fabe 	bl	80005f8 <__aeabi_dmul>
 800807c:	4680      	mov	r8, r0
 800807e:	4689      	mov	r9, r1
 8008080:	e7c6      	b.n	8008010 <_dtoa_r+0x510>
 8008082:	4650      	mov	r0, sl
 8008084:	4659      	mov	r1, fp
 8008086:	f7f8 fab7 	bl	80005f8 <__aeabi_dmul>
 800808a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800808c:	9d01      	ldr	r5, [sp, #4]
 800808e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008090:	4682      	mov	sl, r0
 8008092:	468b      	mov	fp, r1
 8008094:	4649      	mov	r1, r9
 8008096:	4640      	mov	r0, r8
 8008098:	f7f8 fd5e 	bl	8000b58 <__aeabi_d2iz>
 800809c:	4606      	mov	r6, r0
 800809e:	f7f8 fa41 	bl	8000524 <__aeabi_i2d>
 80080a2:	3630      	adds	r6, #48	; 0x30
 80080a4:	4602      	mov	r2, r0
 80080a6:	460b      	mov	r3, r1
 80080a8:	4640      	mov	r0, r8
 80080aa:	4649      	mov	r1, r9
 80080ac:	f7f8 f8ec 	bl	8000288 <__aeabi_dsub>
 80080b0:	f805 6b01 	strb.w	r6, [r5], #1
 80080b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080b6:	429d      	cmp	r5, r3
 80080b8:	4680      	mov	r8, r0
 80080ba:	4689      	mov	r9, r1
 80080bc:	f04f 0200 	mov.w	r2, #0
 80080c0:	d124      	bne.n	800810c <_dtoa_r+0x60c>
 80080c2:	4b1b      	ldr	r3, [pc, #108]	; (8008130 <_dtoa_r+0x630>)
 80080c4:	4650      	mov	r0, sl
 80080c6:	4659      	mov	r1, fp
 80080c8:	f7f8 f8e0 	bl	800028c <__adddf3>
 80080cc:	4602      	mov	r2, r0
 80080ce:	460b      	mov	r3, r1
 80080d0:	4640      	mov	r0, r8
 80080d2:	4649      	mov	r1, r9
 80080d4:	f7f8 fd20 	bl	8000b18 <__aeabi_dcmpgt>
 80080d8:	2800      	cmp	r0, #0
 80080da:	d173      	bne.n	80081c4 <_dtoa_r+0x6c4>
 80080dc:	4652      	mov	r2, sl
 80080de:	465b      	mov	r3, fp
 80080e0:	4913      	ldr	r1, [pc, #76]	; (8008130 <_dtoa_r+0x630>)
 80080e2:	2000      	movs	r0, #0
 80080e4:	f7f8 f8d0 	bl	8000288 <__aeabi_dsub>
 80080e8:	4602      	mov	r2, r0
 80080ea:	460b      	mov	r3, r1
 80080ec:	4640      	mov	r0, r8
 80080ee:	4649      	mov	r1, r9
 80080f0:	f7f8 fcf4 	bl	8000adc <__aeabi_dcmplt>
 80080f4:	2800      	cmp	r0, #0
 80080f6:	f43f af35 	beq.w	8007f64 <_dtoa_r+0x464>
 80080fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80080fc:	1e6b      	subs	r3, r5, #1
 80080fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008100:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008104:	2b30      	cmp	r3, #48	; 0x30
 8008106:	d0f8      	beq.n	80080fa <_dtoa_r+0x5fa>
 8008108:	9700      	str	r7, [sp, #0]
 800810a:	e049      	b.n	80081a0 <_dtoa_r+0x6a0>
 800810c:	4b05      	ldr	r3, [pc, #20]	; (8008124 <_dtoa_r+0x624>)
 800810e:	f7f8 fa73 	bl	80005f8 <__aeabi_dmul>
 8008112:	4680      	mov	r8, r0
 8008114:	4689      	mov	r9, r1
 8008116:	e7bd      	b.n	8008094 <_dtoa_r+0x594>
 8008118:	0800a028 	.word	0x0800a028
 800811c:	0800a000 	.word	0x0800a000
 8008120:	3ff00000 	.word	0x3ff00000
 8008124:	40240000 	.word	0x40240000
 8008128:	401c0000 	.word	0x401c0000
 800812c:	40140000 	.word	0x40140000
 8008130:	3fe00000 	.word	0x3fe00000
 8008134:	9d01      	ldr	r5, [sp, #4]
 8008136:	4656      	mov	r6, sl
 8008138:	465f      	mov	r7, fp
 800813a:	4642      	mov	r2, r8
 800813c:	464b      	mov	r3, r9
 800813e:	4630      	mov	r0, r6
 8008140:	4639      	mov	r1, r7
 8008142:	f7f8 fb83 	bl	800084c <__aeabi_ddiv>
 8008146:	f7f8 fd07 	bl	8000b58 <__aeabi_d2iz>
 800814a:	4682      	mov	sl, r0
 800814c:	f7f8 f9ea 	bl	8000524 <__aeabi_i2d>
 8008150:	4642      	mov	r2, r8
 8008152:	464b      	mov	r3, r9
 8008154:	f7f8 fa50 	bl	80005f8 <__aeabi_dmul>
 8008158:	4602      	mov	r2, r0
 800815a:	460b      	mov	r3, r1
 800815c:	4630      	mov	r0, r6
 800815e:	4639      	mov	r1, r7
 8008160:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008164:	f7f8 f890 	bl	8000288 <__aeabi_dsub>
 8008168:	f805 6b01 	strb.w	r6, [r5], #1
 800816c:	9e01      	ldr	r6, [sp, #4]
 800816e:	9f03      	ldr	r7, [sp, #12]
 8008170:	1bae      	subs	r6, r5, r6
 8008172:	42b7      	cmp	r7, r6
 8008174:	4602      	mov	r2, r0
 8008176:	460b      	mov	r3, r1
 8008178:	d135      	bne.n	80081e6 <_dtoa_r+0x6e6>
 800817a:	f7f8 f887 	bl	800028c <__adddf3>
 800817e:	4642      	mov	r2, r8
 8008180:	464b      	mov	r3, r9
 8008182:	4606      	mov	r6, r0
 8008184:	460f      	mov	r7, r1
 8008186:	f7f8 fcc7 	bl	8000b18 <__aeabi_dcmpgt>
 800818a:	b9d0      	cbnz	r0, 80081c2 <_dtoa_r+0x6c2>
 800818c:	4642      	mov	r2, r8
 800818e:	464b      	mov	r3, r9
 8008190:	4630      	mov	r0, r6
 8008192:	4639      	mov	r1, r7
 8008194:	f7f8 fc98 	bl	8000ac8 <__aeabi_dcmpeq>
 8008198:	b110      	cbz	r0, 80081a0 <_dtoa_r+0x6a0>
 800819a:	f01a 0f01 	tst.w	sl, #1
 800819e:	d110      	bne.n	80081c2 <_dtoa_r+0x6c2>
 80081a0:	4620      	mov	r0, r4
 80081a2:	ee18 1a10 	vmov	r1, s16
 80081a6:	f000 fae5 	bl	8008774 <_Bfree>
 80081aa:	2300      	movs	r3, #0
 80081ac:	9800      	ldr	r0, [sp, #0]
 80081ae:	702b      	strb	r3, [r5, #0]
 80081b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081b2:	3001      	adds	r0, #1
 80081b4:	6018      	str	r0, [r3, #0]
 80081b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	f43f acf1 	beq.w	8007ba0 <_dtoa_r+0xa0>
 80081be:	601d      	str	r5, [r3, #0]
 80081c0:	e4ee      	b.n	8007ba0 <_dtoa_r+0xa0>
 80081c2:	9f00      	ldr	r7, [sp, #0]
 80081c4:	462b      	mov	r3, r5
 80081c6:	461d      	mov	r5, r3
 80081c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081cc:	2a39      	cmp	r2, #57	; 0x39
 80081ce:	d106      	bne.n	80081de <_dtoa_r+0x6de>
 80081d0:	9a01      	ldr	r2, [sp, #4]
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d1f7      	bne.n	80081c6 <_dtoa_r+0x6c6>
 80081d6:	9901      	ldr	r1, [sp, #4]
 80081d8:	2230      	movs	r2, #48	; 0x30
 80081da:	3701      	adds	r7, #1
 80081dc:	700a      	strb	r2, [r1, #0]
 80081de:	781a      	ldrb	r2, [r3, #0]
 80081e0:	3201      	adds	r2, #1
 80081e2:	701a      	strb	r2, [r3, #0]
 80081e4:	e790      	b.n	8008108 <_dtoa_r+0x608>
 80081e6:	4ba6      	ldr	r3, [pc, #664]	; (8008480 <_dtoa_r+0x980>)
 80081e8:	2200      	movs	r2, #0
 80081ea:	f7f8 fa05 	bl	80005f8 <__aeabi_dmul>
 80081ee:	2200      	movs	r2, #0
 80081f0:	2300      	movs	r3, #0
 80081f2:	4606      	mov	r6, r0
 80081f4:	460f      	mov	r7, r1
 80081f6:	f7f8 fc67 	bl	8000ac8 <__aeabi_dcmpeq>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	d09d      	beq.n	800813a <_dtoa_r+0x63a>
 80081fe:	e7cf      	b.n	80081a0 <_dtoa_r+0x6a0>
 8008200:	9a08      	ldr	r2, [sp, #32]
 8008202:	2a00      	cmp	r2, #0
 8008204:	f000 80d7 	beq.w	80083b6 <_dtoa_r+0x8b6>
 8008208:	9a06      	ldr	r2, [sp, #24]
 800820a:	2a01      	cmp	r2, #1
 800820c:	f300 80ba 	bgt.w	8008384 <_dtoa_r+0x884>
 8008210:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008212:	2a00      	cmp	r2, #0
 8008214:	f000 80b2 	beq.w	800837c <_dtoa_r+0x87c>
 8008218:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800821c:	9e07      	ldr	r6, [sp, #28]
 800821e:	9d04      	ldr	r5, [sp, #16]
 8008220:	9a04      	ldr	r2, [sp, #16]
 8008222:	441a      	add	r2, r3
 8008224:	9204      	str	r2, [sp, #16]
 8008226:	9a05      	ldr	r2, [sp, #20]
 8008228:	2101      	movs	r1, #1
 800822a:	441a      	add	r2, r3
 800822c:	4620      	mov	r0, r4
 800822e:	9205      	str	r2, [sp, #20]
 8008230:	f000 fb58 	bl	80088e4 <__i2b>
 8008234:	4607      	mov	r7, r0
 8008236:	2d00      	cmp	r5, #0
 8008238:	dd0c      	ble.n	8008254 <_dtoa_r+0x754>
 800823a:	9b05      	ldr	r3, [sp, #20]
 800823c:	2b00      	cmp	r3, #0
 800823e:	dd09      	ble.n	8008254 <_dtoa_r+0x754>
 8008240:	42ab      	cmp	r3, r5
 8008242:	9a04      	ldr	r2, [sp, #16]
 8008244:	bfa8      	it	ge
 8008246:	462b      	movge	r3, r5
 8008248:	1ad2      	subs	r2, r2, r3
 800824a:	9204      	str	r2, [sp, #16]
 800824c:	9a05      	ldr	r2, [sp, #20]
 800824e:	1aed      	subs	r5, r5, r3
 8008250:	1ad3      	subs	r3, r2, r3
 8008252:	9305      	str	r3, [sp, #20]
 8008254:	9b07      	ldr	r3, [sp, #28]
 8008256:	b31b      	cbz	r3, 80082a0 <_dtoa_r+0x7a0>
 8008258:	9b08      	ldr	r3, [sp, #32]
 800825a:	2b00      	cmp	r3, #0
 800825c:	f000 80af 	beq.w	80083be <_dtoa_r+0x8be>
 8008260:	2e00      	cmp	r6, #0
 8008262:	dd13      	ble.n	800828c <_dtoa_r+0x78c>
 8008264:	4639      	mov	r1, r7
 8008266:	4632      	mov	r2, r6
 8008268:	4620      	mov	r0, r4
 800826a:	f000 fbfb 	bl	8008a64 <__pow5mult>
 800826e:	ee18 2a10 	vmov	r2, s16
 8008272:	4601      	mov	r1, r0
 8008274:	4607      	mov	r7, r0
 8008276:	4620      	mov	r0, r4
 8008278:	f000 fb4a 	bl	8008910 <__multiply>
 800827c:	ee18 1a10 	vmov	r1, s16
 8008280:	4680      	mov	r8, r0
 8008282:	4620      	mov	r0, r4
 8008284:	f000 fa76 	bl	8008774 <_Bfree>
 8008288:	ee08 8a10 	vmov	s16, r8
 800828c:	9b07      	ldr	r3, [sp, #28]
 800828e:	1b9a      	subs	r2, r3, r6
 8008290:	d006      	beq.n	80082a0 <_dtoa_r+0x7a0>
 8008292:	ee18 1a10 	vmov	r1, s16
 8008296:	4620      	mov	r0, r4
 8008298:	f000 fbe4 	bl	8008a64 <__pow5mult>
 800829c:	ee08 0a10 	vmov	s16, r0
 80082a0:	2101      	movs	r1, #1
 80082a2:	4620      	mov	r0, r4
 80082a4:	f000 fb1e 	bl	80088e4 <__i2b>
 80082a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	4606      	mov	r6, r0
 80082ae:	f340 8088 	ble.w	80083c2 <_dtoa_r+0x8c2>
 80082b2:	461a      	mov	r2, r3
 80082b4:	4601      	mov	r1, r0
 80082b6:	4620      	mov	r0, r4
 80082b8:	f000 fbd4 	bl	8008a64 <__pow5mult>
 80082bc:	9b06      	ldr	r3, [sp, #24]
 80082be:	2b01      	cmp	r3, #1
 80082c0:	4606      	mov	r6, r0
 80082c2:	f340 8081 	ble.w	80083c8 <_dtoa_r+0x8c8>
 80082c6:	f04f 0800 	mov.w	r8, #0
 80082ca:	6933      	ldr	r3, [r6, #16]
 80082cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80082d0:	6918      	ldr	r0, [r3, #16]
 80082d2:	f000 fab7 	bl	8008844 <__hi0bits>
 80082d6:	f1c0 0020 	rsb	r0, r0, #32
 80082da:	9b05      	ldr	r3, [sp, #20]
 80082dc:	4418      	add	r0, r3
 80082de:	f010 001f 	ands.w	r0, r0, #31
 80082e2:	f000 8092 	beq.w	800840a <_dtoa_r+0x90a>
 80082e6:	f1c0 0320 	rsb	r3, r0, #32
 80082ea:	2b04      	cmp	r3, #4
 80082ec:	f340 808a 	ble.w	8008404 <_dtoa_r+0x904>
 80082f0:	f1c0 001c 	rsb	r0, r0, #28
 80082f4:	9b04      	ldr	r3, [sp, #16]
 80082f6:	4403      	add	r3, r0
 80082f8:	9304      	str	r3, [sp, #16]
 80082fa:	9b05      	ldr	r3, [sp, #20]
 80082fc:	4403      	add	r3, r0
 80082fe:	4405      	add	r5, r0
 8008300:	9305      	str	r3, [sp, #20]
 8008302:	9b04      	ldr	r3, [sp, #16]
 8008304:	2b00      	cmp	r3, #0
 8008306:	dd07      	ble.n	8008318 <_dtoa_r+0x818>
 8008308:	ee18 1a10 	vmov	r1, s16
 800830c:	461a      	mov	r2, r3
 800830e:	4620      	mov	r0, r4
 8008310:	f000 fc02 	bl	8008b18 <__lshift>
 8008314:	ee08 0a10 	vmov	s16, r0
 8008318:	9b05      	ldr	r3, [sp, #20]
 800831a:	2b00      	cmp	r3, #0
 800831c:	dd05      	ble.n	800832a <_dtoa_r+0x82a>
 800831e:	4631      	mov	r1, r6
 8008320:	461a      	mov	r2, r3
 8008322:	4620      	mov	r0, r4
 8008324:	f000 fbf8 	bl	8008b18 <__lshift>
 8008328:	4606      	mov	r6, r0
 800832a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800832c:	2b00      	cmp	r3, #0
 800832e:	d06e      	beq.n	800840e <_dtoa_r+0x90e>
 8008330:	ee18 0a10 	vmov	r0, s16
 8008334:	4631      	mov	r1, r6
 8008336:	f000 fc5f 	bl	8008bf8 <__mcmp>
 800833a:	2800      	cmp	r0, #0
 800833c:	da67      	bge.n	800840e <_dtoa_r+0x90e>
 800833e:	9b00      	ldr	r3, [sp, #0]
 8008340:	3b01      	subs	r3, #1
 8008342:	ee18 1a10 	vmov	r1, s16
 8008346:	9300      	str	r3, [sp, #0]
 8008348:	220a      	movs	r2, #10
 800834a:	2300      	movs	r3, #0
 800834c:	4620      	mov	r0, r4
 800834e:	f000 fa33 	bl	80087b8 <__multadd>
 8008352:	9b08      	ldr	r3, [sp, #32]
 8008354:	ee08 0a10 	vmov	s16, r0
 8008358:	2b00      	cmp	r3, #0
 800835a:	f000 81b1 	beq.w	80086c0 <_dtoa_r+0xbc0>
 800835e:	2300      	movs	r3, #0
 8008360:	4639      	mov	r1, r7
 8008362:	220a      	movs	r2, #10
 8008364:	4620      	mov	r0, r4
 8008366:	f000 fa27 	bl	80087b8 <__multadd>
 800836a:	9b02      	ldr	r3, [sp, #8]
 800836c:	2b00      	cmp	r3, #0
 800836e:	4607      	mov	r7, r0
 8008370:	f300 808e 	bgt.w	8008490 <_dtoa_r+0x990>
 8008374:	9b06      	ldr	r3, [sp, #24]
 8008376:	2b02      	cmp	r3, #2
 8008378:	dc51      	bgt.n	800841e <_dtoa_r+0x91e>
 800837a:	e089      	b.n	8008490 <_dtoa_r+0x990>
 800837c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800837e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008382:	e74b      	b.n	800821c <_dtoa_r+0x71c>
 8008384:	9b03      	ldr	r3, [sp, #12]
 8008386:	1e5e      	subs	r6, r3, #1
 8008388:	9b07      	ldr	r3, [sp, #28]
 800838a:	42b3      	cmp	r3, r6
 800838c:	bfbf      	itttt	lt
 800838e:	9b07      	ldrlt	r3, [sp, #28]
 8008390:	9607      	strlt	r6, [sp, #28]
 8008392:	1af2      	sublt	r2, r6, r3
 8008394:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008396:	bfb6      	itet	lt
 8008398:	189b      	addlt	r3, r3, r2
 800839a:	1b9e      	subge	r6, r3, r6
 800839c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800839e:	9b03      	ldr	r3, [sp, #12]
 80083a0:	bfb8      	it	lt
 80083a2:	2600      	movlt	r6, #0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	bfb7      	itett	lt
 80083a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80083ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80083b0:	1a9d      	sublt	r5, r3, r2
 80083b2:	2300      	movlt	r3, #0
 80083b4:	e734      	b.n	8008220 <_dtoa_r+0x720>
 80083b6:	9e07      	ldr	r6, [sp, #28]
 80083b8:	9d04      	ldr	r5, [sp, #16]
 80083ba:	9f08      	ldr	r7, [sp, #32]
 80083bc:	e73b      	b.n	8008236 <_dtoa_r+0x736>
 80083be:	9a07      	ldr	r2, [sp, #28]
 80083c0:	e767      	b.n	8008292 <_dtoa_r+0x792>
 80083c2:	9b06      	ldr	r3, [sp, #24]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	dc18      	bgt.n	80083fa <_dtoa_r+0x8fa>
 80083c8:	f1ba 0f00 	cmp.w	sl, #0
 80083cc:	d115      	bne.n	80083fa <_dtoa_r+0x8fa>
 80083ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083d2:	b993      	cbnz	r3, 80083fa <_dtoa_r+0x8fa>
 80083d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80083d8:	0d1b      	lsrs	r3, r3, #20
 80083da:	051b      	lsls	r3, r3, #20
 80083dc:	b183      	cbz	r3, 8008400 <_dtoa_r+0x900>
 80083de:	9b04      	ldr	r3, [sp, #16]
 80083e0:	3301      	adds	r3, #1
 80083e2:	9304      	str	r3, [sp, #16]
 80083e4:	9b05      	ldr	r3, [sp, #20]
 80083e6:	3301      	adds	r3, #1
 80083e8:	9305      	str	r3, [sp, #20]
 80083ea:	f04f 0801 	mov.w	r8, #1
 80083ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f47f af6a 	bne.w	80082ca <_dtoa_r+0x7ca>
 80083f6:	2001      	movs	r0, #1
 80083f8:	e76f      	b.n	80082da <_dtoa_r+0x7da>
 80083fa:	f04f 0800 	mov.w	r8, #0
 80083fe:	e7f6      	b.n	80083ee <_dtoa_r+0x8ee>
 8008400:	4698      	mov	r8, r3
 8008402:	e7f4      	b.n	80083ee <_dtoa_r+0x8ee>
 8008404:	f43f af7d 	beq.w	8008302 <_dtoa_r+0x802>
 8008408:	4618      	mov	r0, r3
 800840a:	301c      	adds	r0, #28
 800840c:	e772      	b.n	80082f4 <_dtoa_r+0x7f4>
 800840e:	9b03      	ldr	r3, [sp, #12]
 8008410:	2b00      	cmp	r3, #0
 8008412:	dc37      	bgt.n	8008484 <_dtoa_r+0x984>
 8008414:	9b06      	ldr	r3, [sp, #24]
 8008416:	2b02      	cmp	r3, #2
 8008418:	dd34      	ble.n	8008484 <_dtoa_r+0x984>
 800841a:	9b03      	ldr	r3, [sp, #12]
 800841c:	9302      	str	r3, [sp, #8]
 800841e:	9b02      	ldr	r3, [sp, #8]
 8008420:	b96b      	cbnz	r3, 800843e <_dtoa_r+0x93e>
 8008422:	4631      	mov	r1, r6
 8008424:	2205      	movs	r2, #5
 8008426:	4620      	mov	r0, r4
 8008428:	f000 f9c6 	bl	80087b8 <__multadd>
 800842c:	4601      	mov	r1, r0
 800842e:	4606      	mov	r6, r0
 8008430:	ee18 0a10 	vmov	r0, s16
 8008434:	f000 fbe0 	bl	8008bf8 <__mcmp>
 8008438:	2800      	cmp	r0, #0
 800843a:	f73f adbb 	bgt.w	8007fb4 <_dtoa_r+0x4b4>
 800843e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008440:	9d01      	ldr	r5, [sp, #4]
 8008442:	43db      	mvns	r3, r3
 8008444:	9300      	str	r3, [sp, #0]
 8008446:	f04f 0800 	mov.w	r8, #0
 800844a:	4631      	mov	r1, r6
 800844c:	4620      	mov	r0, r4
 800844e:	f000 f991 	bl	8008774 <_Bfree>
 8008452:	2f00      	cmp	r7, #0
 8008454:	f43f aea4 	beq.w	80081a0 <_dtoa_r+0x6a0>
 8008458:	f1b8 0f00 	cmp.w	r8, #0
 800845c:	d005      	beq.n	800846a <_dtoa_r+0x96a>
 800845e:	45b8      	cmp	r8, r7
 8008460:	d003      	beq.n	800846a <_dtoa_r+0x96a>
 8008462:	4641      	mov	r1, r8
 8008464:	4620      	mov	r0, r4
 8008466:	f000 f985 	bl	8008774 <_Bfree>
 800846a:	4639      	mov	r1, r7
 800846c:	4620      	mov	r0, r4
 800846e:	f000 f981 	bl	8008774 <_Bfree>
 8008472:	e695      	b.n	80081a0 <_dtoa_r+0x6a0>
 8008474:	2600      	movs	r6, #0
 8008476:	4637      	mov	r7, r6
 8008478:	e7e1      	b.n	800843e <_dtoa_r+0x93e>
 800847a:	9700      	str	r7, [sp, #0]
 800847c:	4637      	mov	r7, r6
 800847e:	e599      	b.n	8007fb4 <_dtoa_r+0x4b4>
 8008480:	40240000 	.word	0x40240000
 8008484:	9b08      	ldr	r3, [sp, #32]
 8008486:	2b00      	cmp	r3, #0
 8008488:	f000 80ca 	beq.w	8008620 <_dtoa_r+0xb20>
 800848c:	9b03      	ldr	r3, [sp, #12]
 800848e:	9302      	str	r3, [sp, #8]
 8008490:	2d00      	cmp	r5, #0
 8008492:	dd05      	ble.n	80084a0 <_dtoa_r+0x9a0>
 8008494:	4639      	mov	r1, r7
 8008496:	462a      	mov	r2, r5
 8008498:	4620      	mov	r0, r4
 800849a:	f000 fb3d 	bl	8008b18 <__lshift>
 800849e:	4607      	mov	r7, r0
 80084a0:	f1b8 0f00 	cmp.w	r8, #0
 80084a4:	d05b      	beq.n	800855e <_dtoa_r+0xa5e>
 80084a6:	6879      	ldr	r1, [r7, #4]
 80084a8:	4620      	mov	r0, r4
 80084aa:	f000 f923 	bl	80086f4 <_Balloc>
 80084ae:	4605      	mov	r5, r0
 80084b0:	b928      	cbnz	r0, 80084be <_dtoa_r+0x9be>
 80084b2:	4b87      	ldr	r3, [pc, #540]	; (80086d0 <_dtoa_r+0xbd0>)
 80084b4:	4602      	mov	r2, r0
 80084b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80084ba:	f7ff bb3b 	b.w	8007b34 <_dtoa_r+0x34>
 80084be:	693a      	ldr	r2, [r7, #16]
 80084c0:	3202      	adds	r2, #2
 80084c2:	0092      	lsls	r2, r2, #2
 80084c4:	f107 010c 	add.w	r1, r7, #12
 80084c8:	300c      	adds	r0, #12
 80084ca:	f7fe fded 	bl	80070a8 <memcpy>
 80084ce:	2201      	movs	r2, #1
 80084d0:	4629      	mov	r1, r5
 80084d2:	4620      	mov	r0, r4
 80084d4:	f000 fb20 	bl	8008b18 <__lshift>
 80084d8:	9b01      	ldr	r3, [sp, #4]
 80084da:	f103 0901 	add.w	r9, r3, #1
 80084de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80084e2:	4413      	add	r3, r2
 80084e4:	9305      	str	r3, [sp, #20]
 80084e6:	f00a 0301 	and.w	r3, sl, #1
 80084ea:	46b8      	mov	r8, r7
 80084ec:	9304      	str	r3, [sp, #16]
 80084ee:	4607      	mov	r7, r0
 80084f0:	4631      	mov	r1, r6
 80084f2:	ee18 0a10 	vmov	r0, s16
 80084f6:	f7ff fa77 	bl	80079e8 <quorem>
 80084fa:	4641      	mov	r1, r8
 80084fc:	9002      	str	r0, [sp, #8]
 80084fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008502:	ee18 0a10 	vmov	r0, s16
 8008506:	f000 fb77 	bl	8008bf8 <__mcmp>
 800850a:	463a      	mov	r2, r7
 800850c:	9003      	str	r0, [sp, #12]
 800850e:	4631      	mov	r1, r6
 8008510:	4620      	mov	r0, r4
 8008512:	f000 fb8d 	bl	8008c30 <__mdiff>
 8008516:	68c2      	ldr	r2, [r0, #12]
 8008518:	f109 3bff 	add.w	fp, r9, #4294967295
 800851c:	4605      	mov	r5, r0
 800851e:	bb02      	cbnz	r2, 8008562 <_dtoa_r+0xa62>
 8008520:	4601      	mov	r1, r0
 8008522:	ee18 0a10 	vmov	r0, s16
 8008526:	f000 fb67 	bl	8008bf8 <__mcmp>
 800852a:	4602      	mov	r2, r0
 800852c:	4629      	mov	r1, r5
 800852e:	4620      	mov	r0, r4
 8008530:	9207      	str	r2, [sp, #28]
 8008532:	f000 f91f 	bl	8008774 <_Bfree>
 8008536:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800853a:	ea43 0102 	orr.w	r1, r3, r2
 800853e:	9b04      	ldr	r3, [sp, #16]
 8008540:	430b      	orrs	r3, r1
 8008542:	464d      	mov	r5, r9
 8008544:	d10f      	bne.n	8008566 <_dtoa_r+0xa66>
 8008546:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800854a:	d02a      	beq.n	80085a2 <_dtoa_r+0xaa2>
 800854c:	9b03      	ldr	r3, [sp, #12]
 800854e:	2b00      	cmp	r3, #0
 8008550:	dd02      	ble.n	8008558 <_dtoa_r+0xa58>
 8008552:	9b02      	ldr	r3, [sp, #8]
 8008554:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008558:	f88b a000 	strb.w	sl, [fp]
 800855c:	e775      	b.n	800844a <_dtoa_r+0x94a>
 800855e:	4638      	mov	r0, r7
 8008560:	e7ba      	b.n	80084d8 <_dtoa_r+0x9d8>
 8008562:	2201      	movs	r2, #1
 8008564:	e7e2      	b.n	800852c <_dtoa_r+0xa2c>
 8008566:	9b03      	ldr	r3, [sp, #12]
 8008568:	2b00      	cmp	r3, #0
 800856a:	db04      	blt.n	8008576 <_dtoa_r+0xa76>
 800856c:	9906      	ldr	r1, [sp, #24]
 800856e:	430b      	orrs	r3, r1
 8008570:	9904      	ldr	r1, [sp, #16]
 8008572:	430b      	orrs	r3, r1
 8008574:	d122      	bne.n	80085bc <_dtoa_r+0xabc>
 8008576:	2a00      	cmp	r2, #0
 8008578:	ddee      	ble.n	8008558 <_dtoa_r+0xa58>
 800857a:	ee18 1a10 	vmov	r1, s16
 800857e:	2201      	movs	r2, #1
 8008580:	4620      	mov	r0, r4
 8008582:	f000 fac9 	bl	8008b18 <__lshift>
 8008586:	4631      	mov	r1, r6
 8008588:	ee08 0a10 	vmov	s16, r0
 800858c:	f000 fb34 	bl	8008bf8 <__mcmp>
 8008590:	2800      	cmp	r0, #0
 8008592:	dc03      	bgt.n	800859c <_dtoa_r+0xa9c>
 8008594:	d1e0      	bne.n	8008558 <_dtoa_r+0xa58>
 8008596:	f01a 0f01 	tst.w	sl, #1
 800859a:	d0dd      	beq.n	8008558 <_dtoa_r+0xa58>
 800859c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80085a0:	d1d7      	bne.n	8008552 <_dtoa_r+0xa52>
 80085a2:	2339      	movs	r3, #57	; 0x39
 80085a4:	f88b 3000 	strb.w	r3, [fp]
 80085a8:	462b      	mov	r3, r5
 80085aa:	461d      	mov	r5, r3
 80085ac:	3b01      	subs	r3, #1
 80085ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80085b2:	2a39      	cmp	r2, #57	; 0x39
 80085b4:	d071      	beq.n	800869a <_dtoa_r+0xb9a>
 80085b6:	3201      	adds	r2, #1
 80085b8:	701a      	strb	r2, [r3, #0]
 80085ba:	e746      	b.n	800844a <_dtoa_r+0x94a>
 80085bc:	2a00      	cmp	r2, #0
 80085be:	dd07      	ble.n	80085d0 <_dtoa_r+0xad0>
 80085c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80085c4:	d0ed      	beq.n	80085a2 <_dtoa_r+0xaa2>
 80085c6:	f10a 0301 	add.w	r3, sl, #1
 80085ca:	f88b 3000 	strb.w	r3, [fp]
 80085ce:	e73c      	b.n	800844a <_dtoa_r+0x94a>
 80085d0:	9b05      	ldr	r3, [sp, #20]
 80085d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80085d6:	4599      	cmp	r9, r3
 80085d8:	d047      	beq.n	800866a <_dtoa_r+0xb6a>
 80085da:	ee18 1a10 	vmov	r1, s16
 80085de:	2300      	movs	r3, #0
 80085e0:	220a      	movs	r2, #10
 80085e2:	4620      	mov	r0, r4
 80085e4:	f000 f8e8 	bl	80087b8 <__multadd>
 80085e8:	45b8      	cmp	r8, r7
 80085ea:	ee08 0a10 	vmov	s16, r0
 80085ee:	f04f 0300 	mov.w	r3, #0
 80085f2:	f04f 020a 	mov.w	r2, #10
 80085f6:	4641      	mov	r1, r8
 80085f8:	4620      	mov	r0, r4
 80085fa:	d106      	bne.n	800860a <_dtoa_r+0xb0a>
 80085fc:	f000 f8dc 	bl	80087b8 <__multadd>
 8008600:	4680      	mov	r8, r0
 8008602:	4607      	mov	r7, r0
 8008604:	f109 0901 	add.w	r9, r9, #1
 8008608:	e772      	b.n	80084f0 <_dtoa_r+0x9f0>
 800860a:	f000 f8d5 	bl	80087b8 <__multadd>
 800860e:	4639      	mov	r1, r7
 8008610:	4680      	mov	r8, r0
 8008612:	2300      	movs	r3, #0
 8008614:	220a      	movs	r2, #10
 8008616:	4620      	mov	r0, r4
 8008618:	f000 f8ce 	bl	80087b8 <__multadd>
 800861c:	4607      	mov	r7, r0
 800861e:	e7f1      	b.n	8008604 <_dtoa_r+0xb04>
 8008620:	9b03      	ldr	r3, [sp, #12]
 8008622:	9302      	str	r3, [sp, #8]
 8008624:	9d01      	ldr	r5, [sp, #4]
 8008626:	ee18 0a10 	vmov	r0, s16
 800862a:	4631      	mov	r1, r6
 800862c:	f7ff f9dc 	bl	80079e8 <quorem>
 8008630:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008634:	9b01      	ldr	r3, [sp, #4]
 8008636:	f805 ab01 	strb.w	sl, [r5], #1
 800863a:	1aea      	subs	r2, r5, r3
 800863c:	9b02      	ldr	r3, [sp, #8]
 800863e:	4293      	cmp	r3, r2
 8008640:	dd09      	ble.n	8008656 <_dtoa_r+0xb56>
 8008642:	ee18 1a10 	vmov	r1, s16
 8008646:	2300      	movs	r3, #0
 8008648:	220a      	movs	r2, #10
 800864a:	4620      	mov	r0, r4
 800864c:	f000 f8b4 	bl	80087b8 <__multadd>
 8008650:	ee08 0a10 	vmov	s16, r0
 8008654:	e7e7      	b.n	8008626 <_dtoa_r+0xb26>
 8008656:	9b02      	ldr	r3, [sp, #8]
 8008658:	2b00      	cmp	r3, #0
 800865a:	bfc8      	it	gt
 800865c:	461d      	movgt	r5, r3
 800865e:	9b01      	ldr	r3, [sp, #4]
 8008660:	bfd8      	it	le
 8008662:	2501      	movle	r5, #1
 8008664:	441d      	add	r5, r3
 8008666:	f04f 0800 	mov.w	r8, #0
 800866a:	ee18 1a10 	vmov	r1, s16
 800866e:	2201      	movs	r2, #1
 8008670:	4620      	mov	r0, r4
 8008672:	f000 fa51 	bl	8008b18 <__lshift>
 8008676:	4631      	mov	r1, r6
 8008678:	ee08 0a10 	vmov	s16, r0
 800867c:	f000 fabc 	bl	8008bf8 <__mcmp>
 8008680:	2800      	cmp	r0, #0
 8008682:	dc91      	bgt.n	80085a8 <_dtoa_r+0xaa8>
 8008684:	d102      	bne.n	800868c <_dtoa_r+0xb8c>
 8008686:	f01a 0f01 	tst.w	sl, #1
 800868a:	d18d      	bne.n	80085a8 <_dtoa_r+0xaa8>
 800868c:	462b      	mov	r3, r5
 800868e:	461d      	mov	r5, r3
 8008690:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008694:	2a30      	cmp	r2, #48	; 0x30
 8008696:	d0fa      	beq.n	800868e <_dtoa_r+0xb8e>
 8008698:	e6d7      	b.n	800844a <_dtoa_r+0x94a>
 800869a:	9a01      	ldr	r2, [sp, #4]
 800869c:	429a      	cmp	r2, r3
 800869e:	d184      	bne.n	80085aa <_dtoa_r+0xaaa>
 80086a0:	9b00      	ldr	r3, [sp, #0]
 80086a2:	3301      	adds	r3, #1
 80086a4:	9300      	str	r3, [sp, #0]
 80086a6:	2331      	movs	r3, #49	; 0x31
 80086a8:	7013      	strb	r3, [r2, #0]
 80086aa:	e6ce      	b.n	800844a <_dtoa_r+0x94a>
 80086ac:	4b09      	ldr	r3, [pc, #36]	; (80086d4 <_dtoa_r+0xbd4>)
 80086ae:	f7ff ba95 	b.w	8007bdc <_dtoa_r+0xdc>
 80086b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	f47f aa6e 	bne.w	8007b96 <_dtoa_r+0x96>
 80086ba:	4b07      	ldr	r3, [pc, #28]	; (80086d8 <_dtoa_r+0xbd8>)
 80086bc:	f7ff ba8e 	b.w	8007bdc <_dtoa_r+0xdc>
 80086c0:	9b02      	ldr	r3, [sp, #8]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	dcae      	bgt.n	8008624 <_dtoa_r+0xb24>
 80086c6:	9b06      	ldr	r3, [sp, #24]
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	f73f aea8 	bgt.w	800841e <_dtoa_r+0x91e>
 80086ce:	e7a9      	b.n	8008624 <_dtoa_r+0xb24>
 80086d0:	08009f8f 	.word	0x08009f8f
 80086d4:	08009eec 	.word	0x08009eec
 80086d8:	08009f10 	.word	0x08009f10

080086dc <_localeconv_r>:
 80086dc:	4800      	ldr	r0, [pc, #0]	; (80086e0 <_localeconv_r+0x4>)
 80086de:	4770      	bx	lr
 80086e0:	2000016c 	.word	0x2000016c

080086e4 <malloc>:
 80086e4:	4b02      	ldr	r3, [pc, #8]	; (80086f0 <malloc+0xc>)
 80086e6:	4601      	mov	r1, r0
 80086e8:	6818      	ldr	r0, [r3, #0]
 80086ea:	f000 bc09 	b.w	8008f00 <_malloc_r>
 80086ee:	bf00      	nop
 80086f0:	20000018 	.word	0x20000018

080086f4 <_Balloc>:
 80086f4:	b570      	push	{r4, r5, r6, lr}
 80086f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80086f8:	4604      	mov	r4, r0
 80086fa:	460d      	mov	r5, r1
 80086fc:	b976      	cbnz	r6, 800871c <_Balloc+0x28>
 80086fe:	2010      	movs	r0, #16
 8008700:	f7ff fff0 	bl	80086e4 <malloc>
 8008704:	4602      	mov	r2, r0
 8008706:	6260      	str	r0, [r4, #36]	; 0x24
 8008708:	b920      	cbnz	r0, 8008714 <_Balloc+0x20>
 800870a:	4b18      	ldr	r3, [pc, #96]	; (800876c <_Balloc+0x78>)
 800870c:	4818      	ldr	r0, [pc, #96]	; (8008770 <_Balloc+0x7c>)
 800870e:	2166      	movs	r1, #102	; 0x66
 8008710:	f000 fdd6 	bl	80092c0 <__assert_func>
 8008714:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008718:	6006      	str	r6, [r0, #0]
 800871a:	60c6      	str	r6, [r0, #12]
 800871c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800871e:	68f3      	ldr	r3, [r6, #12]
 8008720:	b183      	cbz	r3, 8008744 <_Balloc+0x50>
 8008722:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008724:	68db      	ldr	r3, [r3, #12]
 8008726:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800872a:	b9b8      	cbnz	r0, 800875c <_Balloc+0x68>
 800872c:	2101      	movs	r1, #1
 800872e:	fa01 f605 	lsl.w	r6, r1, r5
 8008732:	1d72      	adds	r2, r6, #5
 8008734:	0092      	lsls	r2, r2, #2
 8008736:	4620      	mov	r0, r4
 8008738:	f000 fb60 	bl	8008dfc <_calloc_r>
 800873c:	b160      	cbz	r0, 8008758 <_Balloc+0x64>
 800873e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008742:	e00e      	b.n	8008762 <_Balloc+0x6e>
 8008744:	2221      	movs	r2, #33	; 0x21
 8008746:	2104      	movs	r1, #4
 8008748:	4620      	mov	r0, r4
 800874a:	f000 fb57 	bl	8008dfc <_calloc_r>
 800874e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008750:	60f0      	str	r0, [r6, #12]
 8008752:	68db      	ldr	r3, [r3, #12]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d1e4      	bne.n	8008722 <_Balloc+0x2e>
 8008758:	2000      	movs	r0, #0
 800875a:	bd70      	pop	{r4, r5, r6, pc}
 800875c:	6802      	ldr	r2, [r0, #0]
 800875e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008762:	2300      	movs	r3, #0
 8008764:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008768:	e7f7      	b.n	800875a <_Balloc+0x66>
 800876a:	bf00      	nop
 800876c:	08009f1d 	.word	0x08009f1d
 8008770:	08009fa0 	.word	0x08009fa0

08008774 <_Bfree>:
 8008774:	b570      	push	{r4, r5, r6, lr}
 8008776:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008778:	4605      	mov	r5, r0
 800877a:	460c      	mov	r4, r1
 800877c:	b976      	cbnz	r6, 800879c <_Bfree+0x28>
 800877e:	2010      	movs	r0, #16
 8008780:	f7ff ffb0 	bl	80086e4 <malloc>
 8008784:	4602      	mov	r2, r0
 8008786:	6268      	str	r0, [r5, #36]	; 0x24
 8008788:	b920      	cbnz	r0, 8008794 <_Bfree+0x20>
 800878a:	4b09      	ldr	r3, [pc, #36]	; (80087b0 <_Bfree+0x3c>)
 800878c:	4809      	ldr	r0, [pc, #36]	; (80087b4 <_Bfree+0x40>)
 800878e:	218a      	movs	r1, #138	; 0x8a
 8008790:	f000 fd96 	bl	80092c0 <__assert_func>
 8008794:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008798:	6006      	str	r6, [r0, #0]
 800879a:	60c6      	str	r6, [r0, #12]
 800879c:	b13c      	cbz	r4, 80087ae <_Bfree+0x3a>
 800879e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80087a0:	6862      	ldr	r2, [r4, #4]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087a8:	6021      	str	r1, [r4, #0]
 80087aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80087ae:	bd70      	pop	{r4, r5, r6, pc}
 80087b0:	08009f1d 	.word	0x08009f1d
 80087b4:	08009fa0 	.word	0x08009fa0

080087b8 <__multadd>:
 80087b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087bc:	690d      	ldr	r5, [r1, #16]
 80087be:	4607      	mov	r7, r0
 80087c0:	460c      	mov	r4, r1
 80087c2:	461e      	mov	r6, r3
 80087c4:	f101 0c14 	add.w	ip, r1, #20
 80087c8:	2000      	movs	r0, #0
 80087ca:	f8dc 3000 	ldr.w	r3, [ip]
 80087ce:	b299      	uxth	r1, r3
 80087d0:	fb02 6101 	mla	r1, r2, r1, r6
 80087d4:	0c1e      	lsrs	r6, r3, #16
 80087d6:	0c0b      	lsrs	r3, r1, #16
 80087d8:	fb02 3306 	mla	r3, r2, r6, r3
 80087dc:	b289      	uxth	r1, r1
 80087de:	3001      	adds	r0, #1
 80087e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80087e4:	4285      	cmp	r5, r0
 80087e6:	f84c 1b04 	str.w	r1, [ip], #4
 80087ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80087ee:	dcec      	bgt.n	80087ca <__multadd+0x12>
 80087f0:	b30e      	cbz	r6, 8008836 <__multadd+0x7e>
 80087f2:	68a3      	ldr	r3, [r4, #8]
 80087f4:	42ab      	cmp	r3, r5
 80087f6:	dc19      	bgt.n	800882c <__multadd+0x74>
 80087f8:	6861      	ldr	r1, [r4, #4]
 80087fa:	4638      	mov	r0, r7
 80087fc:	3101      	adds	r1, #1
 80087fe:	f7ff ff79 	bl	80086f4 <_Balloc>
 8008802:	4680      	mov	r8, r0
 8008804:	b928      	cbnz	r0, 8008812 <__multadd+0x5a>
 8008806:	4602      	mov	r2, r0
 8008808:	4b0c      	ldr	r3, [pc, #48]	; (800883c <__multadd+0x84>)
 800880a:	480d      	ldr	r0, [pc, #52]	; (8008840 <__multadd+0x88>)
 800880c:	21b5      	movs	r1, #181	; 0xb5
 800880e:	f000 fd57 	bl	80092c0 <__assert_func>
 8008812:	6922      	ldr	r2, [r4, #16]
 8008814:	3202      	adds	r2, #2
 8008816:	f104 010c 	add.w	r1, r4, #12
 800881a:	0092      	lsls	r2, r2, #2
 800881c:	300c      	adds	r0, #12
 800881e:	f7fe fc43 	bl	80070a8 <memcpy>
 8008822:	4621      	mov	r1, r4
 8008824:	4638      	mov	r0, r7
 8008826:	f7ff ffa5 	bl	8008774 <_Bfree>
 800882a:	4644      	mov	r4, r8
 800882c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008830:	3501      	adds	r5, #1
 8008832:	615e      	str	r6, [r3, #20]
 8008834:	6125      	str	r5, [r4, #16]
 8008836:	4620      	mov	r0, r4
 8008838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800883c:	08009f8f 	.word	0x08009f8f
 8008840:	08009fa0 	.word	0x08009fa0

08008844 <__hi0bits>:
 8008844:	0c03      	lsrs	r3, r0, #16
 8008846:	041b      	lsls	r3, r3, #16
 8008848:	b9d3      	cbnz	r3, 8008880 <__hi0bits+0x3c>
 800884a:	0400      	lsls	r0, r0, #16
 800884c:	2310      	movs	r3, #16
 800884e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008852:	bf04      	itt	eq
 8008854:	0200      	lsleq	r0, r0, #8
 8008856:	3308      	addeq	r3, #8
 8008858:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800885c:	bf04      	itt	eq
 800885e:	0100      	lsleq	r0, r0, #4
 8008860:	3304      	addeq	r3, #4
 8008862:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008866:	bf04      	itt	eq
 8008868:	0080      	lsleq	r0, r0, #2
 800886a:	3302      	addeq	r3, #2
 800886c:	2800      	cmp	r0, #0
 800886e:	db05      	blt.n	800887c <__hi0bits+0x38>
 8008870:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008874:	f103 0301 	add.w	r3, r3, #1
 8008878:	bf08      	it	eq
 800887a:	2320      	moveq	r3, #32
 800887c:	4618      	mov	r0, r3
 800887e:	4770      	bx	lr
 8008880:	2300      	movs	r3, #0
 8008882:	e7e4      	b.n	800884e <__hi0bits+0xa>

08008884 <__lo0bits>:
 8008884:	6803      	ldr	r3, [r0, #0]
 8008886:	f013 0207 	ands.w	r2, r3, #7
 800888a:	4601      	mov	r1, r0
 800888c:	d00b      	beq.n	80088a6 <__lo0bits+0x22>
 800888e:	07da      	lsls	r2, r3, #31
 8008890:	d423      	bmi.n	80088da <__lo0bits+0x56>
 8008892:	0798      	lsls	r0, r3, #30
 8008894:	bf49      	itett	mi
 8008896:	085b      	lsrmi	r3, r3, #1
 8008898:	089b      	lsrpl	r3, r3, #2
 800889a:	2001      	movmi	r0, #1
 800889c:	600b      	strmi	r3, [r1, #0]
 800889e:	bf5c      	itt	pl
 80088a0:	600b      	strpl	r3, [r1, #0]
 80088a2:	2002      	movpl	r0, #2
 80088a4:	4770      	bx	lr
 80088a6:	b298      	uxth	r0, r3
 80088a8:	b9a8      	cbnz	r0, 80088d6 <__lo0bits+0x52>
 80088aa:	0c1b      	lsrs	r3, r3, #16
 80088ac:	2010      	movs	r0, #16
 80088ae:	b2da      	uxtb	r2, r3
 80088b0:	b90a      	cbnz	r2, 80088b6 <__lo0bits+0x32>
 80088b2:	3008      	adds	r0, #8
 80088b4:	0a1b      	lsrs	r3, r3, #8
 80088b6:	071a      	lsls	r2, r3, #28
 80088b8:	bf04      	itt	eq
 80088ba:	091b      	lsreq	r3, r3, #4
 80088bc:	3004      	addeq	r0, #4
 80088be:	079a      	lsls	r2, r3, #30
 80088c0:	bf04      	itt	eq
 80088c2:	089b      	lsreq	r3, r3, #2
 80088c4:	3002      	addeq	r0, #2
 80088c6:	07da      	lsls	r2, r3, #31
 80088c8:	d403      	bmi.n	80088d2 <__lo0bits+0x4e>
 80088ca:	085b      	lsrs	r3, r3, #1
 80088cc:	f100 0001 	add.w	r0, r0, #1
 80088d0:	d005      	beq.n	80088de <__lo0bits+0x5a>
 80088d2:	600b      	str	r3, [r1, #0]
 80088d4:	4770      	bx	lr
 80088d6:	4610      	mov	r0, r2
 80088d8:	e7e9      	b.n	80088ae <__lo0bits+0x2a>
 80088da:	2000      	movs	r0, #0
 80088dc:	4770      	bx	lr
 80088de:	2020      	movs	r0, #32
 80088e0:	4770      	bx	lr
	...

080088e4 <__i2b>:
 80088e4:	b510      	push	{r4, lr}
 80088e6:	460c      	mov	r4, r1
 80088e8:	2101      	movs	r1, #1
 80088ea:	f7ff ff03 	bl	80086f4 <_Balloc>
 80088ee:	4602      	mov	r2, r0
 80088f0:	b928      	cbnz	r0, 80088fe <__i2b+0x1a>
 80088f2:	4b05      	ldr	r3, [pc, #20]	; (8008908 <__i2b+0x24>)
 80088f4:	4805      	ldr	r0, [pc, #20]	; (800890c <__i2b+0x28>)
 80088f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80088fa:	f000 fce1 	bl	80092c0 <__assert_func>
 80088fe:	2301      	movs	r3, #1
 8008900:	6144      	str	r4, [r0, #20]
 8008902:	6103      	str	r3, [r0, #16]
 8008904:	bd10      	pop	{r4, pc}
 8008906:	bf00      	nop
 8008908:	08009f8f 	.word	0x08009f8f
 800890c:	08009fa0 	.word	0x08009fa0

08008910 <__multiply>:
 8008910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008914:	4691      	mov	r9, r2
 8008916:	690a      	ldr	r2, [r1, #16]
 8008918:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800891c:	429a      	cmp	r2, r3
 800891e:	bfb8      	it	lt
 8008920:	460b      	movlt	r3, r1
 8008922:	460c      	mov	r4, r1
 8008924:	bfbc      	itt	lt
 8008926:	464c      	movlt	r4, r9
 8008928:	4699      	movlt	r9, r3
 800892a:	6927      	ldr	r7, [r4, #16]
 800892c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008930:	68a3      	ldr	r3, [r4, #8]
 8008932:	6861      	ldr	r1, [r4, #4]
 8008934:	eb07 060a 	add.w	r6, r7, sl
 8008938:	42b3      	cmp	r3, r6
 800893a:	b085      	sub	sp, #20
 800893c:	bfb8      	it	lt
 800893e:	3101      	addlt	r1, #1
 8008940:	f7ff fed8 	bl	80086f4 <_Balloc>
 8008944:	b930      	cbnz	r0, 8008954 <__multiply+0x44>
 8008946:	4602      	mov	r2, r0
 8008948:	4b44      	ldr	r3, [pc, #272]	; (8008a5c <__multiply+0x14c>)
 800894a:	4845      	ldr	r0, [pc, #276]	; (8008a60 <__multiply+0x150>)
 800894c:	f240 115d 	movw	r1, #349	; 0x15d
 8008950:	f000 fcb6 	bl	80092c0 <__assert_func>
 8008954:	f100 0514 	add.w	r5, r0, #20
 8008958:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800895c:	462b      	mov	r3, r5
 800895e:	2200      	movs	r2, #0
 8008960:	4543      	cmp	r3, r8
 8008962:	d321      	bcc.n	80089a8 <__multiply+0x98>
 8008964:	f104 0314 	add.w	r3, r4, #20
 8008968:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800896c:	f109 0314 	add.w	r3, r9, #20
 8008970:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008974:	9202      	str	r2, [sp, #8]
 8008976:	1b3a      	subs	r2, r7, r4
 8008978:	3a15      	subs	r2, #21
 800897a:	f022 0203 	bic.w	r2, r2, #3
 800897e:	3204      	adds	r2, #4
 8008980:	f104 0115 	add.w	r1, r4, #21
 8008984:	428f      	cmp	r7, r1
 8008986:	bf38      	it	cc
 8008988:	2204      	movcc	r2, #4
 800898a:	9201      	str	r2, [sp, #4]
 800898c:	9a02      	ldr	r2, [sp, #8]
 800898e:	9303      	str	r3, [sp, #12]
 8008990:	429a      	cmp	r2, r3
 8008992:	d80c      	bhi.n	80089ae <__multiply+0x9e>
 8008994:	2e00      	cmp	r6, #0
 8008996:	dd03      	ble.n	80089a0 <__multiply+0x90>
 8008998:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800899c:	2b00      	cmp	r3, #0
 800899e:	d05a      	beq.n	8008a56 <__multiply+0x146>
 80089a0:	6106      	str	r6, [r0, #16]
 80089a2:	b005      	add	sp, #20
 80089a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089a8:	f843 2b04 	str.w	r2, [r3], #4
 80089ac:	e7d8      	b.n	8008960 <__multiply+0x50>
 80089ae:	f8b3 a000 	ldrh.w	sl, [r3]
 80089b2:	f1ba 0f00 	cmp.w	sl, #0
 80089b6:	d024      	beq.n	8008a02 <__multiply+0xf2>
 80089b8:	f104 0e14 	add.w	lr, r4, #20
 80089bc:	46a9      	mov	r9, r5
 80089be:	f04f 0c00 	mov.w	ip, #0
 80089c2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80089c6:	f8d9 1000 	ldr.w	r1, [r9]
 80089ca:	fa1f fb82 	uxth.w	fp, r2
 80089ce:	b289      	uxth	r1, r1
 80089d0:	fb0a 110b 	mla	r1, sl, fp, r1
 80089d4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80089d8:	f8d9 2000 	ldr.w	r2, [r9]
 80089dc:	4461      	add	r1, ip
 80089de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80089e2:	fb0a c20b 	mla	r2, sl, fp, ip
 80089e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80089ea:	b289      	uxth	r1, r1
 80089ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80089f0:	4577      	cmp	r7, lr
 80089f2:	f849 1b04 	str.w	r1, [r9], #4
 80089f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80089fa:	d8e2      	bhi.n	80089c2 <__multiply+0xb2>
 80089fc:	9a01      	ldr	r2, [sp, #4]
 80089fe:	f845 c002 	str.w	ip, [r5, r2]
 8008a02:	9a03      	ldr	r2, [sp, #12]
 8008a04:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008a08:	3304      	adds	r3, #4
 8008a0a:	f1b9 0f00 	cmp.w	r9, #0
 8008a0e:	d020      	beq.n	8008a52 <__multiply+0x142>
 8008a10:	6829      	ldr	r1, [r5, #0]
 8008a12:	f104 0c14 	add.w	ip, r4, #20
 8008a16:	46ae      	mov	lr, r5
 8008a18:	f04f 0a00 	mov.w	sl, #0
 8008a1c:	f8bc b000 	ldrh.w	fp, [ip]
 8008a20:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008a24:	fb09 220b 	mla	r2, r9, fp, r2
 8008a28:	4492      	add	sl, r2
 8008a2a:	b289      	uxth	r1, r1
 8008a2c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008a30:	f84e 1b04 	str.w	r1, [lr], #4
 8008a34:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008a38:	f8be 1000 	ldrh.w	r1, [lr]
 8008a3c:	0c12      	lsrs	r2, r2, #16
 8008a3e:	fb09 1102 	mla	r1, r9, r2, r1
 8008a42:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008a46:	4567      	cmp	r7, ip
 8008a48:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008a4c:	d8e6      	bhi.n	8008a1c <__multiply+0x10c>
 8008a4e:	9a01      	ldr	r2, [sp, #4]
 8008a50:	50a9      	str	r1, [r5, r2]
 8008a52:	3504      	adds	r5, #4
 8008a54:	e79a      	b.n	800898c <__multiply+0x7c>
 8008a56:	3e01      	subs	r6, #1
 8008a58:	e79c      	b.n	8008994 <__multiply+0x84>
 8008a5a:	bf00      	nop
 8008a5c:	08009f8f 	.word	0x08009f8f
 8008a60:	08009fa0 	.word	0x08009fa0

08008a64 <__pow5mult>:
 8008a64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a68:	4615      	mov	r5, r2
 8008a6a:	f012 0203 	ands.w	r2, r2, #3
 8008a6e:	4606      	mov	r6, r0
 8008a70:	460f      	mov	r7, r1
 8008a72:	d007      	beq.n	8008a84 <__pow5mult+0x20>
 8008a74:	4c25      	ldr	r4, [pc, #148]	; (8008b0c <__pow5mult+0xa8>)
 8008a76:	3a01      	subs	r2, #1
 8008a78:	2300      	movs	r3, #0
 8008a7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a7e:	f7ff fe9b 	bl	80087b8 <__multadd>
 8008a82:	4607      	mov	r7, r0
 8008a84:	10ad      	asrs	r5, r5, #2
 8008a86:	d03d      	beq.n	8008b04 <__pow5mult+0xa0>
 8008a88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008a8a:	b97c      	cbnz	r4, 8008aac <__pow5mult+0x48>
 8008a8c:	2010      	movs	r0, #16
 8008a8e:	f7ff fe29 	bl	80086e4 <malloc>
 8008a92:	4602      	mov	r2, r0
 8008a94:	6270      	str	r0, [r6, #36]	; 0x24
 8008a96:	b928      	cbnz	r0, 8008aa4 <__pow5mult+0x40>
 8008a98:	4b1d      	ldr	r3, [pc, #116]	; (8008b10 <__pow5mult+0xac>)
 8008a9a:	481e      	ldr	r0, [pc, #120]	; (8008b14 <__pow5mult+0xb0>)
 8008a9c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008aa0:	f000 fc0e 	bl	80092c0 <__assert_func>
 8008aa4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008aa8:	6004      	str	r4, [r0, #0]
 8008aaa:	60c4      	str	r4, [r0, #12]
 8008aac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008ab0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ab4:	b94c      	cbnz	r4, 8008aca <__pow5mult+0x66>
 8008ab6:	f240 2171 	movw	r1, #625	; 0x271
 8008aba:	4630      	mov	r0, r6
 8008abc:	f7ff ff12 	bl	80088e4 <__i2b>
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ac6:	4604      	mov	r4, r0
 8008ac8:	6003      	str	r3, [r0, #0]
 8008aca:	f04f 0900 	mov.w	r9, #0
 8008ace:	07eb      	lsls	r3, r5, #31
 8008ad0:	d50a      	bpl.n	8008ae8 <__pow5mult+0x84>
 8008ad2:	4639      	mov	r1, r7
 8008ad4:	4622      	mov	r2, r4
 8008ad6:	4630      	mov	r0, r6
 8008ad8:	f7ff ff1a 	bl	8008910 <__multiply>
 8008adc:	4639      	mov	r1, r7
 8008ade:	4680      	mov	r8, r0
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	f7ff fe47 	bl	8008774 <_Bfree>
 8008ae6:	4647      	mov	r7, r8
 8008ae8:	106d      	asrs	r5, r5, #1
 8008aea:	d00b      	beq.n	8008b04 <__pow5mult+0xa0>
 8008aec:	6820      	ldr	r0, [r4, #0]
 8008aee:	b938      	cbnz	r0, 8008b00 <__pow5mult+0x9c>
 8008af0:	4622      	mov	r2, r4
 8008af2:	4621      	mov	r1, r4
 8008af4:	4630      	mov	r0, r6
 8008af6:	f7ff ff0b 	bl	8008910 <__multiply>
 8008afa:	6020      	str	r0, [r4, #0]
 8008afc:	f8c0 9000 	str.w	r9, [r0]
 8008b00:	4604      	mov	r4, r0
 8008b02:	e7e4      	b.n	8008ace <__pow5mult+0x6a>
 8008b04:	4638      	mov	r0, r7
 8008b06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b0a:	bf00      	nop
 8008b0c:	0800a0f0 	.word	0x0800a0f0
 8008b10:	08009f1d 	.word	0x08009f1d
 8008b14:	08009fa0 	.word	0x08009fa0

08008b18 <__lshift>:
 8008b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b1c:	460c      	mov	r4, r1
 8008b1e:	6849      	ldr	r1, [r1, #4]
 8008b20:	6923      	ldr	r3, [r4, #16]
 8008b22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008b26:	68a3      	ldr	r3, [r4, #8]
 8008b28:	4607      	mov	r7, r0
 8008b2a:	4691      	mov	r9, r2
 8008b2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008b30:	f108 0601 	add.w	r6, r8, #1
 8008b34:	42b3      	cmp	r3, r6
 8008b36:	db0b      	blt.n	8008b50 <__lshift+0x38>
 8008b38:	4638      	mov	r0, r7
 8008b3a:	f7ff fddb 	bl	80086f4 <_Balloc>
 8008b3e:	4605      	mov	r5, r0
 8008b40:	b948      	cbnz	r0, 8008b56 <__lshift+0x3e>
 8008b42:	4602      	mov	r2, r0
 8008b44:	4b2a      	ldr	r3, [pc, #168]	; (8008bf0 <__lshift+0xd8>)
 8008b46:	482b      	ldr	r0, [pc, #172]	; (8008bf4 <__lshift+0xdc>)
 8008b48:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008b4c:	f000 fbb8 	bl	80092c0 <__assert_func>
 8008b50:	3101      	adds	r1, #1
 8008b52:	005b      	lsls	r3, r3, #1
 8008b54:	e7ee      	b.n	8008b34 <__lshift+0x1c>
 8008b56:	2300      	movs	r3, #0
 8008b58:	f100 0114 	add.w	r1, r0, #20
 8008b5c:	f100 0210 	add.w	r2, r0, #16
 8008b60:	4618      	mov	r0, r3
 8008b62:	4553      	cmp	r3, sl
 8008b64:	db37      	blt.n	8008bd6 <__lshift+0xbe>
 8008b66:	6920      	ldr	r0, [r4, #16]
 8008b68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b6c:	f104 0314 	add.w	r3, r4, #20
 8008b70:	f019 091f 	ands.w	r9, r9, #31
 8008b74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b78:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008b7c:	d02f      	beq.n	8008bde <__lshift+0xc6>
 8008b7e:	f1c9 0e20 	rsb	lr, r9, #32
 8008b82:	468a      	mov	sl, r1
 8008b84:	f04f 0c00 	mov.w	ip, #0
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	fa02 f209 	lsl.w	r2, r2, r9
 8008b8e:	ea42 020c 	orr.w	r2, r2, ip
 8008b92:	f84a 2b04 	str.w	r2, [sl], #4
 8008b96:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b9a:	4298      	cmp	r0, r3
 8008b9c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008ba0:	d8f2      	bhi.n	8008b88 <__lshift+0x70>
 8008ba2:	1b03      	subs	r3, r0, r4
 8008ba4:	3b15      	subs	r3, #21
 8008ba6:	f023 0303 	bic.w	r3, r3, #3
 8008baa:	3304      	adds	r3, #4
 8008bac:	f104 0215 	add.w	r2, r4, #21
 8008bb0:	4290      	cmp	r0, r2
 8008bb2:	bf38      	it	cc
 8008bb4:	2304      	movcc	r3, #4
 8008bb6:	f841 c003 	str.w	ip, [r1, r3]
 8008bba:	f1bc 0f00 	cmp.w	ip, #0
 8008bbe:	d001      	beq.n	8008bc4 <__lshift+0xac>
 8008bc0:	f108 0602 	add.w	r6, r8, #2
 8008bc4:	3e01      	subs	r6, #1
 8008bc6:	4638      	mov	r0, r7
 8008bc8:	612e      	str	r6, [r5, #16]
 8008bca:	4621      	mov	r1, r4
 8008bcc:	f7ff fdd2 	bl	8008774 <_Bfree>
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bd6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008bda:	3301      	adds	r3, #1
 8008bdc:	e7c1      	b.n	8008b62 <__lshift+0x4a>
 8008bde:	3904      	subs	r1, #4
 8008be0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008be4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008be8:	4298      	cmp	r0, r3
 8008bea:	d8f9      	bhi.n	8008be0 <__lshift+0xc8>
 8008bec:	e7ea      	b.n	8008bc4 <__lshift+0xac>
 8008bee:	bf00      	nop
 8008bf0:	08009f8f 	.word	0x08009f8f
 8008bf4:	08009fa0 	.word	0x08009fa0

08008bf8 <__mcmp>:
 8008bf8:	b530      	push	{r4, r5, lr}
 8008bfa:	6902      	ldr	r2, [r0, #16]
 8008bfc:	690c      	ldr	r4, [r1, #16]
 8008bfe:	1b12      	subs	r2, r2, r4
 8008c00:	d10e      	bne.n	8008c20 <__mcmp+0x28>
 8008c02:	f100 0314 	add.w	r3, r0, #20
 8008c06:	3114      	adds	r1, #20
 8008c08:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008c0c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008c10:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008c14:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008c18:	42a5      	cmp	r5, r4
 8008c1a:	d003      	beq.n	8008c24 <__mcmp+0x2c>
 8008c1c:	d305      	bcc.n	8008c2a <__mcmp+0x32>
 8008c1e:	2201      	movs	r2, #1
 8008c20:	4610      	mov	r0, r2
 8008c22:	bd30      	pop	{r4, r5, pc}
 8008c24:	4283      	cmp	r3, r0
 8008c26:	d3f3      	bcc.n	8008c10 <__mcmp+0x18>
 8008c28:	e7fa      	b.n	8008c20 <__mcmp+0x28>
 8008c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c2e:	e7f7      	b.n	8008c20 <__mcmp+0x28>

08008c30 <__mdiff>:
 8008c30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c34:	460c      	mov	r4, r1
 8008c36:	4606      	mov	r6, r0
 8008c38:	4611      	mov	r1, r2
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	4690      	mov	r8, r2
 8008c3e:	f7ff ffdb 	bl	8008bf8 <__mcmp>
 8008c42:	1e05      	subs	r5, r0, #0
 8008c44:	d110      	bne.n	8008c68 <__mdiff+0x38>
 8008c46:	4629      	mov	r1, r5
 8008c48:	4630      	mov	r0, r6
 8008c4a:	f7ff fd53 	bl	80086f4 <_Balloc>
 8008c4e:	b930      	cbnz	r0, 8008c5e <__mdiff+0x2e>
 8008c50:	4b3a      	ldr	r3, [pc, #232]	; (8008d3c <__mdiff+0x10c>)
 8008c52:	4602      	mov	r2, r0
 8008c54:	f240 2132 	movw	r1, #562	; 0x232
 8008c58:	4839      	ldr	r0, [pc, #228]	; (8008d40 <__mdiff+0x110>)
 8008c5a:	f000 fb31 	bl	80092c0 <__assert_func>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008c64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c68:	bfa4      	itt	ge
 8008c6a:	4643      	movge	r3, r8
 8008c6c:	46a0      	movge	r8, r4
 8008c6e:	4630      	mov	r0, r6
 8008c70:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008c74:	bfa6      	itte	ge
 8008c76:	461c      	movge	r4, r3
 8008c78:	2500      	movge	r5, #0
 8008c7a:	2501      	movlt	r5, #1
 8008c7c:	f7ff fd3a 	bl	80086f4 <_Balloc>
 8008c80:	b920      	cbnz	r0, 8008c8c <__mdiff+0x5c>
 8008c82:	4b2e      	ldr	r3, [pc, #184]	; (8008d3c <__mdiff+0x10c>)
 8008c84:	4602      	mov	r2, r0
 8008c86:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008c8a:	e7e5      	b.n	8008c58 <__mdiff+0x28>
 8008c8c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008c90:	6926      	ldr	r6, [r4, #16]
 8008c92:	60c5      	str	r5, [r0, #12]
 8008c94:	f104 0914 	add.w	r9, r4, #20
 8008c98:	f108 0514 	add.w	r5, r8, #20
 8008c9c:	f100 0e14 	add.w	lr, r0, #20
 8008ca0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008ca4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008ca8:	f108 0210 	add.w	r2, r8, #16
 8008cac:	46f2      	mov	sl, lr
 8008cae:	2100      	movs	r1, #0
 8008cb0:	f859 3b04 	ldr.w	r3, [r9], #4
 8008cb4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008cb8:	fa1f f883 	uxth.w	r8, r3
 8008cbc:	fa11 f18b 	uxtah	r1, r1, fp
 8008cc0:	0c1b      	lsrs	r3, r3, #16
 8008cc2:	eba1 0808 	sub.w	r8, r1, r8
 8008cc6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008cca:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008cce:	fa1f f888 	uxth.w	r8, r8
 8008cd2:	1419      	asrs	r1, r3, #16
 8008cd4:	454e      	cmp	r6, r9
 8008cd6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008cda:	f84a 3b04 	str.w	r3, [sl], #4
 8008cde:	d8e7      	bhi.n	8008cb0 <__mdiff+0x80>
 8008ce0:	1b33      	subs	r3, r6, r4
 8008ce2:	3b15      	subs	r3, #21
 8008ce4:	f023 0303 	bic.w	r3, r3, #3
 8008ce8:	3304      	adds	r3, #4
 8008cea:	3415      	adds	r4, #21
 8008cec:	42a6      	cmp	r6, r4
 8008cee:	bf38      	it	cc
 8008cf0:	2304      	movcc	r3, #4
 8008cf2:	441d      	add	r5, r3
 8008cf4:	4473      	add	r3, lr
 8008cf6:	469e      	mov	lr, r3
 8008cf8:	462e      	mov	r6, r5
 8008cfa:	4566      	cmp	r6, ip
 8008cfc:	d30e      	bcc.n	8008d1c <__mdiff+0xec>
 8008cfe:	f10c 0203 	add.w	r2, ip, #3
 8008d02:	1b52      	subs	r2, r2, r5
 8008d04:	f022 0203 	bic.w	r2, r2, #3
 8008d08:	3d03      	subs	r5, #3
 8008d0a:	45ac      	cmp	ip, r5
 8008d0c:	bf38      	it	cc
 8008d0e:	2200      	movcc	r2, #0
 8008d10:	441a      	add	r2, r3
 8008d12:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008d16:	b17b      	cbz	r3, 8008d38 <__mdiff+0x108>
 8008d18:	6107      	str	r7, [r0, #16]
 8008d1a:	e7a3      	b.n	8008c64 <__mdiff+0x34>
 8008d1c:	f856 8b04 	ldr.w	r8, [r6], #4
 8008d20:	fa11 f288 	uxtah	r2, r1, r8
 8008d24:	1414      	asrs	r4, r2, #16
 8008d26:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008d2a:	b292      	uxth	r2, r2
 8008d2c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008d30:	f84e 2b04 	str.w	r2, [lr], #4
 8008d34:	1421      	asrs	r1, r4, #16
 8008d36:	e7e0      	b.n	8008cfa <__mdiff+0xca>
 8008d38:	3f01      	subs	r7, #1
 8008d3a:	e7ea      	b.n	8008d12 <__mdiff+0xe2>
 8008d3c:	08009f8f 	.word	0x08009f8f
 8008d40:	08009fa0 	.word	0x08009fa0

08008d44 <__d2b>:
 8008d44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d48:	4689      	mov	r9, r1
 8008d4a:	2101      	movs	r1, #1
 8008d4c:	ec57 6b10 	vmov	r6, r7, d0
 8008d50:	4690      	mov	r8, r2
 8008d52:	f7ff fccf 	bl	80086f4 <_Balloc>
 8008d56:	4604      	mov	r4, r0
 8008d58:	b930      	cbnz	r0, 8008d68 <__d2b+0x24>
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	4b25      	ldr	r3, [pc, #148]	; (8008df4 <__d2b+0xb0>)
 8008d5e:	4826      	ldr	r0, [pc, #152]	; (8008df8 <__d2b+0xb4>)
 8008d60:	f240 310a 	movw	r1, #778	; 0x30a
 8008d64:	f000 faac 	bl	80092c0 <__assert_func>
 8008d68:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008d6c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008d70:	bb35      	cbnz	r5, 8008dc0 <__d2b+0x7c>
 8008d72:	2e00      	cmp	r6, #0
 8008d74:	9301      	str	r3, [sp, #4]
 8008d76:	d028      	beq.n	8008dca <__d2b+0x86>
 8008d78:	4668      	mov	r0, sp
 8008d7a:	9600      	str	r6, [sp, #0]
 8008d7c:	f7ff fd82 	bl	8008884 <__lo0bits>
 8008d80:	9900      	ldr	r1, [sp, #0]
 8008d82:	b300      	cbz	r0, 8008dc6 <__d2b+0x82>
 8008d84:	9a01      	ldr	r2, [sp, #4]
 8008d86:	f1c0 0320 	rsb	r3, r0, #32
 8008d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d8e:	430b      	orrs	r3, r1
 8008d90:	40c2      	lsrs	r2, r0
 8008d92:	6163      	str	r3, [r4, #20]
 8008d94:	9201      	str	r2, [sp, #4]
 8008d96:	9b01      	ldr	r3, [sp, #4]
 8008d98:	61a3      	str	r3, [r4, #24]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	bf14      	ite	ne
 8008d9e:	2202      	movne	r2, #2
 8008da0:	2201      	moveq	r2, #1
 8008da2:	6122      	str	r2, [r4, #16]
 8008da4:	b1d5      	cbz	r5, 8008ddc <__d2b+0x98>
 8008da6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008daa:	4405      	add	r5, r0
 8008dac:	f8c9 5000 	str.w	r5, [r9]
 8008db0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008db4:	f8c8 0000 	str.w	r0, [r8]
 8008db8:	4620      	mov	r0, r4
 8008dba:	b003      	add	sp, #12
 8008dbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008dc0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008dc4:	e7d5      	b.n	8008d72 <__d2b+0x2e>
 8008dc6:	6161      	str	r1, [r4, #20]
 8008dc8:	e7e5      	b.n	8008d96 <__d2b+0x52>
 8008dca:	a801      	add	r0, sp, #4
 8008dcc:	f7ff fd5a 	bl	8008884 <__lo0bits>
 8008dd0:	9b01      	ldr	r3, [sp, #4]
 8008dd2:	6163      	str	r3, [r4, #20]
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	6122      	str	r2, [r4, #16]
 8008dd8:	3020      	adds	r0, #32
 8008dda:	e7e3      	b.n	8008da4 <__d2b+0x60>
 8008ddc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008de0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008de4:	f8c9 0000 	str.w	r0, [r9]
 8008de8:	6918      	ldr	r0, [r3, #16]
 8008dea:	f7ff fd2b 	bl	8008844 <__hi0bits>
 8008dee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008df2:	e7df      	b.n	8008db4 <__d2b+0x70>
 8008df4:	08009f8f 	.word	0x08009f8f
 8008df8:	08009fa0 	.word	0x08009fa0

08008dfc <_calloc_r>:
 8008dfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008dfe:	fba1 2402 	umull	r2, r4, r1, r2
 8008e02:	b94c      	cbnz	r4, 8008e18 <_calloc_r+0x1c>
 8008e04:	4611      	mov	r1, r2
 8008e06:	9201      	str	r2, [sp, #4]
 8008e08:	f000 f87a 	bl	8008f00 <_malloc_r>
 8008e0c:	9a01      	ldr	r2, [sp, #4]
 8008e0e:	4605      	mov	r5, r0
 8008e10:	b930      	cbnz	r0, 8008e20 <_calloc_r+0x24>
 8008e12:	4628      	mov	r0, r5
 8008e14:	b003      	add	sp, #12
 8008e16:	bd30      	pop	{r4, r5, pc}
 8008e18:	220c      	movs	r2, #12
 8008e1a:	6002      	str	r2, [r0, #0]
 8008e1c:	2500      	movs	r5, #0
 8008e1e:	e7f8      	b.n	8008e12 <_calloc_r+0x16>
 8008e20:	4621      	mov	r1, r4
 8008e22:	f7fe f94f 	bl	80070c4 <memset>
 8008e26:	e7f4      	b.n	8008e12 <_calloc_r+0x16>

08008e28 <_free_r>:
 8008e28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008e2a:	2900      	cmp	r1, #0
 8008e2c:	d044      	beq.n	8008eb8 <_free_r+0x90>
 8008e2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e32:	9001      	str	r0, [sp, #4]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f1a1 0404 	sub.w	r4, r1, #4
 8008e3a:	bfb8      	it	lt
 8008e3c:	18e4      	addlt	r4, r4, r3
 8008e3e:	f000 fa9b 	bl	8009378 <__malloc_lock>
 8008e42:	4a1e      	ldr	r2, [pc, #120]	; (8008ebc <_free_r+0x94>)
 8008e44:	9801      	ldr	r0, [sp, #4]
 8008e46:	6813      	ldr	r3, [r2, #0]
 8008e48:	b933      	cbnz	r3, 8008e58 <_free_r+0x30>
 8008e4a:	6063      	str	r3, [r4, #4]
 8008e4c:	6014      	str	r4, [r2, #0]
 8008e4e:	b003      	add	sp, #12
 8008e50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e54:	f000 ba96 	b.w	8009384 <__malloc_unlock>
 8008e58:	42a3      	cmp	r3, r4
 8008e5a:	d908      	bls.n	8008e6e <_free_r+0x46>
 8008e5c:	6825      	ldr	r5, [r4, #0]
 8008e5e:	1961      	adds	r1, r4, r5
 8008e60:	428b      	cmp	r3, r1
 8008e62:	bf01      	itttt	eq
 8008e64:	6819      	ldreq	r1, [r3, #0]
 8008e66:	685b      	ldreq	r3, [r3, #4]
 8008e68:	1949      	addeq	r1, r1, r5
 8008e6a:	6021      	streq	r1, [r4, #0]
 8008e6c:	e7ed      	b.n	8008e4a <_free_r+0x22>
 8008e6e:	461a      	mov	r2, r3
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	b10b      	cbz	r3, 8008e78 <_free_r+0x50>
 8008e74:	42a3      	cmp	r3, r4
 8008e76:	d9fa      	bls.n	8008e6e <_free_r+0x46>
 8008e78:	6811      	ldr	r1, [r2, #0]
 8008e7a:	1855      	adds	r5, r2, r1
 8008e7c:	42a5      	cmp	r5, r4
 8008e7e:	d10b      	bne.n	8008e98 <_free_r+0x70>
 8008e80:	6824      	ldr	r4, [r4, #0]
 8008e82:	4421      	add	r1, r4
 8008e84:	1854      	adds	r4, r2, r1
 8008e86:	42a3      	cmp	r3, r4
 8008e88:	6011      	str	r1, [r2, #0]
 8008e8a:	d1e0      	bne.n	8008e4e <_free_r+0x26>
 8008e8c:	681c      	ldr	r4, [r3, #0]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	6053      	str	r3, [r2, #4]
 8008e92:	4421      	add	r1, r4
 8008e94:	6011      	str	r1, [r2, #0]
 8008e96:	e7da      	b.n	8008e4e <_free_r+0x26>
 8008e98:	d902      	bls.n	8008ea0 <_free_r+0x78>
 8008e9a:	230c      	movs	r3, #12
 8008e9c:	6003      	str	r3, [r0, #0]
 8008e9e:	e7d6      	b.n	8008e4e <_free_r+0x26>
 8008ea0:	6825      	ldr	r5, [r4, #0]
 8008ea2:	1961      	adds	r1, r4, r5
 8008ea4:	428b      	cmp	r3, r1
 8008ea6:	bf04      	itt	eq
 8008ea8:	6819      	ldreq	r1, [r3, #0]
 8008eaa:	685b      	ldreq	r3, [r3, #4]
 8008eac:	6063      	str	r3, [r4, #4]
 8008eae:	bf04      	itt	eq
 8008eb0:	1949      	addeq	r1, r1, r5
 8008eb2:	6021      	streq	r1, [r4, #0]
 8008eb4:	6054      	str	r4, [r2, #4]
 8008eb6:	e7ca      	b.n	8008e4e <_free_r+0x26>
 8008eb8:	b003      	add	sp, #12
 8008eba:	bd30      	pop	{r4, r5, pc}
 8008ebc:	20008258 	.word	0x20008258

08008ec0 <sbrk_aligned>:
 8008ec0:	b570      	push	{r4, r5, r6, lr}
 8008ec2:	4e0e      	ldr	r6, [pc, #56]	; (8008efc <sbrk_aligned+0x3c>)
 8008ec4:	460c      	mov	r4, r1
 8008ec6:	6831      	ldr	r1, [r6, #0]
 8008ec8:	4605      	mov	r5, r0
 8008eca:	b911      	cbnz	r1, 8008ed2 <sbrk_aligned+0x12>
 8008ecc:	f000 f9e8 	bl	80092a0 <_sbrk_r>
 8008ed0:	6030      	str	r0, [r6, #0]
 8008ed2:	4621      	mov	r1, r4
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	f000 f9e3 	bl	80092a0 <_sbrk_r>
 8008eda:	1c43      	adds	r3, r0, #1
 8008edc:	d00a      	beq.n	8008ef4 <sbrk_aligned+0x34>
 8008ede:	1cc4      	adds	r4, r0, #3
 8008ee0:	f024 0403 	bic.w	r4, r4, #3
 8008ee4:	42a0      	cmp	r0, r4
 8008ee6:	d007      	beq.n	8008ef8 <sbrk_aligned+0x38>
 8008ee8:	1a21      	subs	r1, r4, r0
 8008eea:	4628      	mov	r0, r5
 8008eec:	f000 f9d8 	bl	80092a0 <_sbrk_r>
 8008ef0:	3001      	adds	r0, #1
 8008ef2:	d101      	bne.n	8008ef8 <sbrk_aligned+0x38>
 8008ef4:	f04f 34ff 	mov.w	r4, #4294967295
 8008ef8:	4620      	mov	r0, r4
 8008efa:	bd70      	pop	{r4, r5, r6, pc}
 8008efc:	2000825c 	.word	0x2000825c

08008f00 <_malloc_r>:
 8008f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f04:	1ccd      	adds	r5, r1, #3
 8008f06:	f025 0503 	bic.w	r5, r5, #3
 8008f0a:	3508      	adds	r5, #8
 8008f0c:	2d0c      	cmp	r5, #12
 8008f0e:	bf38      	it	cc
 8008f10:	250c      	movcc	r5, #12
 8008f12:	2d00      	cmp	r5, #0
 8008f14:	4607      	mov	r7, r0
 8008f16:	db01      	blt.n	8008f1c <_malloc_r+0x1c>
 8008f18:	42a9      	cmp	r1, r5
 8008f1a:	d905      	bls.n	8008f28 <_malloc_r+0x28>
 8008f1c:	230c      	movs	r3, #12
 8008f1e:	603b      	str	r3, [r7, #0]
 8008f20:	2600      	movs	r6, #0
 8008f22:	4630      	mov	r0, r6
 8008f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f28:	4e2e      	ldr	r6, [pc, #184]	; (8008fe4 <_malloc_r+0xe4>)
 8008f2a:	f000 fa25 	bl	8009378 <__malloc_lock>
 8008f2e:	6833      	ldr	r3, [r6, #0]
 8008f30:	461c      	mov	r4, r3
 8008f32:	bb34      	cbnz	r4, 8008f82 <_malloc_r+0x82>
 8008f34:	4629      	mov	r1, r5
 8008f36:	4638      	mov	r0, r7
 8008f38:	f7ff ffc2 	bl	8008ec0 <sbrk_aligned>
 8008f3c:	1c43      	adds	r3, r0, #1
 8008f3e:	4604      	mov	r4, r0
 8008f40:	d14d      	bne.n	8008fde <_malloc_r+0xde>
 8008f42:	6834      	ldr	r4, [r6, #0]
 8008f44:	4626      	mov	r6, r4
 8008f46:	2e00      	cmp	r6, #0
 8008f48:	d140      	bne.n	8008fcc <_malloc_r+0xcc>
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	4631      	mov	r1, r6
 8008f4e:	4638      	mov	r0, r7
 8008f50:	eb04 0803 	add.w	r8, r4, r3
 8008f54:	f000 f9a4 	bl	80092a0 <_sbrk_r>
 8008f58:	4580      	cmp	r8, r0
 8008f5a:	d13a      	bne.n	8008fd2 <_malloc_r+0xd2>
 8008f5c:	6821      	ldr	r1, [r4, #0]
 8008f5e:	3503      	adds	r5, #3
 8008f60:	1a6d      	subs	r5, r5, r1
 8008f62:	f025 0503 	bic.w	r5, r5, #3
 8008f66:	3508      	adds	r5, #8
 8008f68:	2d0c      	cmp	r5, #12
 8008f6a:	bf38      	it	cc
 8008f6c:	250c      	movcc	r5, #12
 8008f6e:	4629      	mov	r1, r5
 8008f70:	4638      	mov	r0, r7
 8008f72:	f7ff ffa5 	bl	8008ec0 <sbrk_aligned>
 8008f76:	3001      	adds	r0, #1
 8008f78:	d02b      	beq.n	8008fd2 <_malloc_r+0xd2>
 8008f7a:	6823      	ldr	r3, [r4, #0]
 8008f7c:	442b      	add	r3, r5
 8008f7e:	6023      	str	r3, [r4, #0]
 8008f80:	e00e      	b.n	8008fa0 <_malloc_r+0xa0>
 8008f82:	6822      	ldr	r2, [r4, #0]
 8008f84:	1b52      	subs	r2, r2, r5
 8008f86:	d41e      	bmi.n	8008fc6 <_malloc_r+0xc6>
 8008f88:	2a0b      	cmp	r2, #11
 8008f8a:	d916      	bls.n	8008fba <_malloc_r+0xba>
 8008f8c:	1961      	adds	r1, r4, r5
 8008f8e:	42a3      	cmp	r3, r4
 8008f90:	6025      	str	r5, [r4, #0]
 8008f92:	bf18      	it	ne
 8008f94:	6059      	strne	r1, [r3, #4]
 8008f96:	6863      	ldr	r3, [r4, #4]
 8008f98:	bf08      	it	eq
 8008f9a:	6031      	streq	r1, [r6, #0]
 8008f9c:	5162      	str	r2, [r4, r5]
 8008f9e:	604b      	str	r3, [r1, #4]
 8008fa0:	4638      	mov	r0, r7
 8008fa2:	f104 060b 	add.w	r6, r4, #11
 8008fa6:	f000 f9ed 	bl	8009384 <__malloc_unlock>
 8008faa:	f026 0607 	bic.w	r6, r6, #7
 8008fae:	1d23      	adds	r3, r4, #4
 8008fb0:	1af2      	subs	r2, r6, r3
 8008fb2:	d0b6      	beq.n	8008f22 <_malloc_r+0x22>
 8008fb4:	1b9b      	subs	r3, r3, r6
 8008fb6:	50a3      	str	r3, [r4, r2]
 8008fb8:	e7b3      	b.n	8008f22 <_malloc_r+0x22>
 8008fba:	6862      	ldr	r2, [r4, #4]
 8008fbc:	42a3      	cmp	r3, r4
 8008fbe:	bf0c      	ite	eq
 8008fc0:	6032      	streq	r2, [r6, #0]
 8008fc2:	605a      	strne	r2, [r3, #4]
 8008fc4:	e7ec      	b.n	8008fa0 <_malloc_r+0xa0>
 8008fc6:	4623      	mov	r3, r4
 8008fc8:	6864      	ldr	r4, [r4, #4]
 8008fca:	e7b2      	b.n	8008f32 <_malloc_r+0x32>
 8008fcc:	4634      	mov	r4, r6
 8008fce:	6876      	ldr	r6, [r6, #4]
 8008fd0:	e7b9      	b.n	8008f46 <_malloc_r+0x46>
 8008fd2:	230c      	movs	r3, #12
 8008fd4:	603b      	str	r3, [r7, #0]
 8008fd6:	4638      	mov	r0, r7
 8008fd8:	f000 f9d4 	bl	8009384 <__malloc_unlock>
 8008fdc:	e7a1      	b.n	8008f22 <_malloc_r+0x22>
 8008fde:	6025      	str	r5, [r4, #0]
 8008fe0:	e7de      	b.n	8008fa0 <_malloc_r+0xa0>
 8008fe2:	bf00      	nop
 8008fe4:	20008258 	.word	0x20008258

08008fe8 <__ssputs_r>:
 8008fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fec:	688e      	ldr	r6, [r1, #8]
 8008fee:	429e      	cmp	r6, r3
 8008ff0:	4682      	mov	sl, r0
 8008ff2:	460c      	mov	r4, r1
 8008ff4:	4690      	mov	r8, r2
 8008ff6:	461f      	mov	r7, r3
 8008ff8:	d838      	bhi.n	800906c <__ssputs_r+0x84>
 8008ffa:	898a      	ldrh	r2, [r1, #12]
 8008ffc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009000:	d032      	beq.n	8009068 <__ssputs_r+0x80>
 8009002:	6825      	ldr	r5, [r4, #0]
 8009004:	6909      	ldr	r1, [r1, #16]
 8009006:	eba5 0901 	sub.w	r9, r5, r1
 800900a:	6965      	ldr	r5, [r4, #20]
 800900c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009010:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009014:	3301      	adds	r3, #1
 8009016:	444b      	add	r3, r9
 8009018:	106d      	asrs	r5, r5, #1
 800901a:	429d      	cmp	r5, r3
 800901c:	bf38      	it	cc
 800901e:	461d      	movcc	r5, r3
 8009020:	0553      	lsls	r3, r2, #21
 8009022:	d531      	bpl.n	8009088 <__ssputs_r+0xa0>
 8009024:	4629      	mov	r1, r5
 8009026:	f7ff ff6b 	bl	8008f00 <_malloc_r>
 800902a:	4606      	mov	r6, r0
 800902c:	b950      	cbnz	r0, 8009044 <__ssputs_r+0x5c>
 800902e:	230c      	movs	r3, #12
 8009030:	f8ca 3000 	str.w	r3, [sl]
 8009034:	89a3      	ldrh	r3, [r4, #12]
 8009036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800903a:	81a3      	strh	r3, [r4, #12]
 800903c:	f04f 30ff 	mov.w	r0, #4294967295
 8009040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009044:	6921      	ldr	r1, [r4, #16]
 8009046:	464a      	mov	r2, r9
 8009048:	f7fe f82e 	bl	80070a8 <memcpy>
 800904c:	89a3      	ldrh	r3, [r4, #12]
 800904e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009052:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009056:	81a3      	strh	r3, [r4, #12]
 8009058:	6126      	str	r6, [r4, #16]
 800905a:	6165      	str	r5, [r4, #20]
 800905c:	444e      	add	r6, r9
 800905e:	eba5 0509 	sub.w	r5, r5, r9
 8009062:	6026      	str	r6, [r4, #0]
 8009064:	60a5      	str	r5, [r4, #8]
 8009066:	463e      	mov	r6, r7
 8009068:	42be      	cmp	r6, r7
 800906a:	d900      	bls.n	800906e <__ssputs_r+0x86>
 800906c:	463e      	mov	r6, r7
 800906e:	6820      	ldr	r0, [r4, #0]
 8009070:	4632      	mov	r2, r6
 8009072:	4641      	mov	r1, r8
 8009074:	f000 f966 	bl	8009344 <memmove>
 8009078:	68a3      	ldr	r3, [r4, #8]
 800907a:	1b9b      	subs	r3, r3, r6
 800907c:	60a3      	str	r3, [r4, #8]
 800907e:	6823      	ldr	r3, [r4, #0]
 8009080:	4433      	add	r3, r6
 8009082:	6023      	str	r3, [r4, #0]
 8009084:	2000      	movs	r0, #0
 8009086:	e7db      	b.n	8009040 <__ssputs_r+0x58>
 8009088:	462a      	mov	r2, r5
 800908a:	f000 f981 	bl	8009390 <_realloc_r>
 800908e:	4606      	mov	r6, r0
 8009090:	2800      	cmp	r0, #0
 8009092:	d1e1      	bne.n	8009058 <__ssputs_r+0x70>
 8009094:	6921      	ldr	r1, [r4, #16]
 8009096:	4650      	mov	r0, sl
 8009098:	f7ff fec6 	bl	8008e28 <_free_r>
 800909c:	e7c7      	b.n	800902e <__ssputs_r+0x46>
	...

080090a0 <_svfiprintf_r>:
 80090a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090a4:	4698      	mov	r8, r3
 80090a6:	898b      	ldrh	r3, [r1, #12]
 80090a8:	061b      	lsls	r3, r3, #24
 80090aa:	b09d      	sub	sp, #116	; 0x74
 80090ac:	4607      	mov	r7, r0
 80090ae:	460d      	mov	r5, r1
 80090b0:	4614      	mov	r4, r2
 80090b2:	d50e      	bpl.n	80090d2 <_svfiprintf_r+0x32>
 80090b4:	690b      	ldr	r3, [r1, #16]
 80090b6:	b963      	cbnz	r3, 80090d2 <_svfiprintf_r+0x32>
 80090b8:	2140      	movs	r1, #64	; 0x40
 80090ba:	f7ff ff21 	bl	8008f00 <_malloc_r>
 80090be:	6028      	str	r0, [r5, #0]
 80090c0:	6128      	str	r0, [r5, #16]
 80090c2:	b920      	cbnz	r0, 80090ce <_svfiprintf_r+0x2e>
 80090c4:	230c      	movs	r3, #12
 80090c6:	603b      	str	r3, [r7, #0]
 80090c8:	f04f 30ff 	mov.w	r0, #4294967295
 80090cc:	e0d1      	b.n	8009272 <_svfiprintf_r+0x1d2>
 80090ce:	2340      	movs	r3, #64	; 0x40
 80090d0:	616b      	str	r3, [r5, #20]
 80090d2:	2300      	movs	r3, #0
 80090d4:	9309      	str	r3, [sp, #36]	; 0x24
 80090d6:	2320      	movs	r3, #32
 80090d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80090e0:	2330      	movs	r3, #48	; 0x30
 80090e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800928c <_svfiprintf_r+0x1ec>
 80090e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090ea:	f04f 0901 	mov.w	r9, #1
 80090ee:	4623      	mov	r3, r4
 80090f0:	469a      	mov	sl, r3
 80090f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090f6:	b10a      	cbz	r2, 80090fc <_svfiprintf_r+0x5c>
 80090f8:	2a25      	cmp	r2, #37	; 0x25
 80090fa:	d1f9      	bne.n	80090f0 <_svfiprintf_r+0x50>
 80090fc:	ebba 0b04 	subs.w	fp, sl, r4
 8009100:	d00b      	beq.n	800911a <_svfiprintf_r+0x7a>
 8009102:	465b      	mov	r3, fp
 8009104:	4622      	mov	r2, r4
 8009106:	4629      	mov	r1, r5
 8009108:	4638      	mov	r0, r7
 800910a:	f7ff ff6d 	bl	8008fe8 <__ssputs_r>
 800910e:	3001      	adds	r0, #1
 8009110:	f000 80aa 	beq.w	8009268 <_svfiprintf_r+0x1c8>
 8009114:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009116:	445a      	add	r2, fp
 8009118:	9209      	str	r2, [sp, #36]	; 0x24
 800911a:	f89a 3000 	ldrb.w	r3, [sl]
 800911e:	2b00      	cmp	r3, #0
 8009120:	f000 80a2 	beq.w	8009268 <_svfiprintf_r+0x1c8>
 8009124:	2300      	movs	r3, #0
 8009126:	f04f 32ff 	mov.w	r2, #4294967295
 800912a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800912e:	f10a 0a01 	add.w	sl, sl, #1
 8009132:	9304      	str	r3, [sp, #16]
 8009134:	9307      	str	r3, [sp, #28]
 8009136:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800913a:	931a      	str	r3, [sp, #104]	; 0x68
 800913c:	4654      	mov	r4, sl
 800913e:	2205      	movs	r2, #5
 8009140:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009144:	4851      	ldr	r0, [pc, #324]	; (800928c <_svfiprintf_r+0x1ec>)
 8009146:	f7f7 f84b 	bl	80001e0 <memchr>
 800914a:	9a04      	ldr	r2, [sp, #16]
 800914c:	b9d8      	cbnz	r0, 8009186 <_svfiprintf_r+0xe6>
 800914e:	06d0      	lsls	r0, r2, #27
 8009150:	bf44      	itt	mi
 8009152:	2320      	movmi	r3, #32
 8009154:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009158:	0711      	lsls	r1, r2, #28
 800915a:	bf44      	itt	mi
 800915c:	232b      	movmi	r3, #43	; 0x2b
 800915e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009162:	f89a 3000 	ldrb.w	r3, [sl]
 8009166:	2b2a      	cmp	r3, #42	; 0x2a
 8009168:	d015      	beq.n	8009196 <_svfiprintf_r+0xf6>
 800916a:	9a07      	ldr	r2, [sp, #28]
 800916c:	4654      	mov	r4, sl
 800916e:	2000      	movs	r0, #0
 8009170:	f04f 0c0a 	mov.w	ip, #10
 8009174:	4621      	mov	r1, r4
 8009176:	f811 3b01 	ldrb.w	r3, [r1], #1
 800917a:	3b30      	subs	r3, #48	; 0x30
 800917c:	2b09      	cmp	r3, #9
 800917e:	d94e      	bls.n	800921e <_svfiprintf_r+0x17e>
 8009180:	b1b0      	cbz	r0, 80091b0 <_svfiprintf_r+0x110>
 8009182:	9207      	str	r2, [sp, #28]
 8009184:	e014      	b.n	80091b0 <_svfiprintf_r+0x110>
 8009186:	eba0 0308 	sub.w	r3, r0, r8
 800918a:	fa09 f303 	lsl.w	r3, r9, r3
 800918e:	4313      	orrs	r3, r2
 8009190:	9304      	str	r3, [sp, #16]
 8009192:	46a2      	mov	sl, r4
 8009194:	e7d2      	b.n	800913c <_svfiprintf_r+0x9c>
 8009196:	9b03      	ldr	r3, [sp, #12]
 8009198:	1d19      	adds	r1, r3, #4
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	9103      	str	r1, [sp, #12]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	bfbb      	ittet	lt
 80091a2:	425b      	neglt	r3, r3
 80091a4:	f042 0202 	orrlt.w	r2, r2, #2
 80091a8:	9307      	strge	r3, [sp, #28]
 80091aa:	9307      	strlt	r3, [sp, #28]
 80091ac:	bfb8      	it	lt
 80091ae:	9204      	strlt	r2, [sp, #16]
 80091b0:	7823      	ldrb	r3, [r4, #0]
 80091b2:	2b2e      	cmp	r3, #46	; 0x2e
 80091b4:	d10c      	bne.n	80091d0 <_svfiprintf_r+0x130>
 80091b6:	7863      	ldrb	r3, [r4, #1]
 80091b8:	2b2a      	cmp	r3, #42	; 0x2a
 80091ba:	d135      	bne.n	8009228 <_svfiprintf_r+0x188>
 80091bc:	9b03      	ldr	r3, [sp, #12]
 80091be:	1d1a      	adds	r2, r3, #4
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	9203      	str	r2, [sp, #12]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	bfb8      	it	lt
 80091c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80091cc:	3402      	adds	r4, #2
 80091ce:	9305      	str	r3, [sp, #20]
 80091d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800929c <_svfiprintf_r+0x1fc>
 80091d4:	7821      	ldrb	r1, [r4, #0]
 80091d6:	2203      	movs	r2, #3
 80091d8:	4650      	mov	r0, sl
 80091da:	f7f7 f801 	bl	80001e0 <memchr>
 80091de:	b140      	cbz	r0, 80091f2 <_svfiprintf_r+0x152>
 80091e0:	2340      	movs	r3, #64	; 0x40
 80091e2:	eba0 000a 	sub.w	r0, r0, sl
 80091e6:	fa03 f000 	lsl.w	r0, r3, r0
 80091ea:	9b04      	ldr	r3, [sp, #16]
 80091ec:	4303      	orrs	r3, r0
 80091ee:	3401      	adds	r4, #1
 80091f0:	9304      	str	r3, [sp, #16]
 80091f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091f6:	4826      	ldr	r0, [pc, #152]	; (8009290 <_svfiprintf_r+0x1f0>)
 80091f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091fc:	2206      	movs	r2, #6
 80091fe:	f7f6 ffef 	bl	80001e0 <memchr>
 8009202:	2800      	cmp	r0, #0
 8009204:	d038      	beq.n	8009278 <_svfiprintf_r+0x1d8>
 8009206:	4b23      	ldr	r3, [pc, #140]	; (8009294 <_svfiprintf_r+0x1f4>)
 8009208:	bb1b      	cbnz	r3, 8009252 <_svfiprintf_r+0x1b2>
 800920a:	9b03      	ldr	r3, [sp, #12]
 800920c:	3307      	adds	r3, #7
 800920e:	f023 0307 	bic.w	r3, r3, #7
 8009212:	3308      	adds	r3, #8
 8009214:	9303      	str	r3, [sp, #12]
 8009216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009218:	4433      	add	r3, r6
 800921a:	9309      	str	r3, [sp, #36]	; 0x24
 800921c:	e767      	b.n	80090ee <_svfiprintf_r+0x4e>
 800921e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009222:	460c      	mov	r4, r1
 8009224:	2001      	movs	r0, #1
 8009226:	e7a5      	b.n	8009174 <_svfiprintf_r+0xd4>
 8009228:	2300      	movs	r3, #0
 800922a:	3401      	adds	r4, #1
 800922c:	9305      	str	r3, [sp, #20]
 800922e:	4619      	mov	r1, r3
 8009230:	f04f 0c0a 	mov.w	ip, #10
 8009234:	4620      	mov	r0, r4
 8009236:	f810 2b01 	ldrb.w	r2, [r0], #1
 800923a:	3a30      	subs	r2, #48	; 0x30
 800923c:	2a09      	cmp	r2, #9
 800923e:	d903      	bls.n	8009248 <_svfiprintf_r+0x1a8>
 8009240:	2b00      	cmp	r3, #0
 8009242:	d0c5      	beq.n	80091d0 <_svfiprintf_r+0x130>
 8009244:	9105      	str	r1, [sp, #20]
 8009246:	e7c3      	b.n	80091d0 <_svfiprintf_r+0x130>
 8009248:	fb0c 2101 	mla	r1, ip, r1, r2
 800924c:	4604      	mov	r4, r0
 800924e:	2301      	movs	r3, #1
 8009250:	e7f0      	b.n	8009234 <_svfiprintf_r+0x194>
 8009252:	ab03      	add	r3, sp, #12
 8009254:	9300      	str	r3, [sp, #0]
 8009256:	462a      	mov	r2, r5
 8009258:	4b0f      	ldr	r3, [pc, #60]	; (8009298 <_svfiprintf_r+0x1f8>)
 800925a:	a904      	add	r1, sp, #16
 800925c:	4638      	mov	r0, r7
 800925e:	f7fd ffd9 	bl	8007214 <_printf_float>
 8009262:	1c42      	adds	r2, r0, #1
 8009264:	4606      	mov	r6, r0
 8009266:	d1d6      	bne.n	8009216 <_svfiprintf_r+0x176>
 8009268:	89ab      	ldrh	r3, [r5, #12]
 800926a:	065b      	lsls	r3, r3, #25
 800926c:	f53f af2c 	bmi.w	80090c8 <_svfiprintf_r+0x28>
 8009270:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009272:	b01d      	add	sp, #116	; 0x74
 8009274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009278:	ab03      	add	r3, sp, #12
 800927a:	9300      	str	r3, [sp, #0]
 800927c:	462a      	mov	r2, r5
 800927e:	4b06      	ldr	r3, [pc, #24]	; (8009298 <_svfiprintf_r+0x1f8>)
 8009280:	a904      	add	r1, sp, #16
 8009282:	4638      	mov	r0, r7
 8009284:	f7fe fa6a 	bl	800775c <_printf_i>
 8009288:	e7eb      	b.n	8009262 <_svfiprintf_r+0x1c2>
 800928a:	bf00      	nop
 800928c:	0800a0fc 	.word	0x0800a0fc
 8009290:	0800a106 	.word	0x0800a106
 8009294:	08007215 	.word	0x08007215
 8009298:	08008fe9 	.word	0x08008fe9
 800929c:	0800a102 	.word	0x0800a102

080092a0 <_sbrk_r>:
 80092a0:	b538      	push	{r3, r4, r5, lr}
 80092a2:	4d06      	ldr	r5, [pc, #24]	; (80092bc <_sbrk_r+0x1c>)
 80092a4:	2300      	movs	r3, #0
 80092a6:	4604      	mov	r4, r0
 80092a8:	4608      	mov	r0, r1
 80092aa:	602b      	str	r3, [r5, #0]
 80092ac:	f7f8 ffb6 	bl	800221c <_sbrk>
 80092b0:	1c43      	adds	r3, r0, #1
 80092b2:	d102      	bne.n	80092ba <_sbrk_r+0x1a>
 80092b4:	682b      	ldr	r3, [r5, #0]
 80092b6:	b103      	cbz	r3, 80092ba <_sbrk_r+0x1a>
 80092b8:	6023      	str	r3, [r4, #0]
 80092ba:	bd38      	pop	{r3, r4, r5, pc}
 80092bc:	20008260 	.word	0x20008260

080092c0 <__assert_func>:
 80092c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80092c2:	4614      	mov	r4, r2
 80092c4:	461a      	mov	r2, r3
 80092c6:	4b09      	ldr	r3, [pc, #36]	; (80092ec <__assert_func+0x2c>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	4605      	mov	r5, r0
 80092cc:	68d8      	ldr	r0, [r3, #12]
 80092ce:	b14c      	cbz	r4, 80092e4 <__assert_func+0x24>
 80092d0:	4b07      	ldr	r3, [pc, #28]	; (80092f0 <__assert_func+0x30>)
 80092d2:	9100      	str	r1, [sp, #0]
 80092d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80092d8:	4906      	ldr	r1, [pc, #24]	; (80092f4 <__assert_func+0x34>)
 80092da:	462b      	mov	r3, r5
 80092dc:	f000 f80e 	bl	80092fc <fiprintf>
 80092e0:	f000 faac 	bl	800983c <abort>
 80092e4:	4b04      	ldr	r3, [pc, #16]	; (80092f8 <__assert_func+0x38>)
 80092e6:	461c      	mov	r4, r3
 80092e8:	e7f3      	b.n	80092d2 <__assert_func+0x12>
 80092ea:	bf00      	nop
 80092ec:	20000018 	.word	0x20000018
 80092f0:	0800a10d 	.word	0x0800a10d
 80092f4:	0800a11a 	.word	0x0800a11a
 80092f8:	0800a148 	.word	0x0800a148

080092fc <fiprintf>:
 80092fc:	b40e      	push	{r1, r2, r3}
 80092fe:	b503      	push	{r0, r1, lr}
 8009300:	4601      	mov	r1, r0
 8009302:	ab03      	add	r3, sp, #12
 8009304:	4805      	ldr	r0, [pc, #20]	; (800931c <fiprintf+0x20>)
 8009306:	f853 2b04 	ldr.w	r2, [r3], #4
 800930a:	6800      	ldr	r0, [r0, #0]
 800930c:	9301      	str	r3, [sp, #4]
 800930e:	f000 f897 	bl	8009440 <_vfiprintf_r>
 8009312:	b002      	add	sp, #8
 8009314:	f85d eb04 	ldr.w	lr, [sp], #4
 8009318:	b003      	add	sp, #12
 800931a:	4770      	bx	lr
 800931c:	20000018 	.word	0x20000018

08009320 <__ascii_mbtowc>:
 8009320:	b082      	sub	sp, #8
 8009322:	b901      	cbnz	r1, 8009326 <__ascii_mbtowc+0x6>
 8009324:	a901      	add	r1, sp, #4
 8009326:	b142      	cbz	r2, 800933a <__ascii_mbtowc+0x1a>
 8009328:	b14b      	cbz	r3, 800933e <__ascii_mbtowc+0x1e>
 800932a:	7813      	ldrb	r3, [r2, #0]
 800932c:	600b      	str	r3, [r1, #0]
 800932e:	7812      	ldrb	r2, [r2, #0]
 8009330:	1e10      	subs	r0, r2, #0
 8009332:	bf18      	it	ne
 8009334:	2001      	movne	r0, #1
 8009336:	b002      	add	sp, #8
 8009338:	4770      	bx	lr
 800933a:	4610      	mov	r0, r2
 800933c:	e7fb      	b.n	8009336 <__ascii_mbtowc+0x16>
 800933e:	f06f 0001 	mvn.w	r0, #1
 8009342:	e7f8      	b.n	8009336 <__ascii_mbtowc+0x16>

08009344 <memmove>:
 8009344:	4288      	cmp	r0, r1
 8009346:	b510      	push	{r4, lr}
 8009348:	eb01 0402 	add.w	r4, r1, r2
 800934c:	d902      	bls.n	8009354 <memmove+0x10>
 800934e:	4284      	cmp	r4, r0
 8009350:	4623      	mov	r3, r4
 8009352:	d807      	bhi.n	8009364 <memmove+0x20>
 8009354:	1e43      	subs	r3, r0, #1
 8009356:	42a1      	cmp	r1, r4
 8009358:	d008      	beq.n	800936c <memmove+0x28>
 800935a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800935e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009362:	e7f8      	b.n	8009356 <memmove+0x12>
 8009364:	4402      	add	r2, r0
 8009366:	4601      	mov	r1, r0
 8009368:	428a      	cmp	r2, r1
 800936a:	d100      	bne.n	800936e <memmove+0x2a>
 800936c:	bd10      	pop	{r4, pc}
 800936e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009372:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009376:	e7f7      	b.n	8009368 <memmove+0x24>

08009378 <__malloc_lock>:
 8009378:	4801      	ldr	r0, [pc, #4]	; (8009380 <__malloc_lock+0x8>)
 800937a:	f000 bc1f 	b.w	8009bbc <__retarget_lock_acquire_recursive>
 800937e:	bf00      	nop
 8009380:	20008264 	.word	0x20008264

08009384 <__malloc_unlock>:
 8009384:	4801      	ldr	r0, [pc, #4]	; (800938c <__malloc_unlock+0x8>)
 8009386:	f000 bc1a 	b.w	8009bbe <__retarget_lock_release_recursive>
 800938a:	bf00      	nop
 800938c:	20008264 	.word	0x20008264

08009390 <_realloc_r>:
 8009390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009394:	4680      	mov	r8, r0
 8009396:	4614      	mov	r4, r2
 8009398:	460e      	mov	r6, r1
 800939a:	b921      	cbnz	r1, 80093a6 <_realloc_r+0x16>
 800939c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093a0:	4611      	mov	r1, r2
 80093a2:	f7ff bdad 	b.w	8008f00 <_malloc_r>
 80093a6:	b92a      	cbnz	r2, 80093b4 <_realloc_r+0x24>
 80093a8:	f7ff fd3e 	bl	8008e28 <_free_r>
 80093ac:	4625      	mov	r5, r4
 80093ae:	4628      	mov	r0, r5
 80093b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093b4:	f000 fc6a 	bl	8009c8c <_malloc_usable_size_r>
 80093b8:	4284      	cmp	r4, r0
 80093ba:	4607      	mov	r7, r0
 80093bc:	d802      	bhi.n	80093c4 <_realloc_r+0x34>
 80093be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80093c2:	d812      	bhi.n	80093ea <_realloc_r+0x5a>
 80093c4:	4621      	mov	r1, r4
 80093c6:	4640      	mov	r0, r8
 80093c8:	f7ff fd9a 	bl	8008f00 <_malloc_r>
 80093cc:	4605      	mov	r5, r0
 80093ce:	2800      	cmp	r0, #0
 80093d0:	d0ed      	beq.n	80093ae <_realloc_r+0x1e>
 80093d2:	42bc      	cmp	r4, r7
 80093d4:	4622      	mov	r2, r4
 80093d6:	4631      	mov	r1, r6
 80093d8:	bf28      	it	cs
 80093da:	463a      	movcs	r2, r7
 80093dc:	f7fd fe64 	bl	80070a8 <memcpy>
 80093e0:	4631      	mov	r1, r6
 80093e2:	4640      	mov	r0, r8
 80093e4:	f7ff fd20 	bl	8008e28 <_free_r>
 80093e8:	e7e1      	b.n	80093ae <_realloc_r+0x1e>
 80093ea:	4635      	mov	r5, r6
 80093ec:	e7df      	b.n	80093ae <_realloc_r+0x1e>

080093ee <__sfputc_r>:
 80093ee:	6893      	ldr	r3, [r2, #8]
 80093f0:	3b01      	subs	r3, #1
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	b410      	push	{r4}
 80093f6:	6093      	str	r3, [r2, #8]
 80093f8:	da08      	bge.n	800940c <__sfputc_r+0x1e>
 80093fa:	6994      	ldr	r4, [r2, #24]
 80093fc:	42a3      	cmp	r3, r4
 80093fe:	db01      	blt.n	8009404 <__sfputc_r+0x16>
 8009400:	290a      	cmp	r1, #10
 8009402:	d103      	bne.n	800940c <__sfputc_r+0x1e>
 8009404:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009408:	f000 b94a 	b.w	80096a0 <__swbuf_r>
 800940c:	6813      	ldr	r3, [r2, #0]
 800940e:	1c58      	adds	r0, r3, #1
 8009410:	6010      	str	r0, [r2, #0]
 8009412:	7019      	strb	r1, [r3, #0]
 8009414:	4608      	mov	r0, r1
 8009416:	f85d 4b04 	ldr.w	r4, [sp], #4
 800941a:	4770      	bx	lr

0800941c <__sfputs_r>:
 800941c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800941e:	4606      	mov	r6, r0
 8009420:	460f      	mov	r7, r1
 8009422:	4614      	mov	r4, r2
 8009424:	18d5      	adds	r5, r2, r3
 8009426:	42ac      	cmp	r4, r5
 8009428:	d101      	bne.n	800942e <__sfputs_r+0x12>
 800942a:	2000      	movs	r0, #0
 800942c:	e007      	b.n	800943e <__sfputs_r+0x22>
 800942e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009432:	463a      	mov	r2, r7
 8009434:	4630      	mov	r0, r6
 8009436:	f7ff ffda 	bl	80093ee <__sfputc_r>
 800943a:	1c43      	adds	r3, r0, #1
 800943c:	d1f3      	bne.n	8009426 <__sfputs_r+0xa>
 800943e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009440 <_vfiprintf_r>:
 8009440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009444:	460d      	mov	r5, r1
 8009446:	b09d      	sub	sp, #116	; 0x74
 8009448:	4614      	mov	r4, r2
 800944a:	4698      	mov	r8, r3
 800944c:	4606      	mov	r6, r0
 800944e:	b118      	cbz	r0, 8009458 <_vfiprintf_r+0x18>
 8009450:	6983      	ldr	r3, [r0, #24]
 8009452:	b90b      	cbnz	r3, 8009458 <_vfiprintf_r+0x18>
 8009454:	f000 fb14 	bl	8009a80 <__sinit>
 8009458:	4b89      	ldr	r3, [pc, #548]	; (8009680 <_vfiprintf_r+0x240>)
 800945a:	429d      	cmp	r5, r3
 800945c:	d11b      	bne.n	8009496 <_vfiprintf_r+0x56>
 800945e:	6875      	ldr	r5, [r6, #4]
 8009460:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009462:	07d9      	lsls	r1, r3, #31
 8009464:	d405      	bmi.n	8009472 <_vfiprintf_r+0x32>
 8009466:	89ab      	ldrh	r3, [r5, #12]
 8009468:	059a      	lsls	r2, r3, #22
 800946a:	d402      	bmi.n	8009472 <_vfiprintf_r+0x32>
 800946c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800946e:	f000 fba5 	bl	8009bbc <__retarget_lock_acquire_recursive>
 8009472:	89ab      	ldrh	r3, [r5, #12]
 8009474:	071b      	lsls	r3, r3, #28
 8009476:	d501      	bpl.n	800947c <_vfiprintf_r+0x3c>
 8009478:	692b      	ldr	r3, [r5, #16]
 800947a:	b9eb      	cbnz	r3, 80094b8 <_vfiprintf_r+0x78>
 800947c:	4629      	mov	r1, r5
 800947e:	4630      	mov	r0, r6
 8009480:	f000 f96e 	bl	8009760 <__swsetup_r>
 8009484:	b1c0      	cbz	r0, 80094b8 <_vfiprintf_r+0x78>
 8009486:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009488:	07dc      	lsls	r4, r3, #31
 800948a:	d50e      	bpl.n	80094aa <_vfiprintf_r+0x6a>
 800948c:	f04f 30ff 	mov.w	r0, #4294967295
 8009490:	b01d      	add	sp, #116	; 0x74
 8009492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009496:	4b7b      	ldr	r3, [pc, #492]	; (8009684 <_vfiprintf_r+0x244>)
 8009498:	429d      	cmp	r5, r3
 800949a:	d101      	bne.n	80094a0 <_vfiprintf_r+0x60>
 800949c:	68b5      	ldr	r5, [r6, #8]
 800949e:	e7df      	b.n	8009460 <_vfiprintf_r+0x20>
 80094a0:	4b79      	ldr	r3, [pc, #484]	; (8009688 <_vfiprintf_r+0x248>)
 80094a2:	429d      	cmp	r5, r3
 80094a4:	bf08      	it	eq
 80094a6:	68f5      	ldreq	r5, [r6, #12]
 80094a8:	e7da      	b.n	8009460 <_vfiprintf_r+0x20>
 80094aa:	89ab      	ldrh	r3, [r5, #12]
 80094ac:	0598      	lsls	r0, r3, #22
 80094ae:	d4ed      	bmi.n	800948c <_vfiprintf_r+0x4c>
 80094b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094b2:	f000 fb84 	bl	8009bbe <__retarget_lock_release_recursive>
 80094b6:	e7e9      	b.n	800948c <_vfiprintf_r+0x4c>
 80094b8:	2300      	movs	r3, #0
 80094ba:	9309      	str	r3, [sp, #36]	; 0x24
 80094bc:	2320      	movs	r3, #32
 80094be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80094c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80094c6:	2330      	movs	r3, #48	; 0x30
 80094c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800968c <_vfiprintf_r+0x24c>
 80094cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80094d0:	f04f 0901 	mov.w	r9, #1
 80094d4:	4623      	mov	r3, r4
 80094d6:	469a      	mov	sl, r3
 80094d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094dc:	b10a      	cbz	r2, 80094e2 <_vfiprintf_r+0xa2>
 80094de:	2a25      	cmp	r2, #37	; 0x25
 80094e0:	d1f9      	bne.n	80094d6 <_vfiprintf_r+0x96>
 80094e2:	ebba 0b04 	subs.w	fp, sl, r4
 80094e6:	d00b      	beq.n	8009500 <_vfiprintf_r+0xc0>
 80094e8:	465b      	mov	r3, fp
 80094ea:	4622      	mov	r2, r4
 80094ec:	4629      	mov	r1, r5
 80094ee:	4630      	mov	r0, r6
 80094f0:	f7ff ff94 	bl	800941c <__sfputs_r>
 80094f4:	3001      	adds	r0, #1
 80094f6:	f000 80aa 	beq.w	800964e <_vfiprintf_r+0x20e>
 80094fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094fc:	445a      	add	r2, fp
 80094fe:	9209      	str	r2, [sp, #36]	; 0x24
 8009500:	f89a 3000 	ldrb.w	r3, [sl]
 8009504:	2b00      	cmp	r3, #0
 8009506:	f000 80a2 	beq.w	800964e <_vfiprintf_r+0x20e>
 800950a:	2300      	movs	r3, #0
 800950c:	f04f 32ff 	mov.w	r2, #4294967295
 8009510:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009514:	f10a 0a01 	add.w	sl, sl, #1
 8009518:	9304      	str	r3, [sp, #16]
 800951a:	9307      	str	r3, [sp, #28]
 800951c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009520:	931a      	str	r3, [sp, #104]	; 0x68
 8009522:	4654      	mov	r4, sl
 8009524:	2205      	movs	r2, #5
 8009526:	f814 1b01 	ldrb.w	r1, [r4], #1
 800952a:	4858      	ldr	r0, [pc, #352]	; (800968c <_vfiprintf_r+0x24c>)
 800952c:	f7f6 fe58 	bl	80001e0 <memchr>
 8009530:	9a04      	ldr	r2, [sp, #16]
 8009532:	b9d8      	cbnz	r0, 800956c <_vfiprintf_r+0x12c>
 8009534:	06d1      	lsls	r1, r2, #27
 8009536:	bf44      	itt	mi
 8009538:	2320      	movmi	r3, #32
 800953a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800953e:	0713      	lsls	r3, r2, #28
 8009540:	bf44      	itt	mi
 8009542:	232b      	movmi	r3, #43	; 0x2b
 8009544:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009548:	f89a 3000 	ldrb.w	r3, [sl]
 800954c:	2b2a      	cmp	r3, #42	; 0x2a
 800954e:	d015      	beq.n	800957c <_vfiprintf_r+0x13c>
 8009550:	9a07      	ldr	r2, [sp, #28]
 8009552:	4654      	mov	r4, sl
 8009554:	2000      	movs	r0, #0
 8009556:	f04f 0c0a 	mov.w	ip, #10
 800955a:	4621      	mov	r1, r4
 800955c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009560:	3b30      	subs	r3, #48	; 0x30
 8009562:	2b09      	cmp	r3, #9
 8009564:	d94e      	bls.n	8009604 <_vfiprintf_r+0x1c4>
 8009566:	b1b0      	cbz	r0, 8009596 <_vfiprintf_r+0x156>
 8009568:	9207      	str	r2, [sp, #28]
 800956a:	e014      	b.n	8009596 <_vfiprintf_r+0x156>
 800956c:	eba0 0308 	sub.w	r3, r0, r8
 8009570:	fa09 f303 	lsl.w	r3, r9, r3
 8009574:	4313      	orrs	r3, r2
 8009576:	9304      	str	r3, [sp, #16]
 8009578:	46a2      	mov	sl, r4
 800957a:	e7d2      	b.n	8009522 <_vfiprintf_r+0xe2>
 800957c:	9b03      	ldr	r3, [sp, #12]
 800957e:	1d19      	adds	r1, r3, #4
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	9103      	str	r1, [sp, #12]
 8009584:	2b00      	cmp	r3, #0
 8009586:	bfbb      	ittet	lt
 8009588:	425b      	neglt	r3, r3
 800958a:	f042 0202 	orrlt.w	r2, r2, #2
 800958e:	9307      	strge	r3, [sp, #28]
 8009590:	9307      	strlt	r3, [sp, #28]
 8009592:	bfb8      	it	lt
 8009594:	9204      	strlt	r2, [sp, #16]
 8009596:	7823      	ldrb	r3, [r4, #0]
 8009598:	2b2e      	cmp	r3, #46	; 0x2e
 800959a:	d10c      	bne.n	80095b6 <_vfiprintf_r+0x176>
 800959c:	7863      	ldrb	r3, [r4, #1]
 800959e:	2b2a      	cmp	r3, #42	; 0x2a
 80095a0:	d135      	bne.n	800960e <_vfiprintf_r+0x1ce>
 80095a2:	9b03      	ldr	r3, [sp, #12]
 80095a4:	1d1a      	adds	r2, r3, #4
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	9203      	str	r2, [sp, #12]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	bfb8      	it	lt
 80095ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80095b2:	3402      	adds	r4, #2
 80095b4:	9305      	str	r3, [sp, #20]
 80095b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800969c <_vfiprintf_r+0x25c>
 80095ba:	7821      	ldrb	r1, [r4, #0]
 80095bc:	2203      	movs	r2, #3
 80095be:	4650      	mov	r0, sl
 80095c0:	f7f6 fe0e 	bl	80001e0 <memchr>
 80095c4:	b140      	cbz	r0, 80095d8 <_vfiprintf_r+0x198>
 80095c6:	2340      	movs	r3, #64	; 0x40
 80095c8:	eba0 000a 	sub.w	r0, r0, sl
 80095cc:	fa03 f000 	lsl.w	r0, r3, r0
 80095d0:	9b04      	ldr	r3, [sp, #16]
 80095d2:	4303      	orrs	r3, r0
 80095d4:	3401      	adds	r4, #1
 80095d6:	9304      	str	r3, [sp, #16]
 80095d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095dc:	482c      	ldr	r0, [pc, #176]	; (8009690 <_vfiprintf_r+0x250>)
 80095de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80095e2:	2206      	movs	r2, #6
 80095e4:	f7f6 fdfc 	bl	80001e0 <memchr>
 80095e8:	2800      	cmp	r0, #0
 80095ea:	d03f      	beq.n	800966c <_vfiprintf_r+0x22c>
 80095ec:	4b29      	ldr	r3, [pc, #164]	; (8009694 <_vfiprintf_r+0x254>)
 80095ee:	bb1b      	cbnz	r3, 8009638 <_vfiprintf_r+0x1f8>
 80095f0:	9b03      	ldr	r3, [sp, #12]
 80095f2:	3307      	adds	r3, #7
 80095f4:	f023 0307 	bic.w	r3, r3, #7
 80095f8:	3308      	adds	r3, #8
 80095fa:	9303      	str	r3, [sp, #12]
 80095fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095fe:	443b      	add	r3, r7
 8009600:	9309      	str	r3, [sp, #36]	; 0x24
 8009602:	e767      	b.n	80094d4 <_vfiprintf_r+0x94>
 8009604:	fb0c 3202 	mla	r2, ip, r2, r3
 8009608:	460c      	mov	r4, r1
 800960a:	2001      	movs	r0, #1
 800960c:	e7a5      	b.n	800955a <_vfiprintf_r+0x11a>
 800960e:	2300      	movs	r3, #0
 8009610:	3401      	adds	r4, #1
 8009612:	9305      	str	r3, [sp, #20]
 8009614:	4619      	mov	r1, r3
 8009616:	f04f 0c0a 	mov.w	ip, #10
 800961a:	4620      	mov	r0, r4
 800961c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009620:	3a30      	subs	r2, #48	; 0x30
 8009622:	2a09      	cmp	r2, #9
 8009624:	d903      	bls.n	800962e <_vfiprintf_r+0x1ee>
 8009626:	2b00      	cmp	r3, #0
 8009628:	d0c5      	beq.n	80095b6 <_vfiprintf_r+0x176>
 800962a:	9105      	str	r1, [sp, #20]
 800962c:	e7c3      	b.n	80095b6 <_vfiprintf_r+0x176>
 800962e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009632:	4604      	mov	r4, r0
 8009634:	2301      	movs	r3, #1
 8009636:	e7f0      	b.n	800961a <_vfiprintf_r+0x1da>
 8009638:	ab03      	add	r3, sp, #12
 800963a:	9300      	str	r3, [sp, #0]
 800963c:	462a      	mov	r2, r5
 800963e:	4b16      	ldr	r3, [pc, #88]	; (8009698 <_vfiprintf_r+0x258>)
 8009640:	a904      	add	r1, sp, #16
 8009642:	4630      	mov	r0, r6
 8009644:	f7fd fde6 	bl	8007214 <_printf_float>
 8009648:	4607      	mov	r7, r0
 800964a:	1c78      	adds	r0, r7, #1
 800964c:	d1d6      	bne.n	80095fc <_vfiprintf_r+0x1bc>
 800964e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009650:	07d9      	lsls	r1, r3, #31
 8009652:	d405      	bmi.n	8009660 <_vfiprintf_r+0x220>
 8009654:	89ab      	ldrh	r3, [r5, #12]
 8009656:	059a      	lsls	r2, r3, #22
 8009658:	d402      	bmi.n	8009660 <_vfiprintf_r+0x220>
 800965a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800965c:	f000 faaf 	bl	8009bbe <__retarget_lock_release_recursive>
 8009660:	89ab      	ldrh	r3, [r5, #12]
 8009662:	065b      	lsls	r3, r3, #25
 8009664:	f53f af12 	bmi.w	800948c <_vfiprintf_r+0x4c>
 8009668:	9809      	ldr	r0, [sp, #36]	; 0x24
 800966a:	e711      	b.n	8009490 <_vfiprintf_r+0x50>
 800966c:	ab03      	add	r3, sp, #12
 800966e:	9300      	str	r3, [sp, #0]
 8009670:	462a      	mov	r2, r5
 8009672:	4b09      	ldr	r3, [pc, #36]	; (8009698 <_vfiprintf_r+0x258>)
 8009674:	a904      	add	r1, sp, #16
 8009676:	4630      	mov	r0, r6
 8009678:	f7fe f870 	bl	800775c <_printf_i>
 800967c:	e7e4      	b.n	8009648 <_vfiprintf_r+0x208>
 800967e:	bf00      	nop
 8009680:	0800a274 	.word	0x0800a274
 8009684:	0800a294 	.word	0x0800a294
 8009688:	0800a254 	.word	0x0800a254
 800968c:	0800a0fc 	.word	0x0800a0fc
 8009690:	0800a106 	.word	0x0800a106
 8009694:	08007215 	.word	0x08007215
 8009698:	0800941d 	.word	0x0800941d
 800969c:	0800a102 	.word	0x0800a102

080096a0 <__swbuf_r>:
 80096a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096a2:	460e      	mov	r6, r1
 80096a4:	4614      	mov	r4, r2
 80096a6:	4605      	mov	r5, r0
 80096a8:	b118      	cbz	r0, 80096b2 <__swbuf_r+0x12>
 80096aa:	6983      	ldr	r3, [r0, #24]
 80096ac:	b90b      	cbnz	r3, 80096b2 <__swbuf_r+0x12>
 80096ae:	f000 f9e7 	bl	8009a80 <__sinit>
 80096b2:	4b21      	ldr	r3, [pc, #132]	; (8009738 <__swbuf_r+0x98>)
 80096b4:	429c      	cmp	r4, r3
 80096b6:	d12b      	bne.n	8009710 <__swbuf_r+0x70>
 80096b8:	686c      	ldr	r4, [r5, #4]
 80096ba:	69a3      	ldr	r3, [r4, #24]
 80096bc:	60a3      	str	r3, [r4, #8]
 80096be:	89a3      	ldrh	r3, [r4, #12]
 80096c0:	071a      	lsls	r2, r3, #28
 80096c2:	d52f      	bpl.n	8009724 <__swbuf_r+0x84>
 80096c4:	6923      	ldr	r3, [r4, #16]
 80096c6:	b36b      	cbz	r3, 8009724 <__swbuf_r+0x84>
 80096c8:	6923      	ldr	r3, [r4, #16]
 80096ca:	6820      	ldr	r0, [r4, #0]
 80096cc:	1ac0      	subs	r0, r0, r3
 80096ce:	6963      	ldr	r3, [r4, #20]
 80096d0:	b2f6      	uxtb	r6, r6
 80096d2:	4283      	cmp	r3, r0
 80096d4:	4637      	mov	r7, r6
 80096d6:	dc04      	bgt.n	80096e2 <__swbuf_r+0x42>
 80096d8:	4621      	mov	r1, r4
 80096da:	4628      	mov	r0, r5
 80096dc:	f000 f93c 	bl	8009958 <_fflush_r>
 80096e0:	bb30      	cbnz	r0, 8009730 <__swbuf_r+0x90>
 80096e2:	68a3      	ldr	r3, [r4, #8]
 80096e4:	3b01      	subs	r3, #1
 80096e6:	60a3      	str	r3, [r4, #8]
 80096e8:	6823      	ldr	r3, [r4, #0]
 80096ea:	1c5a      	adds	r2, r3, #1
 80096ec:	6022      	str	r2, [r4, #0]
 80096ee:	701e      	strb	r6, [r3, #0]
 80096f0:	6963      	ldr	r3, [r4, #20]
 80096f2:	3001      	adds	r0, #1
 80096f4:	4283      	cmp	r3, r0
 80096f6:	d004      	beq.n	8009702 <__swbuf_r+0x62>
 80096f8:	89a3      	ldrh	r3, [r4, #12]
 80096fa:	07db      	lsls	r3, r3, #31
 80096fc:	d506      	bpl.n	800970c <__swbuf_r+0x6c>
 80096fe:	2e0a      	cmp	r6, #10
 8009700:	d104      	bne.n	800970c <__swbuf_r+0x6c>
 8009702:	4621      	mov	r1, r4
 8009704:	4628      	mov	r0, r5
 8009706:	f000 f927 	bl	8009958 <_fflush_r>
 800970a:	b988      	cbnz	r0, 8009730 <__swbuf_r+0x90>
 800970c:	4638      	mov	r0, r7
 800970e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009710:	4b0a      	ldr	r3, [pc, #40]	; (800973c <__swbuf_r+0x9c>)
 8009712:	429c      	cmp	r4, r3
 8009714:	d101      	bne.n	800971a <__swbuf_r+0x7a>
 8009716:	68ac      	ldr	r4, [r5, #8]
 8009718:	e7cf      	b.n	80096ba <__swbuf_r+0x1a>
 800971a:	4b09      	ldr	r3, [pc, #36]	; (8009740 <__swbuf_r+0xa0>)
 800971c:	429c      	cmp	r4, r3
 800971e:	bf08      	it	eq
 8009720:	68ec      	ldreq	r4, [r5, #12]
 8009722:	e7ca      	b.n	80096ba <__swbuf_r+0x1a>
 8009724:	4621      	mov	r1, r4
 8009726:	4628      	mov	r0, r5
 8009728:	f000 f81a 	bl	8009760 <__swsetup_r>
 800972c:	2800      	cmp	r0, #0
 800972e:	d0cb      	beq.n	80096c8 <__swbuf_r+0x28>
 8009730:	f04f 37ff 	mov.w	r7, #4294967295
 8009734:	e7ea      	b.n	800970c <__swbuf_r+0x6c>
 8009736:	bf00      	nop
 8009738:	0800a274 	.word	0x0800a274
 800973c:	0800a294 	.word	0x0800a294
 8009740:	0800a254 	.word	0x0800a254

08009744 <__ascii_wctomb>:
 8009744:	b149      	cbz	r1, 800975a <__ascii_wctomb+0x16>
 8009746:	2aff      	cmp	r2, #255	; 0xff
 8009748:	bf85      	ittet	hi
 800974a:	238a      	movhi	r3, #138	; 0x8a
 800974c:	6003      	strhi	r3, [r0, #0]
 800974e:	700a      	strbls	r2, [r1, #0]
 8009750:	f04f 30ff 	movhi.w	r0, #4294967295
 8009754:	bf98      	it	ls
 8009756:	2001      	movls	r0, #1
 8009758:	4770      	bx	lr
 800975a:	4608      	mov	r0, r1
 800975c:	4770      	bx	lr
	...

08009760 <__swsetup_r>:
 8009760:	4b32      	ldr	r3, [pc, #200]	; (800982c <__swsetup_r+0xcc>)
 8009762:	b570      	push	{r4, r5, r6, lr}
 8009764:	681d      	ldr	r5, [r3, #0]
 8009766:	4606      	mov	r6, r0
 8009768:	460c      	mov	r4, r1
 800976a:	b125      	cbz	r5, 8009776 <__swsetup_r+0x16>
 800976c:	69ab      	ldr	r3, [r5, #24]
 800976e:	b913      	cbnz	r3, 8009776 <__swsetup_r+0x16>
 8009770:	4628      	mov	r0, r5
 8009772:	f000 f985 	bl	8009a80 <__sinit>
 8009776:	4b2e      	ldr	r3, [pc, #184]	; (8009830 <__swsetup_r+0xd0>)
 8009778:	429c      	cmp	r4, r3
 800977a:	d10f      	bne.n	800979c <__swsetup_r+0x3c>
 800977c:	686c      	ldr	r4, [r5, #4]
 800977e:	89a3      	ldrh	r3, [r4, #12]
 8009780:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009784:	0719      	lsls	r1, r3, #28
 8009786:	d42c      	bmi.n	80097e2 <__swsetup_r+0x82>
 8009788:	06dd      	lsls	r5, r3, #27
 800978a:	d411      	bmi.n	80097b0 <__swsetup_r+0x50>
 800978c:	2309      	movs	r3, #9
 800978e:	6033      	str	r3, [r6, #0]
 8009790:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009794:	81a3      	strh	r3, [r4, #12]
 8009796:	f04f 30ff 	mov.w	r0, #4294967295
 800979a:	e03e      	b.n	800981a <__swsetup_r+0xba>
 800979c:	4b25      	ldr	r3, [pc, #148]	; (8009834 <__swsetup_r+0xd4>)
 800979e:	429c      	cmp	r4, r3
 80097a0:	d101      	bne.n	80097a6 <__swsetup_r+0x46>
 80097a2:	68ac      	ldr	r4, [r5, #8]
 80097a4:	e7eb      	b.n	800977e <__swsetup_r+0x1e>
 80097a6:	4b24      	ldr	r3, [pc, #144]	; (8009838 <__swsetup_r+0xd8>)
 80097a8:	429c      	cmp	r4, r3
 80097aa:	bf08      	it	eq
 80097ac:	68ec      	ldreq	r4, [r5, #12]
 80097ae:	e7e6      	b.n	800977e <__swsetup_r+0x1e>
 80097b0:	0758      	lsls	r0, r3, #29
 80097b2:	d512      	bpl.n	80097da <__swsetup_r+0x7a>
 80097b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097b6:	b141      	cbz	r1, 80097ca <__swsetup_r+0x6a>
 80097b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097bc:	4299      	cmp	r1, r3
 80097be:	d002      	beq.n	80097c6 <__swsetup_r+0x66>
 80097c0:	4630      	mov	r0, r6
 80097c2:	f7ff fb31 	bl	8008e28 <_free_r>
 80097c6:	2300      	movs	r3, #0
 80097c8:	6363      	str	r3, [r4, #52]	; 0x34
 80097ca:	89a3      	ldrh	r3, [r4, #12]
 80097cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80097d0:	81a3      	strh	r3, [r4, #12]
 80097d2:	2300      	movs	r3, #0
 80097d4:	6063      	str	r3, [r4, #4]
 80097d6:	6923      	ldr	r3, [r4, #16]
 80097d8:	6023      	str	r3, [r4, #0]
 80097da:	89a3      	ldrh	r3, [r4, #12]
 80097dc:	f043 0308 	orr.w	r3, r3, #8
 80097e0:	81a3      	strh	r3, [r4, #12]
 80097e2:	6923      	ldr	r3, [r4, #16]
 80097e4:	b94b      	cbnz	r3, 80097fa <__swsetup_r+0x9a>
 80097e6:	89a3      	ldrh	r3, [r4, #12]
 80097e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80097ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097f0:	d003      	beq.n	80097fa <__swsetup_r+0x9a>
 80097f2:	4621      	mov	r1, r4
 80097f4:	4630      	mov	r0, r6
 80097f6:	f000 fa09 	bl	8009c0c <__smakebuf_r>
 80097fa:	89a0      	ldrh	r0, [r4, #12]
 80097fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009800:	f010 0301 	ands.w	r3, r0, #1
 8009804:	d00a      	beq.n	800981c <__swsetup_r+0xbc>
 8009806:	2300      	movs	r3, #0
 8009808:	60a3      	str	r3, [r4, #8]
 800980a:	6963      	ldr	r3, [r4, #20]
 800980c:	425b      	negs	r3, r3
 800980e:	61a3      	str	r3, [r4, #24]
 8009810:	6923      	ldr	r3, [r4, #16]
 8009812:	b943      	cbnz	r3, 8009826 <__swsetup_r+0xc6>
 8009814:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009818:	d1ba      	bne.n	8009790 <__swsetup_r+0x30>
 800981a:	bd70      	pop	{r4, r5, r6, pc}
 800981c:	0781      	lsls	r1, r0, #30
 800981e:	bf58      	it	pl
 8009820:	6963      	ldrpl	r3, [r4, #20]
 8009822:	60a3      	str	r3, [r4, #8]
 8009824:	e7f4      	b.n	8009810 <__swsetup_r+0xb0>
 8009826:	2000      	movs	r0, #0
 8009828:	e7f7      	b.n	800981a <__swsetup_r+0xba>
 800982a:	bf00      	nop
 800982c:	20000018 	.word	0x20000018
 8009830:	0800a274 	.word	0x0800a274
 8009834:	0800a294 	.word	0x0800a294
 8009838:	0800a254 	.word	0x0800a254

0800983c <abort>:
 800983c:	b508      	push	{r3, lr}
 800983e:	2006      	movs	r0, #6
 8009840:	f000 fa54 	bl	8009cec <raise>
 8009844:	2001      	movs	r0, #1
 8009846:	f7f8 fc71 	bl	800212c <_exit>
	...

0800984c <__sflush_r>:
 800984c:	898a      	ldrh	r2, [r1, #12]
 800984e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009852:	4605      	mov	r5, r0
 8009854:	0710      	lsls	r0, r2, #28
 8009856:	460c      	mov	r4, r1
 8009858:	d458      	bmi.n	800990c <__sflush_r+0xc0>
 800985a:	684b      	ldr	r3, [r1, #4]
 800985c:	2b00      	cmp	r3, #0
 800985e:	dc05      	bgt.n	800986c <__sflush_r+0x20>
 8009860:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009862:	2b00      	cmp	r3, #0
 8009864:	dc02      	bgt.n	800986c <__sflush_r+0x20>
 8009866:	2000      	movs	r0, #0
 8009868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800986c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800986e:	2e00      	cmp	r6, #0
 8009870:	d0f9      	beq.n	8009866 <__sflush_r+0x1a>
 8009872:	2300      	movs	r3, #0
 8009874:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009878:	682f      	ldr	r7, [r5, #0]
 800987a:	602b      	str	r3, [r5, #0]
 800987c:	d032      	beq.n	80098e4 <__sflush_r+0x98>
 800987e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009880:	89a3      	ldrh	r3, [r4, #12]
 8009882:	075a      	lsls	r2, r3, #29
 8009884:	d505      	bpl.n	8009892 <__sflush_r+0x46>
 8009886:	6863      	ldr	r3, [r4, #4]
 8009888:	1ac0      	subs	r0, r0, r3
 800988a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800988c:	b10b      	cbz	r3, 8009892 <__sflush_r+0x46>
 800988e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009890:	1ac0      	subs	r0, r0, r3
 8009892:	2300      	movs	r3, #0
 8009894:	4602      	mov	r2, r0
 8009896:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009898:	6a21      	ldr	r1, [r4, #32]
 800989a:	4628      	mov	r0, r5
 800989c:	47b0      	blx	r6
 800989e:	1c43      	adds	r3, r0, #1
 80098a0:	89a3      	ldrh	r3, [r4, #12]
 80098a2:	d106      	bne.n	80098b2 <__sflush_r+0x66>
 80098a4:	6829      	ldr	r1, [r5, #0]
 80098a6:	291d      	cmp	r1, #29
 80098a8:	d82c      	bhi.n	8009904 <__sflush_r+0xb8>
 80098aa:	4a2a      	ldr	r2, [pc, #168]	; (8009954 <__sflush_r+0x108>)
 80098ac:	40ca      	lsrs	r2, r1
 80098ae:	07d6      	lsls	r6, r2, #31
 80098b0:	d528      	bpl.n	8009904 <__sflush_r+0xb8>
 80098b2:	2200      	movs	r2, #0
 80098b4:	6062      	str	r2, [r4, #4]
 80098b6:	04d9      	lsls	r1, r3, #19
 80098b8:	6922      	ldr	r2, [r4, #16]
 80098ba:	6022      	str	r2, [r4, #0]
 80098bc:	d504      	bpl.n	80098c8 <__sflush_r+0x7c>
 80098be:	1c42      	adds	r2, r0, #1
 80098c0:	d101      	bne.n	80098c6 <__sflush_r+0x7a>
 80098c2:	682b      	ldr	r3, [r5, #0]
 80098c4:	b903      	cbnz	r3, 80098c8 <__sflush_r+0x7c>
 80098c6:	6560      	str	r0, [r4, #84]	; 0x54
 80098c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098ca:	602f      	str	r7, [r5, #0]
 80098cc:	2900      	cmp	r1, #0
 80098ce:	d0ca      	beq.n	8009866 <__sflush_r+0x1a>
 80098d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098d4:	4299      	cmp	r1, r3
 80098d6:	d002      	beq.n	80098de <__sflush_r+0x92>
 80098d8:	4628      	mov	r0, r5
 80098da:	f7ff faa5 	bl	8008e28 <_free_r>
 80098de:	2000      	movs	r0, #0
 80098e0:	6360      	str	r0, [r4, #52]	; 0x34
 80098e2:	e7c1      	b.n	8009868 <__sflush_r+0x1c>
 80098e4:	6a21      	ldr	r1, [r4, #32]
 80098e6:	2301      	movs	r3, #1
 80098e8:	4628      	mov	r0, r5
 80098ea:	47b0      	blx	r6
 80098ec:	1c41      	adds	r1, r0, #1
 80098ee:	d1c7      	bne.n	8009880 <__sflush_r+0x34>
 80098f0:	682b      	ldr	r3, [r5, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d0c4      	beq.n	8009880 <__sflush_r+0x34>
 80098f6:	2b1d      	cmp	r3, #29
 80098f8:	d001      	beq.n	80098fe <__sflush_r+0xb2>
 80098fa:	2b16      	cmp	r3, #22
 80098fc:	d101      	bne.n	8009902 <__sflush_r+0xb6>
 80098fe:	602f      	str	r7, [r5, #0]
 8009900:	e7b1      	b.n	8009866 <__sflush_r+0x1a>
 8009902:	89a3      	ldrh	r3, [r4, #12]
 8009904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009908:	81a3      	strh	r3, [r4, #12]
 800990a:	e7ad      	b.n	8009868 <__sflush_r+0x1c>
 800990c:	690f      	ldr	r7, [r1, #16]
 800990e:	2f00      	cmp	r7, #0
 8009910:	d0a9      	beq.n	8009866 <__sflush_r+0x1a>
 8009912:	0793      	lsls	r3, r2, #30
 8009914:	680e      	ldr	r6, [r1, #0]
 8009916:	bf08      	it	eq
 8009918:	694b      	ldreq	r3, [r1, #20]
 800991a:	600f      	str	r7, [r1, #0]
 800991c:	bf18      	it	ne
 800991e:	2300      	movne	r3, #0
 8009920:	eba6 0807 	sub.w	r8, r6, r7
 8009924:	608b      	str	r3, [r1, #8]
 8009926:	f1b8 0f00 	cmp.w	r8, #0
 800992a:	dd9c      	ble.n	8009866 <__sflush_r+0x1a>
 800992c:	6a21      	ldr	r1, [r4, #32]
 800992e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009930:	4643      	mov	r3, r8
 8009932:	463a      	mov	r2, r7
 8009934:	4628      	mov	r0, r5
 8009936:	47b0      	blx	r6
 8009938:	2800      	cmp	r0, #0
 800993a:	dc06      	bgt.n	800994a <__sflush_r+0xfe>
 800993c:	89a3      	ldrh	r3, [r4, #12]
 800993e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009942:	81a3      	strh	r3, [r4, #12]
 8009944:	f04f 30ff 	mov.w	r0, #4294967295
 8009948:	e78e      	b.n	8009868 <__sflush_r+0x1c>
 800994a:	4407      	add	r7, r0
 800994c:	eba8 0800 	sub.w	r8, r8, r0
 8009950:	e7e9      	b.n	8009926 <__sflush_r+0xda>
 8009952:	bf00      	nop
 8009954:	20400001 	.word	0x20400001

08009958 <_fflush_r>:
 8009958:	b538      	push	{r3, r4, r5, lr}
 800995a:	690b      	ldr	r3, [r1, #16]
 800995c:	4605      	mov	r5, r0
 800995e:	460c      	mov	r4, r1
 8009960:	b913      	cbnz	r3, 8009968 <_fflush_r+0x10>
 8009962:	2500      	movs	r5, #0
 8009964:	4628      	mov	r0, r5
 8009966:	bd38      	pop	{r3, r4, r5, pc}
 8009968:	b118      	cbz	r0, 8009972 <_fflush_r+0x1a>
 800996a:	6983      	ldr	r3, [r0, #24]
 800996c:	b90b      	cbnz	r3, 8009972 <_fflush_r+0x1a>
 800996e:	f000 f887 	bl	8009a80 <__sinit>
 8009972:	4b14      	ldr	r3, [pc, #80]	; (80099c4 <_fflush_r+0x6c>)
 8009974:	429c      	cmp	r4, r3
 8009976:	d11b      	bne.n	80099b0 <_fflush_r+0x58>
 8009978:	686c      	ldr	r4, [r5, #4]
 800997a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d0ef      	beq.n	8009962 <_fflush_r+0xa>
 8009982:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009984:	07d0      	lsls	r0, r2, #31
 8009986:	d404      	bmi.n	8009992 <_fflush_r+0x3a>
 8009988:	0599      	lsls	r1, r3, #22
 800998a:	d402      	bmi.n	8009992 <_fflush_r+0x3a>
 800998c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800998e:	f000 f915 	bl	8009bbc <__retarget_lock_acquire_recursive>
 8009992:	4628      	mov	r0, r5
 8009994:	4621      	mov	r1, r4
 8009996:	f7ff ff59 	bl	800984c <__sflush_r>
 800999a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800999c:	07da      	lsls	r2, r3, #31
 800999e:	4605      	mov	r5, r0
 80099a0:	d4e0      	bmi.n	8009964 <_fflush_r+0xc>
 80099a2:	89a3      	ldrh	r3, [r4, #12]
 80099a4:	059b      	lsls	r3, r3, #22
 80099a6:	d4dd      	bmi.n	8009964 <_fflush_r+0xc>
 80099a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099aa:	f000 f908 	bl	8009bbe <__retarget_lock_release_recursive>
 80099ae:	e7d9      	b.n	8009964 <_fflush_r+0xc>
 80099b0:	4b05      	ldr	r3, [pc, #20]	; (80099c8 <_fflush_r+0x70>)
 80099b2:	429c      	cmp	r4, r3
 80099b4:	d101      	bne.n	80099ba <_fflush_r+0x62>
 80099b6:	68ac      	ldr	r4, [r5, #8]
 80099b8:	e7df      	b.n	800997a <_fflush_r+0x22>
 80099ba:	4b04      	ldr	r3, [pc, #16]	; (80099cc <_fflush_r+0x74>)
 80099bc:	429c      	cmp	r4, r3
 80099be:	bf08      	it	eq
 80099c0:	68ec      	ldreq	r4, [r5, #12]
 80099c2:	e7da      	b.n	800997a <_fflush_r+0x22>
 80099c4:	0800a274 	.word	0x0800a274
 80099c8:	0800a294 	.word	0x0800a294
 80099cc:	0800a254 	.word	0x0800a254

080099d0 <std>:
 80099d0:	2300      	movs	r3, #0
 80099d2:	b510      	push	{r4, lr}
 80099d4:	4604      	mov	r4, r0
 80099d6:	e9c0 3300 	strd	r3, r3, [r0]
 80099da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099de:	6083      	str	r3, [r0, #8]
 80099e0:	8181      	strh	r1, [r0, #12]
 80099e2:	6643      	str	r3, [r0, #100]	; 0x64
 80099e4:	81c2      	strh	r2, [r0, #14]
 80099e6:	6183      	str	r3, [r0, #24]
 80099e8:	4619      	mov	r1, r3
 80099ea:	2208      	movs	r2, #8
 80099ec:	305c      	adds	r0, #92	; 0x5c
 80099ee:	f7fd fb69 	bl	80070c4 <memset>
 80099f2:	4b05      	ldr	r3, [pc, #20]	; (8009a08 <std+0x38>)
 80099f4:	6263      	str	r3, [r4, #36]	; 0x24
 80099f6:	4b05      	ldr	r3, [pc, #20]	; (8009a0c <std+0x3c>)
 80099f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80099fa:	4b05      	ldr	r3, [pc, #20]	; (8009a10 <std+0x40>)
 80099fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80099fe:	4b05      	ldr	r3, [pc, #20]	; (8009a14 <std+0x44>)
 8009a00:	6224      	str	r4, [r4, #32]
 8009a02:	6323      	str	r3, [r4, #48]	; 0x30
 8009a04:	bd10      	pop	{r4, pc}
 8009a06:	bf00      	nop
 8009a08:	08009d25 	.word	0x08009d25
 8009a0c:	08009d47 	.word	0x08009d47
 8009a10:	08009d7f 	.word	0x08009d7f
 8009a14:	08009da3 	.word	0x08009da3

08009a18 <_cleanup_r>:
 8009a18:	4901      	ldr	r1, [pc, #4]	; (8009a20 <_cleanup_r+0x8>)
 8009a1a:	f000 b8af 	b.w	8009b7c <_fwalk_reent>
 8009a1e:	bf00      	nop
 8009a20:	08009959 	.word	0x08009959

08009a24 <__sfmoreglue>:
 8009a24:	b570      	push	{r4, r5, r6, lr}
 8009a26:	2268      	movs	r2, #104	; 0x68
 8009a28:	1e4d      	subs	r5, r1, #1
 8009a2a:	4355      	muls	r5, r2
 8009a2c:	460e      	mov	r6, r1
 8009a2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009a32:	f7ff fa65 	bl	8008f00 <_malloc_r>
 8009a36:	4604      	mov	r4, r0
 8009a38:	b140      	cbz	r0, 8009a4c <__sfmoreglue+0x28>
 8009a3a:	2100      	movs	r1, #0
 8009a3c:	e9c0 1600 	strd	r1, r6, [r0]
 8009a40:	300c      	adds	r0, #12
 8009a42:	60a0      	str	r0, [r4, #8]
 8009a44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a48:	f7fd fb3c 	bl	80070c4 <memset>
 8009a4c:	4620      	mov	r0, r4
 8009a4e:	bd70      	pop	{r4, r5, r6, pc}

08009a50 <__sfp_lock_acquire>:
 8009a50:	4801      	ldr	r0, [pc, #4]	; (8009a58 <__sfp_lock_acquire+0x8>)
 8009a52:	f000 b8b3 	b.w	8009bbc <__retarget_lock_acquire_recursive>
 8009a56:	bf00      	nop
 8009a58:	20008265 	.word	0x20008265

08009a5c <__sfp_lock_release>:
 8009a5c:	4801      	ldr	r0, [pc, #4]	; (8009a64 <__sfp_lock_release+0x8>)
 8009a5e:	f000 b8ae 	b.w	8009bbe <__retarget_lock_release_recursive>
 8009a62:	bf00      	nop
 8009a64:	20008265 	.word	0x20008265

08009a68 <__sinit_lock_acquire>:
 8009a68:	4801      	ldr	r0, [pc, #4]	; (8009a70 <__sinit_lock_acquire+0x8>)
 8009a6a:	f000 b8a7 	b.w	8009bbc <__retarget_lock_acquire_recursive>
 8009a6e:	bf00      	nop
 8009a70:	20008266 	.word	0x20008266

08009a74 <__sinit_lock_release>:
 8009a74:	4801      	ldr	r0, [pc, #4]	; (8009a7c <__sinit_lock_release+0x8>)
 8009a76:	f000 b8a2 	b.w	8009bbe <__retarget_lock_release_recursive>
 8009a7a:	bf00      	nop
 8009a7c:	20008266 	.word	0x20008266

08009a80 <__sinit>:
 8009a80:	b510      	push	{r4, lr}
 8009a82:	4604      	mov	r4, r0
 8009a84:	f7ff fff0 	bl	8009a68 <__sinit_lock_acquire>
 8009a88:	69a3      	ldr	r3, [r4, #24]
 8009a8a:	b11b      	cbz	r3, 8009a94 <__sinit+0x14>
 8009a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a90:	f7ff bff0 	b.w	8009a74 <__sinit_lock_release>
 8009a94:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009a98:	6523      	str	r3, [r4, #80]	; 0x50
 8009a9a:	4b13      	ldr	r3, [pc, #76]	; (8009ae8 <__sinit+0x68>)
 8009a9c:	4a13      	ldr	r2, [pc, #76]	; (8009aec <__sinit+0x6c>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	62a2      	str	r2, [r4, #40]	; 0x28
 8009aa2:	42a3      	cmp	r3, r4
 8009aa4:	bf04      	itt	eq
 8009aa6:	2301      	moveq	r3, #1
 8009aa8:	61a3      	streq	r3, [r4, #24]
 8009aaa:	4620      	mov	r0, r4
 8009aac:	f000 f820 	bl	8009af0 <__sfp>
 8009ab0:	6060      	str	r0, [r4, #4]
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	f000 f81c 	bl	8009af0 <__sfp>
 8009ab8:	60a0      	str	r0, [r4, #8]
 8009aba:	4620      	mov	r0, r4
 8009abc:	f000 f818 	bl	8009af0 <__sfp>
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	60e0      	str	r0, [r4, #12]
 8009ac4:	2104      	movs	r1, #4
 8009ac6:	6860      	ldr	r0, [r4, #4]
 8009ac8:	f7ff ff82 	bl	80099d0 <std>
 8009acc:	68a0      	ldr	r0, [r4, #8]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	2109      	movs	r1, #9
 8009ad2:	f7ff ff7d 	bl	80099d0 <std>
 8009ad6:	68e0      	ldr	r0, [r4, #12]
 8009ad8:	2202      	movs	r2, #2
 8009ada:	2112      	movs	r1, #18
 8009adc:	f7ff ff78 	bl	80099d0 <std>
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	61a3      	str	r3, [r4, #24]
 8009ae4:	e7d2      	b.n	8009a8c <__sinit+0xc>
 8009ae6:	bf00      	nop
 8009ae8:	08009ed8 	.word	0x08009ed8
 8009aec:	08009a19 	.word	0x08009a19

08009af0 <__sfp>:
 8009af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009af2:	4607      	mov	r7, r0
 8009af4:	f7ff ffac 	bl	8009a50 <__sfp_lock_acquire>
 8009af8:	4b1e      	ldr	r3, [pc, #120]	; (8009b74 <__sfp+0x84>)
 8009afa:	681e      	ldr	r6, [r3, #0]
 8009afc:	69b3      	ldr	r3, [r6, #24]
 8009afe:	b913      	cbnz	r3, 8009b06 <__sfp+0x16>
 8009b00:	4630      	mov	r0, r6
 8009b02:	f7ff ffbd 	bl	8009a80 <__sinit>
 8009b06:	3648      	adds	r6, #72	; 0x48
 8009b08:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009b0c:	3b01      	subs	r3, #1
 8009b0e:	d503      	bpl.n	8009b18 <__sfp+0x28>
 8009b10:	6833      	ldr	r3, [r6, #0]
 8009b12:	b30b      	cbz	r3, 8009b58 <__sfp+0x68>
 8009b14:	6836      	ldr	r6, [r6, #0]
 8009b16:	e7f7      	b.n	8009b08 <__sfp+0x18>
 8009b18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009b1c:	b9d5      	cbnz	r5, 8009b54 <__sfp+0x64>
 8009b1e:	4b16      	ldr	r3, [pc, #88]	; (8009b78 <__sfp+0x88>)
 8009b20:	60e3      	str	r3, [r4, #12]
 8009b22:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009b26:	6665      	str	r5, [r4, #100]	; 0x64
 8009b28:	f000 f847 	bl	8009bba <__retarget_lock_init_recursive>
 8009b2c:	f7ff ff96 	bl	8009a5c <__sfp_lock_release>
 8009b30:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009b34:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009b38:	6025      	str	r5, [r4, #0]
 8009b3a:	61a5      	str	r5, [r4, #24]
 8009b3c:	2208      	movs	r2, #8
 8009b3e:	4629      	mov	r1, r5
 8009b40:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b44:	f7fd fabe 	bl	80070c4 <memset>
 8009b48:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b4c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b50:	4620      	mov	r0, r4
 8009b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b54:	3468      	adds	r4, #104	; 0x68
 8009b56:	e7d9      	b.n	8009b0c <__sfp+0x1c>
 8009b58:	2104      	movs	r1, #4
 8009b5a:	4638      	mov	r0, r7
 8009b5c:	f7ff ff62 	bl	8009a24 <__sfmoreglue>
 8009b60:	4604      	mov	r4, r0
 8009b62:	6030      	str	r0, [r6, #0]
 8009b64:	2800      	cmp	r0, #0
 8009b66:	d1d5      	bne.n	8009b14 <__sfp+0x24>
 8009b68:	f7ff ff78 	bl	8009a5c <__sfp_lock_release>
 8009b6c:	230c      	movs	r3, #12
 8009b6e:	603b      	str	r3, [r7, #0]
 8009b70:	e7ee      	b.n	8009b50 <__sfp+0x60>
 8009b72:	bf00      	nop
 8009b74:	08009ed8 	.word	0x08009ed8
 8009b78:	ffff0001 	.word	0xffff0001

08009b7c <_fwalk_reent>:
 8009b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b80:	4606      	mov	r6, r0
 8009b82:	4688      	mov	r8, r1
 8009b84:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009b88:	2700      	movs	r7, #0
 8009b8a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b8e:	f1b9 0901 	subs.w	r9, r9, #1
 8009b92:	d505      	bpl.n	8009ba0 <_fwalk_reent+0x24>
 8009b94:	6824      	ldr	r4, [r4, #0]
 8009b96:	2c00      	cmp	r4, #0
 8009b98:	d1f7      	bne.n	8009b8a <_fwalk_reent+0xe>
 8009b9a:	4638      	mov	r0, r7
 8009b9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ba0:	89ab      	ldrh	r3, [r5, #12]
 8009ba2:	2b01      	cmp	r3, #1
 8009ba4:	d907      	bls.n	8009bb6 <_fwalk_reent+0x3a>
 8009ba6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009baa:	3301      	adds	r3, #1
 8009bac:	d003      	beq.n	8009bb6 <_fwalk_reent+0x3a>
 8009bae:	4629      	mov	r1, r5
 8009bb0:	4630      	mov	r0, r6
 8009bb2:	47c0      	blx	r8
 8009bb4:	4307      	orrs	r7, r0
 8009bb6:	3568      	adds	r5, #104	; 0x68
 8009bb8:	e7e9      	b.n	8009b8e <_fwalk_reent+0x12>

08009bba <__retarget_lock_init_recursive>:
 8009bba:	4770      	bx	lr

08009bbc <__retarget_lock_acquire_recursive>:
 8009bbc:	4770      	bx	lr

08009bbe <__retarget_lock_release_recursive>:
 8009bbe:	4770      	bx	lr

08009bc0 <__swhatbuf_r>:
 8009bc0:	b570      	push	{r4, r5, r6, lr}
 8009bc2:	460e      	mov	r6, r1
 8009bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bc8:	2900      	cmp	r1, #0
 8009bca:	b096      	sub	sp, #88	; 0x58
 8009bcc:	4614      	mov	r4, r2
 8009bce:	461d      	mov	r5, r3
 8009bd0:	da08      	bge.n	8009be4 <__swhatbuf_r+0x24>
 8009bd2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	602a      	str	r2, [r5, #0]
 8009bda:	061a      	lsls	r2, r3, #24
 8009bdc:	d410      	bmi.n	8009c00 <__swhatbuf_r+0x40>
 8009bde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009be2:	e00e      	b.n	8009c02 <__swhatbuf_r+0x42>
 8009be4:	466a      	mov	r2, sp
 8009be6:	f000 f903 	bl	8009df0 <_fstat_r>
 8009bea:	2800      	cmp	r0, #0
 8009bec:	dbf1      	blt.n	8009bd2 <__swhatbuf_r+0x12>
 8009bee:	9a01      	ldr	r2, [sp, #4]
 8009bf0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009bf4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009bf8:	425a      	negs	r2, r3
 8009bfa:	415a      	adcs	r2, r3
 8009bfc:	602a      	str	r2, [r5, #0]
 8009bfe:	e7ee      	b.n	8009bde <__swhatbuf_r+0x1e>
 8009c00:	2340      	movs	r3, #64	; 0x40
 8009c02:	2000      	movs	r0, #0
 8009c04:	6023      	str	r3, [r4, #0]
 8009c06:	b016      	add	sp, #88	; 0x58
 8009c08:	bd70      	pop	{r4, r5, r6, pc}
	...

08009c0c <__smakebuf_r>:
 8009c0c:	898b      	ldrh	r3, [r1, #12]
 8009c0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009c10:	079d      	lsls	r5, r3, #30
 8009c12:	4606      	mov	r6, r0
 8009c14:	460c      	mov	r4, r1
 8009c16:	d507      	bpl.n	8009c28 <__smakebuf_r+0x1c>
 8009c18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009c1c:	6023      	str	r3, [r4, #0]
 8009c1e:	6123      	str	r3, [r4, #16]
 8009c20:	2301      	movs	r3, #1
 8009c22:	6163      	str	r3, [r4, #20]
 8009c24:	b002      	add	sp, #8
 8009c26:	bd70      	pop	{r4, r5, r6, pc}
 8009c28:	ab01      	add	r3, sp, #4
 8009c2a:	466a      	mov	r2, sp
 8009c2c:	f7ff ffc8 	bl	8009bc0 <__swhatbuf_r>
 8009c30:	9900      	ldr	r1, [sp, #0]
 8009c32:	4605      	mov	r5, r0
 8009c34:	4630      	mov	r0, r6
 8009c36:	f7ff f963 	bl	8008f00 <_malloc_r>
 8009c3a:	b948      	cbnz	r0, 8009c50 <__smakebuf_r+0x44>
 8009c3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c40:	059a      	lsls	r2, r3, #22
 8009c42:	d4ef      	bmi.n	8009c24 <__smakebuf_r+0x18>
 8009c44:	f023 0303 	bic.w	r3, r3, #3
 8009c48:	f043 0302 	orr.w	r3, r3, #2
 8009c4c:	81a3      	strh	r3, [r4, #12]
 8009c4e:	e7e3      	b.n	8009c18 <__smakebuf_r+0xc>
 8009c50:	4b0d      	ldr	r3, [pc, #52]	; (8009c88 <__smakebuf_r+0x7c>)
 8009c52:	62b3      	str	r3, [r6, #40]	; 0x28
 8009c54:	89a3      	ldrh	r3, [r4, #12]
 8009c56:	6020      	str	r0, [r4, #0]
 8009c58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c5c:	81a3      	strh	r3, [r4, #12]
 8009c5e:	9b00      	ldr	r3, [sp, #0]
 8009c60:	6163      	str	r3, [r4, #20]
 8009c62:	9b01      	ldr	r3, [sp, #4]
 8009c64:	6120      	str	r0, [r4, #16]
 8009c66:	b15b      	cbz	r3, 8009c80 <__smakebuf_r+0x74>
 8009c68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	f000 f8d1 	bl	8009e14 <_isatty_r>
 8009c72:	b128      	cbz	r0, 8009c80 <__smakebuf_r+0x74>
 8009c74:	89a3      	ldrh	r3, [r4, #12]
 8009c76:	f023 0303 	bic.w	r3, r3, #3
 8009c7a:	f043 0301 	orr.w	r3, r3, #1
 8009c7e:	81a3      	strh	r3, [r4, #12]
 8009c80:	89a0      	ldrh	r0, [r4, #12]
 8009c82:	4305      	orrs	r5, r0
 8009c84:	81a5      	strh	r5, [r4, #12]
 8009c86:	e7cd      	b.n	8009c24 <__smakebuf_r+0x18>
 8009c88:	08009a19 	.word	0x08009a19

08009c8c <_malloc_usable_size_r>:
 8009c8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c90:	1f18      	subs	r0, r3, #4
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	bfbc      	itt	lt
 8009c96:	580b      	ldrlt	r3, [r1, r0]
 8009c98:	18c0      	addlt	r0, r0, r3
 8009c9a:	4770      	bx	lr

08009c9c <_raise_r>:
 8009c9c:	291f      	cmp	r1, #31
 8009c9e:	b538      	push	{r3, r4, r5, lr}
 8009ca0:	4604      	mov	r4, r0
 8009ca2:	460d      	mov	r5, r1
 8009ca4:	d904      	bls.n	8009cb0 <_raise_r+0x14>
 8009ca6:	2316      	movs	r3, #22
 8009ca8:	6003      	str	r3, [r0, #0]
 8009caa:	f04f 30ff 	mov.w	r0, #4294967295
 8009cae:	bd38      	pop	{r3, r4, r5, pc}
 8009cb0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009cb2:	b112      	cbz	r2, 8009cba <_raise_r+0x1e>
 8009cb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009cb8:	b94b      	cbnz	r3, 8009cce <_raise_r+0x32>
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f000 f830 	bl	8009d20 <_getpid_r>
 8009cc0:	462a      	mov	r2, r5
 8009cc2:	4601      	mov	r1, r0
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cca:	f000 b817 	b.w	8009cfc <_kill_r>
 8009cce:	2b01      	cmp	r3, #1
 8009cd0:	d00a      	beq.n	8009ce8 <_raise_r+0x4c>
 8009cd2:	1c59      	adds	r1, r3, #1
 8009cd4:	d103      	bne.n	8009cde <_raise_r+0x42>
 8009cd6:	2316      	movs	r3, #22
 8009cd8:	6003      	str	r3, [r0, #0]
 8009cda:	2001      	movs	r0, #1
 8009cdc:	e7e7      	b.n	8009cae <_raise_r+0x12>
 8009cde:	2400      	movs	r4, #0
 8009ce0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009ce4:	4628      	mov	r0, r5
 8009ce6:	4798      	blx	r3
 8009ce8:	2000      	movs	r0, #0
 8009cea:	e7e0      	b.n	8009cae <_raise_r+0x12>

08009cec <raise>:
 8009cec:	4b02      	ldr	r3, [pc, #8]	; (8009cf8 <raise+0xc>)
 8009cee:	4601      	mov	r1, r0
 8009cf0:	6818      	ldr	r0, [r3, #0]
 8009cf2:	f7ff bfd3 	b.w	8009c9c <_raise_r>
 8009cf6:	bf00      	nop
 8009cf8:	20000018 	.word	0x20000018

08009cfc <_kill_r>:
 8009cfc:	b538      	push	{r3, r4, r5, lr}
 8009cfe:	4d07      	ldr	r5, [pc, #28]	; (8009d1c <_kill_r+0x20>)
 8009d00:	2300      	movs	r3, #0
 8009d02:	4604      	mov	r4, r0
 8009d04:	4608      	mov	r0, r1
 8009d06:	4611      	mov	r1, r2
 8009d08:	602b      	str	r3, [r5, #0]
 8009d0a:	f7f8 f9ff 	bl	800210c <_kill>
 8009d0e:	1c43      	adds	r3, r0, #1
 8009d10:	d102      	bne.n	8009d18 <_kill_r+0x1c>
 8009d12:	682b      	ldr	r3, [r5, #0]
 8009d14:	b103      	cbz	r3, 8009d18 <_kill_r+0x1c>
 8009d16:	6023      	str	r3, [r4, #0]
 8009d18:	bd38      	pop	{r3, r4, r5, pc}
 8009d1a:	bf00      	nop
 8009d1c:	20008260 	.word	0x20008260

08009d20 <_getpid_r>:
 8009d20:	f7f8 b9ec 	b.w	80020fc <_getpid>

08009d24 <__sread>:
 8009d24:	b510      	push	{r4, lr}
 8009d26:	460c      	mov	r4, r1
 8009d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d2c:	f000 f894 	bl	8009e58 <_read_r>
 8009d30:	2800      	cmp	r0, #0
 8009d32:	bfab      	itete	ge
 8009d34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009d36:	89a3      	ldrhlt	r3, [r4, #12]
 8009d38:	181b      	addge	r3, r3, r0
 8009d3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009d3e:	bfac      	ite	ge
 8009d40:	6563      	strge	r3, [r4, #84]	; 0x54
 8009d42:	81a3      	strhlt	r3, [r4, #12]
 8009d44:	bd10      	pop	{r4, pc}

08009d46 <__swrite>:
 8009d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d4a:	461f      	mov	r7, r3
 8009d4c:	898b      	ldrh	r3, [r1, #12]
 8009d4e:	05db      	lsls	r3, r3, #23
 8009d50:	4605      	mov	r5, r0
 8009d52:	460c      	mov	r4, r1
 8009d54:	4616      	mov	r6, r2
 8009d56:	d505      	bpl.n	8009d64 <__swrite+0x1e>
 8009d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d5c:	2302      	movs	r3, #2
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f000 f868 	bl	8009e34 <_lseek_r>
 8009d64:	89a3      	ldrh	r3, [r4, #12]
 8009d66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d6e:	81a3      	strh	r3, [r4, #12]
 8009d70:	4632      	mov	r2, r6
 8009d72:	463b      	mov	r3, r7
 8009d74:	4628      	mov	r0, r5
 8009d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d7a:	f000 b817 	b.w	8009dac <_write_r>

08009d7e <__sseek>:
 8009d7e:	b510      	push	{r4, lr}
 8009d80:	460c      	mov	r4, r1
 8009d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d86:	f000 f855 	bl	8009e34 <_lseek_r>
 8009d8a:	1c43      	adds	r3, r0, #1
 8009d8c:	89a3      	ldrh	r3, [r4, #12]
 8009d8e:	bf15      	itete	ne
 8009d90:	6560      	strne	r0, [r4, #84]	; 0x54
 8009d92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009d96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009d9a:	81a3      	strheq	r3, [r4, #12]
 8009d9c:	bf18      	it	ne
 8009d9e:	81a3      	strhne	r3, [r4, #12]
 8009da0:	bd10      	pop	{r4, pc}

08009da2 <__sclose>:
 8009da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009da6:	f000 b813 	b.w	8009dd0 <_close_r>
	...

08009dac <_write_r>:
 8009dac:	b538      	push	{r3, r4, r5, lr}
 8009dae:	4d07      	ldr	r5, [pc, #28]	; (8009dcc <_write_r+0x20>)
 8009db0:	4604      	mov	r4, r0
 8009db2:	4608      	mov	r0, r1
 8009db4:	4611      	mov	r1, r2
 8009db6:	2200      	movs	r2, #0
 8009db8:	602a      	str	r2, [r5, #0]
 8009dba:	461a      	mov	r2, r3
 8009dbc:	f7f8 f9dd 	bl	800217a <_write>
 8009dc0:	1c43      	adds	r3, r0, #1
 8009dc2:	d102      	bne.n	8009dca <_write_r+0x1e>
 8009dc4:	682b      	ldr	r3, [r5, #0]
 8009dc6:	b103      	cbz	r3, 8009dca <_write_r+0x1e>
 8009dc8:	6023      	str	r3, [r4, #0]
 8009dca:	bd38      	pop	{r3, r4, r5, pc}
 8009dcc:	20008260 	.word	0x20008260

08009dd0 <_close_r>:
 8009dd0:	b538      	push	{r3, r4, r5, lr}
 8009dd2:	4d06      	ldr	r5, [pc, #24]	; (8009dec <_close_r+0x1c>)
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	4604      	mov	r4, r0
 8009dd8:	4608      	mov	r0, r1
 8009dda:	602b      	str	r3, [r5, #0]
 8009ddc:	f7f8 f9e9 	bl	80021b2 <_close>
 8009de0:	1c43      	adds	r3, r0, #1
 8009de2:	d102      	bne.n	8009dea <_close_r+0x1a>
 8009de4:	682b      	ldr	r3, [r5, #0]
 8009de6:	b103      	cbz	r3, 8009dea <_close_r+0x1a>
 8009de8:	6023      	str	r3, [r4, #0]
 8009dea:	bd38      	pop	{r3, r4, r5, pc}
 8009dec:	20008260 	.word	0x20008260

08009df0 <_fstat_r>:
 8009df0:	b538      	push	{r3, r4, r5, lr}
 8009df2:	4d07      	ldr	r5, [pc, #28]	; (8009e10 <_fstat_r+0x20>)
 8009df4:	2300      	movs	r3, #0
 8009df6:	4604      	mov	r4, r0
 8009df8:	4608      	mov	r0, r1
 8009dfa:	4611      	mov	r1, r2
 8009dfc:	602b      	str	r3, [r5, #0]
 8009dfe:	f7f8 f9e4 	bl	80021ca <_fstat>
 8009e02:	1c43      	adds	r3, r0, #1
 8009e04:	d102      	bne.n	8009e0c <_fstat_r+0x1c>
 8009e06:	682b      	ldr	r3, [r5, #0]
 8009e08:	b103      	cbz	r3, 8009e0c <_fstat_r+0x1c>
 8009e0a:	6023      	str	r3, [r4, #0]
 8009e0c:	bd38      	pop	{r3, r4, r5, pc}
 8009e0e:	bf00      	nop
 8009e10:	20008260 	.word	0x20008260

08009e14 <_isatty_r>:
 8009e14:	b538      	push	{r3, r4, r5, lr}
 8009e16:	4d06      	ldr	r5, [pc, #24]	; (8009e30 <_isatty_r+0x1c>)
 8009e18:	2300      	movs	r3, #0
 8009e1a:	4604      	mov	r4, r0
 8009e1c:	4608      	mov	r0, r1
 8009e1e:	602b      	str	r3, [r5, #0]
 8009e20:	f7f8 f9e3 	bl	80021ea <_isatty>
 8009e24:	1c43      	adds	r3, r0, #1
 8009e26:	d102      	bne.n	8009e2e <_isatty_r+0x1a>
 8009e28:	682b      	ldr	r3, [r5, #0]
 8009e2a:	b103      	cbz	r3, 8009e2e <_isatty_r+0x1a>
 8009e2c:	6023      	str	r3, [r4, #0]
 8009e2e:	bd38      	pop	{r3, r4, r5, pc}
 8009e30:	20008260 	.word	0x20008260

08009e34 <_lseek_r>:
 8009e34:	b538      	push	{r3, r4, r5, lr}
 8009e36:	4d07      	ldr	r5, [pc, #28]	; (8009e54 <_lseek_r+0x20>)
 8009e38:	4604      	mov	r4, r0
 8009e3a:	4608      	mov	r0, r1
 8009e3c:	4611      	mov	r1, r2
 8009e3e:	2200      	movs	r2, #0
 8009e40:	602a      	str	r2, [r5, #0]
 8009e42:	461a      	mov	r2, r3
 8009e44:	f7f8 f9dc 	bl	8002200 <_lseek>
 8009e48:	1c43      	adds	r3, r0, #1
 8009e4a:	d102      	bne.n	8009e52 <_lseek_r+0x1e>
 8009e4c:	682b      	ldr	r3, [r5, #0]
 8009e4e:	b103      	cbz	r3, 8009e52 <_lseek_r+0x1e>
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	bd38      	pop	{r3, r4, r5, pc}
 8009e54:	20008260 	.word	0x20008260

08009e58 <_read_r>:
 8009e58:	b538      	push	{r3, r4, r5, lr}
 8009e5a:	4d07      	ldr	r5, [pc, #28]	; (8009e78 <_read_r+0x20>)
 8009e5c:	4604      	mov	r4, r0
 8009e5e:	4608      	mov	r0, r1
 8009e60:	4611      	mov	r1, r2
 8009e62:	2200      	movs	r2, #0
 8009e64:	602a      	str	r2, [r5, #0]
 8009e66:	461a      	mov	r2, r3
 8009e68:	f7f8 f96a 	bl	8002140 <_read>
 8009e6c:	1c43      	adds	r3, r0, #1
 8009e6e:	d102      	bne.n	8009e76 <_read_r+0x1e>
 8009e70:	682b      	ldr	r3, [r5, #0]
 8009e72:	b103      	cbz	r3, 8009e76 <_read_r+0x1e>
 8009e74:	6023      	str	r3, [r4, #0]
 8009e76:	bd38      	pop	{r3, r4, r5, pc}
 8009e78:	20008260 	.word	0x20008260

08009e7c <_init>:
 8009e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e7e:	bf00      	nop
 8009e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e82:	bc08      	pop	{r3}
 8009e84:	469e      	mov	lr, r3
 8009e86:	4770      	bx	lr

08009e88 <_fini>:
 8009e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e8a:	bf00      	nop
 8009e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e8e:	bc08      	pop	{r3}
 8009e90:	469e      	mov	lr, r3
 8009e92:	4770      	bx	lr
