

================================================================
== Vivado HLS Report for 'sectors_weed_classif'
================================================================
* Date:           Wed Mar 18 11:34:46 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.258 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max  |   Type  |
    +---------+---------+----------+-----------+-------+--------+---------+
    |    59703|   497463| 2.985 ms | 24.873 ms |  59703|  497463|   none  |
    +---------+---------+----------+-----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- sectors_weed_classification_label0       |     1560|   439320| 130 ~ 36610 |          -|          -|    12|    no    |
        | + sectors_weed_classification_label1      |        5|        5|            1|          1|          1|     5|    yes   |
        | + sectors_weed_classification_label7      |       38|    24358|   2 ~ 1282  |          -|          -|    19|    no    |
        |  ++ sectors_weed_classification_label7.1  |      640|     1280|    2 ~ 4    |          -|          -|   320|    no    |
        | + sectors_weed_classification_label16     |       41|       41|           38|          1|          1|     5|    yes   |
        | + sectors_weed_classification_label8      |       38|    12198|   2 ~ 642   |          -|          -|    19|    no    |
        |  ++ sectors_weed_classification_label8.1  |      640|      640|            2|          -|          -|   320|    no    |
        +-------------------------------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 4 }
  Pipeline-1 : II = 1, D = 38, States = { 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 12 
8 --> 11 9 7 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 50 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 12 
50 --> 51 
51 --> 52 3 
52 --> 53 51 
53 --> 52 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%quadrant_space = alloca [5 x i16], align 2" [./wd_stage_3.h:14]   --->   Operation 54 'alloca' 'quadrant_space' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%quadrant_weed_V = alloca [5 x i24], align 4" [./wd_stage_3.h:15]   --->   Operation 55 'alloca' 'quadrant_weed_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "call fastcc void @bitwise_and(i2* %weed_mask_tmp_data_V, i8* %opened_data_V, i8* %weed_mask_out_data_V)" [./wd_stage_3.h:10]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %weed_mask_out_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %weed_mask_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %opened_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @bitwise_and(i2* %weed_mask_tmp_data_V, i8* %opened_data_V, i8* %weed_mask_out_data_V)" [./wd_stage_3.h:10]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %1" [./wd_stage_3.h:13]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%seg_index_0 = phi i4 [ 0, %0 ], [ %seg_index, %sectors_weed_classification_label0_end ]"   --->   Operation 62 'phi' 'seg_index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %seg_index_0, -4" [./wd_stage_3.h:13]   --->   Operation 63 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 64 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.73ns)   --->   "%seg_index = add i4 %seg_index_0, 1" [./wd_stage_3.h:22]   --->   Operation 65 'add' 'seg_index' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %11, label %sectors_weed_classification_label0_begin" [./wd_stage_3.h:13]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @p_str36) nounwind" [./wd_stage_3.h:13]   --->   Operation 67 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @p_str36)" [./wd_stage_3.h:13]   --->   Operation 68 'specregionbegin' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader250" [./wd_stage_3.h:16]   --->   Operation 69 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_3.h:71]   --->   Operation 70 'ret' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %sectors_weed_classification_label1 ], [ 0, %sectors_weed_classification_label0_begin ]"   --->   Operation 71 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln16 = icmp eq i3 %i_0, -3" [./wd_stage_3.h:16]   --->   Operation 72 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 73 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./wd_stage_3.h:16]   --->   Operation 74 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %sectors_weed_classification_label1" [./wd_stage_3.h:16]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @p_str37) nounwind" [./wd_stage_3.h:16]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @p_str37)" [./wd_stage_3.h:16]   --->   Operation 77 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_3.h:17]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i3 %i_0 to i64" [./wd_stage_3.h:17]   --->   Operation 79 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%quadrant_space_addr = getelementptr inbounds [5 x i16]* %quadrant_space, i64 0, i64 %zext_ln17" [./wd_stage_3.h:17]   --->   Operation 80 'getelementptr' 'quadrant_space_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.32ns)   --->   "store i16 0, i16* %quadrant_space_addr, align 2" [./wd_stage_3.h:17]   --->   Operation 81 'store' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%quadrant_weed_V_addr = getelementptr [5 x i24]* %quadrant_weed_V, i64 0, i64 %zext_ln17" [./wd_stage_3.h:18]   --->   Operation 82 'getelementptr' 'quadrant_weed_V_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.32ns)   --->   "store i24 0, i24* %quadrant_weed_V_addr, align 4" [./wd_stage_3.h:18]   --->   Operation 83 'store' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @p_str37, i32 %tmp_s)" [./wd_stage_3.h:19]   --->   Operation 84 'specregionend' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader250" [./wd_stage_3.h:16]   --->   Operation 85 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %seg_index_0 to i64" [./wd_stage_3.h:20]   --->   Operation 86 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%segments_addr = getelementptr [13 x i8]* @segments, i64 0, i64 %zext_ln20" [./wd_stage_3.h:20]   --->   Operation 87 'getelementptr' 'segments_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (3.25ns)   --->   "%v_limit = load i8* %segments_addr, align 1" [./wd_stage_3.h:20]   --->   Operation 88 'load' 'v_limit' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %seg_index to i64" [./wd_stage_3.h:22]   --->   Operation 89 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%segments_addr_1 = getelementptr [13 x i8]* @segments, i64 0, i64 %zext_ln22" [./wd_stage_3.h:22]   --->   Operation 90 'getelementptr' 'segments_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (3.25ns)   --->   "%segments_load = load i8* %segments_addr_1, align 1" [./wd_stage_3.h:22]   --->   Operation 91 'load' 'segments_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 92 [1/2] (3.25ns)   --->   "%v_limit = load i8* %segments_addr, align 1" [./wd_stage_3.h:20]   --->   Operation 92 'load' 'v_limit' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_6 : Operation 93 [1/2] (3.25ns)   --->   "%segments_load = load i8* %segments_addr_1, align 1" [./wd_stage_3.h:22]   --->   Operation 93 'load' 'segments_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_6 : Operation 94 [1/1] (1.76ns)   --->   "br label %3" [./wd_stage_3.h:21]   --->   Operation 94 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 5.44>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_v_0 = phi i5 [ 0, %2 ], [ %p_v, %sectors_weed_classification_label7_end ]"   --->   Operation 95 'phi' 'p_v_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %p_v_0 to i8" [./wd_stage_3.h:21]   --->   Operation 96 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %p_v_0, -13" [./wd_stage_3.h:21]   --->   Operation 97 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)"   --->   Operation 98 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.78ns)   --->   "%p_v = add i5 %p_v_0, 1" [./wd_stage_3.h:21]   --->   Operation 99 'add' 'p_v' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.preheader247.preheader, label %sectors_weed_classification_label7_begin" [./wd_stage_3.h:21]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @p_str38) nounwind" [./wd_stage_3.h:21]   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @p_str38)" [./wd_stage_3.h:21]   --->   Operation 102 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.91ns)   --->   "%v = add i8 %segments_load, %zext_ln21" [./wd_stage_3.h:22]   --->   Operation 103 'add' 'v' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.55ns)   --->   "%icmp_ln23 = icmp ult i8 %v, %v_limit" [./wd_stage_3.h:23]   --->   Operation 104 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader248.preheader, label %sectors_weed_classification_label7_end" [./wd_stage_3.h:23]   --->   Operation 105 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.76ns)   --->   "br label %.preheader248" [./wd_stage_3.h:26]   --->   Operation 106 'br' <Predicate = (!icmp_ln21 & icmp_ln23)> <Delay = 1.76>
ST_7 : Operation 107 [1/1] (1.76ns)   --->   "br label %.preheader247" [./wd_stage_3.h:44]   --->   Operation 107 'br' <Predicate = (icmp_ln21)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 6.57>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%quadrant_index_0 = phi i8 [ 0, %.preheader248.preheader ], [ %quadrant_index_0_be, %.preheader248.backedge ]" [./wd_stage_3.h:34]   --->   Operation 108 'phi' 'quadrant_index_0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%flag_quadrant_0 = phi i1 [ false, %.preheader248.preheader ], [ %flag_quadrant_0_be, %.preheader248.backedge ]"   --->   Operation 109 'phi' 'flag_quadrant_0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%h_0 = phi i9 [ 0, %.preheader248.preheader ], [ %h, %.preheader248.backedge ]"   --->   Operation 110 'phi' 'h_0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.66ns)   --->   "%icmp_ln26 = icmp eq i9 %h_0, -192" [./wd_stage_3.h:26]   --->   Operation 111 'icmp' 'icmp_ln26' <Predicate = (icmp_ln23)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 112 'speclooptripcount' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.82ns)   --->   "%h = add i9 %h_0, 1" [./wd_stage_3.h:26]   --->   Operation 113 'add' 'h' <Predicate = (icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %sectors_weed_classification_label7_end.loopexit, label %4" [./wd_stage_3.h:26]   --->   Operation 114 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln27 = icmp ult i8 %quadrant_index_0, 5" [./wd_stage_3.h:27]   --->   Operation 115 'icmp' 'icmp_ln27' <Predicate = (icmp_ln23 & !icmp_ln26)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (1.81ns)   --->   "br i1 %icmp_ln27, label %5, label %.preheader248.backedge" [./wd_stage_3.h:27]   --->   Operation 116 'br' <Predicate = (icmp_ln23 & !icmp_ln26)> <Delay = 1.81>
ST_8 : Operation 117 [1/1] (3.63ns)   --->   "%weed_mask_tmp_data_V_1 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %weed_mask_tmp_data_V)" [./wd_stage_3.h:28]   --->   Operation 117 'read' 'weed_mask_tmp_data_V_1' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 1> <FIFO>
ST_8 : Operation 118 [1/1] (0.95ns)   --->   "%icmp_ln895 = icmp eq i2 %weed_mask_tmp_data_V_1, 0" [./wd_stage_3.h:28]   --->   Operation 118 'icmp' 'icmp_ln895' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %7, label %6" [./wd_stage_3.h:28]   --->   Operation 119 'br' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %quadrant_index_0 to i64" [./wd_stage_3.h:30]   --->   Operation 120 'zext' 'zext_ln30' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27 & !icmp_ln895)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%quadrant_space_addr_2 = getelementptr inbounds [5 x i16]* %quadrant_space, i64 0, i64 %zext_ln30" [./wd_stage_3.h:30]   --->   Operation 121 'getelementptr' 'quadrant_space_addr_2' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27 & !icmp_ln895)> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (2.32ns)   --->   "%quadrant_space_load = load i16* %quadrant_space_addr_2, align 2" [./wd_stage_3.h:30]   --->   Operation 122 'load' 'quadrant_space_load' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27 & !icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i8 %quadrant_index_0 to i3" [./wd_stage_3.h:26]   --->   Operation 123 'trunc' 'trunc_ln26' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27 & icmp_ln895)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.65ns)   --->   "%add_ln35 = add i3 1, %trunc_ln26" [./wd_stage_3.h:35]   --->   Operation 124 'add' 'add_ln35' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27 & icmp_ln895)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.98ns)   --->   "%select_ln34 = select i1 %flag_quadrant_0, i3 %add_ln35, i3 %trunc_ln26" [./wd_stage_3.h:34]   --->   Operation 125 'select' 'select_ln34' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27 & icmp_ln895)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %select_ln34 to i8" [./wd_stage_3.h:34]   --->   Operation 126 'zext' 'zext_ln34' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27 & icmp_ln895)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.81ns)   --->   "br label %.preheader248.backedge"   --->   Operation 127 'br' <Predicate = (icmp_ln23 & !icmp_ln26 & icmp_ln27 & icmp_ln895)> <Delay = 1.81>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br label %sectors_weed_classification_label7_end"   --->   Operation 128 'br' <Predicate = (icmp_ln23 & icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @p_str38, i32 %tmp_8)" [./wd_stage_3.h:42]   --->   Operation 129 'specregionend' 'empty_129' <Predicate = (icmp_ln26) | (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "br label %3" [./wd_stage_3.h:21]   --->   Operation 130 'br' <Predicate = (icmp_ln26) | (!icmp_ln23)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.72>
ST_9 : Operation 131 [1/2] (2.32ns)   --->   "%quadrant_space_load = load i16* %quadrant_space_addr_2, align 2" [./wd_stage_3.h:30]   --->   Operation 131 'load' 'quadrant_space_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_9 : Operation 132 [1/1] (2.07ns)   --->   "%add_ln30 = add i16 %quadrant_space_load, 1" [./wd_stage_3.h:30]   --->   Operation 132 'add' 'add_ln30' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (2.32ns)   --->   "store i16 %add_ln30, i16* %quadrant_space_addr_2, align 2" [./wd_stage_3.h:30]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_9 : Operation 134 [1/1] (3.63ns)   --->   "%weed_mask_out_data_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %weed_mask_out_data_V)" [./wd_stage_3.h:31]   --->   Operation 134 'read' 'weed_mask_out_data_V_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 1> <FIFO>
ST_9 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln895_1 = icmp eq i8 %weed_mask_out_data_V_1, 0" [./wd_stage_3.h:31]   --->   Operation 135 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_1, label %._crit_edge251, label %_ZN13ap_fixed_baseILi9ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i" [./wd_stage_3.h:31]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%quadrant_weed_V_addr_2 = getelementptr [5 x i24]* %quadrant_weed_V, i64 0, i64 %zext_ln30" [./wd_stage_3.h:32]   --->   Operation 137 'getelementptr' 'quadrant_weed_V_addr_2' <Predicate = (!icmp_ln895_1)> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (2.32ns)   --->   "%p_Val2_7 = load i24* %quadrant_weed_V_addr_2, align 4" [./wd_stage_3.h:32]   --->   Operation 138 'load' 'p_Val2_7' <Predicate = (!icmp_ln895_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>

State 10 <SV = 9> <Delay = 6.95>
ST_10 : Operation 139 [1/2] (2.32ns)   --->   "%p_Val2_7 = load i24* %quadrant_weed_V_addr_2, align 4" [./wd_stage_3.h:32]   --->   Operation 139 'load' 'p_Val2_7' <Predicate = (!icmp_ln895_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_10 : Operation 140 [1/1] (2.31ns)   --->   "%add_ln703 = add i24 %p_Val2_7, 256" [./wd_stage_3.h:32]   --->   Operation 140 'add' 'add_ln703' <Predicate = (!icmp_ln895_1)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (2.32ns)   --->   "store i24 %add_ln703, i24* %quadrant_weed_V_addr_2, align 4" [./wd_stage_3.h:32]   --->   Operation 141 'store' <Predicate = (!icmp_ln895_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "br label %._crit_edge251" [./wd_stage_3.h:32]   --->   Operation 142 'br' <Predicate = (!icmp_ln895_1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (1.81ns)   --->   "br label %.preheader248.backedge" [./wd_stage_3.h:33]   --->   Operation 143 'br' <Predicate = true> <Delay = 1.81>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%quadrant_index_0_be = phi i8 [ %quadrant_index_0, %._crit_edge251 ], [ %zext_ln34, %7 ], [ %quadrant_index_0, %4 ]" [./wd_stage_3.h:34]   --->   Operation 144 'phi' 'quadrant_index_0_be' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%flag_quadrant_0_be = phi i1 [ true, %._crit_edge251 ], [ false, %7 ], [ %flag_quadrant_0, %4 ]"   --->   Operation 145 'phi' 'flag_quadrant_0_be' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader248"   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 2.32>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ %i_3, %sectors_weed_classification_label16_end ], [ 0, %.preheader247.preheader ]"   --->   Operation 147 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.13ns)   --->   "%icmp_ln44 = icmp eq i3 %i1_0, -3" [./wd_stage_3.h:44]   --->   Operation 148 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 149 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i1_0, 1" [./wd_stage_3.h:44]   --->   Operation 150 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %.preheader246.preheader, label %sectors_weed_classification_label16_begin" [./wd_stage_3.h:44]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i3 %i1_0 to i64" [./wd_stage_3.h:45]   --->   Operation 152 'zext' 'zext_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%quadrant_space_addr_1 = getelementptr inbounds [5 x i16]* %quadrant_space, i64 0, i64 %zext_ln45" [./wd_stage_3.h:45]   --->   Operation 153 'getelementptr' 'quadrant_space_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 154 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %quadrant_space_addr_1, align 2" [./wd_stage_3.h:45]   --->   Operation 154 'load' 'p_Val2_s' <Predicate = (!icmp_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>

State 13 <SV = 8> <Delay = 5.74>
ST_13 : Operation 155 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %quadrant_space_addr_1, align 2" [./wd_stage_3.h:45]   --->   Operation 155 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_13 : Operation 156 [1/1] (2.42ns)   --->   "%icmp_ln45 = icmp eq i16 %p_Val2_s, 0" [./wd_stage_3.h:45]   --->   Operation 156 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %sectors_weed_classification_label16_end, label %_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit" [./wd_stage_3.h:45]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%quadrant_weed_V_addr_1 = getelementptr [5 x i24]* %quadrant_weed_V, i64 0, i64 %zext_ln45" [./wd_stage_3.h:46]   --->   Operation 158 'getelementptr' 'quadrant_weed_V_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_13 : Operation 159 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i24* %quadrant_weed_V_addr_1, align 4" [./wd_stage_3.h:46]   --->   Operation 159 'load' 'p_Val2_5' <Predicate = (!icmp_ln45)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>

State 14 <SV = 9> <Delay = 6.65>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_s, i8 0)" [./wd_stage_3.h:46]   --->   Operation 160 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 161 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i24* %quadrant_weed_V_addr_1, align 4" [./wd_stage_3.h:46]   --->   Operation 161 'load' 'p_Val2_5' <Predicate = (!icmp_ln45)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%t_V = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %p_Val2_5, i8 0)" [./wd_stage_3.h:46]   --->   Operation 162 'bitconcatenate' 't_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i24 %shl_ln to i32" [./wd_stage_3.h:46]   --->   Operation 163 'zext' 'zext_ln1148' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 164 [36/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 164 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 4.33>
ST_15 : Operation 165 [35/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 165 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 4.33>
ST_16 : Operation 166 [34/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 166 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 4.33>
ST_17 : Operation 167 [33/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 167 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 4.33>
ST_18 : Operation 168 [32/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 168 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 4.33>
ST_19 : Operation 169 [31/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 169 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 4.33>
ST_20 : Operation 170 [30/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 170 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 4.33>
ST_21 : Operation 171 [29/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 171 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 4.33>
ST_22 : Operation 172 [28/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 172 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 4.33>
ST_23 : Operation 173 [27/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 173 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 4.33>
ST_24 : Operation 174 [26/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 174 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 4.33>
ST_25 : Operation 175 [25/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 175 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 4.33>
ST_26 : Operation 176 [24/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 176 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 4.33>
ST_27 : Operation 177 [23/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 177 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 4.33>
ST_28 : Operation 178 [22/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 178 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 4.33>
ST_29 : Operation 179 [21/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 179 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 4.33>
ST_30 : Operation 180 [20/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 180 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 4.33>
ST_31 : Operation 181 [19/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 181 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 4.33>
ST_32 : Operation 182 [18/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 182 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 4.33>
ST_33 : Operation 183 [17/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 183 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 4.33>
ST_34 : Operation 184 [16/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 184 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 4.33>
ST_35 : Operation 185 [15/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 185 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 4.33>
ST_36 : Operation 186 [14/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 186 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 4.33>
ST_37 : Operation 187 [13/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 187 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 4.33>
ST_38 : Operation 188 [12/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 188 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 4.33>
ST_39 : Operation 189 [11/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 189 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 4.33>
ST_40 : Operation 190 [10/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 190 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 4.33>
ST_41 : Operation 191 [9/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 191 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 4.33>
ST_42 : Operation 192 [8/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 192 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 4.33>
ST_43 : Operation 193 [7/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 193 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 4.33>
ST_44 : Operation 194 [6/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 194 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 4.33>
ST_45 : Operation 195 [5/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 195 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 4.33>
ST_46 : Operation 196 [4/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 196 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 4.33>
ST_47 : Operation 197 [3/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 197 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 4.33>
ST_48 : Operation 198 [2/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 198 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 6.65>
ST_49 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str39) nounwind" [./wd_stage_3.h:45]   --->   Operation 199 'specloopname' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @p_str39)" [./wd_stage_3.h:45]   --->   Operation 200 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_3.h:45]   --->   Operation 201 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 202 [1/36] (4.33ns)   --->   "%r_V = udiv i32 %t_V, %zext_ln1148" [./wd_stage_3.h:46]   --->   Operation 202 'udiv' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %r_V to i24" [./wd_stage_3.h:46]   --->   Operation 203 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_49 : Operation 204 [1/1] (2.32ns)   --->   "store i24 %trunc_ln703, i24* %quadrant_weed_V_addr_1, align 4" [./wd_stage_3.h:46]   --->   Operation 204 'store' <Predicate = (!icmp_ln45)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_49 : Operation 205 [1/1] (0.00ns)   --->   "br label %sectors_weed_classification_label16_end" [./wd_stage_3.h:46]   --->   Operation 205 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_49 : Operation 206 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @p_str39, i32 %tmp_9)" [./wd_stage_3.h:46]   --->   Operation 206 'specregionend' 'empty_130' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_49 : Operation 207 [1/1] (0.00ns)   --->   "br label %.preheader247" [./wd_stage_3.h:44]   --->   Operation 207 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 50 <SV = 8> <Delay = 1.76>
ST_50 : Operation 208 [1/1] (1.76ns)   --->   "br label %.preheader246" [./wd_stage_3.h:49]   --->   Operation 208 'br' <Predicate = true> <Delay = 1.76>

State 51 <SV = 9> <Delay = 5.44>
ST_51 : Operation 209 [1/1] (0.00ns)   --->   "%p_v2_0 = phi i5 [ %p_v_1, %sectors_weed_classification_label8_end ], [ 0, %.preheader246.preheader ]"   --->   Operation 209 'phi' 'p_v2_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %p_v2_0 to i8" [./wd_stage_3.h:49]   --->   Operation 210 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 211 [1/1] (1.36ns)   --->   "%icmp_ln49 = icmp eq i5 %p_v2_0, -13" [./wd_stage_3.h:49]   --->   Operation 211 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)"   --->   Operation 212 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 213 [1/1] (1.78ns)   --->   "%p_v_1 = add i5 %p_v2_0, 1" [./wd_stage_3.h:49]   --->   Operation 213 'add' 'p_v_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %sectors_weed_classification_label0_end, label %sectors_weed_classification_label8_begin" [./wd_stage_3.h:49]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @p_str40) nounwind" [./wd_stage_3.h:49]   --->   Operation 215 'specloopname' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_51 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @p_str40)" [./wd_stage_3.h:49]   --->   Operation 216 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_51 : Operation 217 [1/1] (1.91ns)   --->   "%v_1 = add i8 %segments_load, %zext_ln49" [./wd_stage_3.h:50]   --->   Operation 217 'add' 'v_1' <Predicate = (!icmp_ln49)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 218 [1/1] (1.55ns)   --->   "%icmp_ln51 = icmp ult i8 %v_1, %v_limit" [./wd_stage_3.h:51]   --->   Operation 218 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader.preheader, label %sectors_weed_classification_label8_end" [./wd_stage_3.h:51]   --->   Operation 219 'br' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_51 : Operation 220 [1/1] (1.76ns)   --->   "br label %.preheader" [./wd_stage_3.h:54]   --->   Operation 220 'br' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 1.76>
ST_51 : Operation 221 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @p_str36, i32 %tmp)" [./wd_stage_3.h:70]   --->   Operation 221 'specregionend' 'empty_132' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_51 : Operation 222 [1/1] (0.00ns)   --->   "br label %1" [./wd_stage_3.h:13]   --->   Operation 222 'br' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 52 <SV = 10> <Delay = 6.57>
ST_52 : Operation 223 [1/1] (0.00ns)   --->   "%quadrant_index4_0 = phi i8 [ 0, %.preheader.preheader ], [ %quadrant_index4_0_be, %.preheader.backedge ]" [./wd_stage_3.h:61]   --->   Operation 223 'phi' 'quadrant_index4_0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 224 [1/1] (0.00ns)   --->   "%flag_quadrant5_0 = phi i1 [ false, %.preheader.preheader ], [ %flag_quadrant5_0_be, %.preheader.backedge ]"   --->   Operation 224 'phi' 'flag_quadrant5_0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 225 [1/1] (0.00ns)   --->   "%h6_0 = phi i9 [ 0, %.preheader.preheader ], [ %h_1, %.preheader.backedge ]"   --->   Operation 225 'phi' 'h6_0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 226 [1/1] (1.66ns)   --->   "%icmp_ln54 = icmp eq i9 %h6_0, -192" [./wd_stage_3.h:54]   --->   Operation 226 'icmp' 'icmp_ln54' <Predicate = (icmp_ln51)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 227 'speclooptripcount' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 228 [1/1] (1.82ns)   --->   "%h_1 = add i9 %h6_0, 1" [./wd_stage_3.h:54]   --->   Operation 228 'add' 'h_1' <Predicate = (icmp_ln51)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %sectors_weed_classification_label8_end.loopexit, label %8" [./wd_stage_3.h:54]   --->   Operation 229 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 230 [1/1] (1.55ns)   --->   "%icmp_ln55 = icmp ult i8 %quadrant_index4_0, 5" [./wd_stage_3.h:55]   --->   Operation 230 'icmp' 'icmp_ln55' <Predicate = (icmp_ln51 & !icmp_ln54)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 231 [1/1] (1.81ns)   --->   "br i1 %icmp_ln55, label %9, label %.preheader.backedge" [./wd_stage_3.h:55]   --->   Operation 231 'br' <Predicate = (icmp_ln51 & !icmp_ln54)> <Delay = 1.81>
ST_52 : Operation 232 [1/1] (3.63ns)   --->   "%weed_mask_tmp_data_V_2 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %weed_mask_tmp_data_V)" [./wd_stage_3.h:56]   --->   Operation 232 'read' 'weed_mask_tmp_data_V_2' <Predicate = (icmp_ln51 & !icmp_ln54 & icmp_ln55)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 1> <FIFO>
ST_52 : Operation 233 [1/1] (0.95ns)   --->   "%icmp_ln895_2 = icmp eq i2 %weed_mask_tmp_data_V_2, 0" [./wd_stage_3.h:56]   --->   Operation 233 'icmp' 'icmp_ln895_2' <Predicate = (icmp_ln51 & !icmp_ln54 & icmp_ln55)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 234 [1/1] (1.81ns)   --->   "br i1 %icmp_ln895_2, label %10, label %.preheader.backedge" [./wd_stage_3.h:56]   --->   Operation 234 'br' <Predicate = (icmp_ln51 & !icmp_ln54 & icmp_ln55)> <Delay = 1.81>
ST_52 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i8 %quadrant_index4_0 to i3" [./wd_stage_3.h:54]   --->   Operation 235 'trunc' 'trunc_ln54' <Predicate = (icmp_ln51 & !icmp_ln54 & icmp_ln55 & icmp_ln895_2)> <Delay = 0.00>
ST_52 : Operation 236 [1/1] (1.65ns)   --->   "%add_ln62 = add i3 1, %trunc_ln54" [./wd_stage_3.h:62]   --->   Operation 236 'add' 'add_ln62' <Predicate = (icmp_ln51 & !icmp_ln54 & icmp_ln55 & icmp_ln895_2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 237 [1/1] (0.98ns)   --->   "%select_ln61 = select i1 %flag_quadrant5_0, i3 %add_ln62, i3 %trunc_ln54" [./wd_stage_3.h:61]   --->   Operation 237 'select' 'select_ln61' <Predicate = (icmp_ln51 & !icmp_ln54 & icmp_ln55 & icmp_ln895_2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i3 %select_ln61 to i8" [./wd_stage_3.h:61]   --->   Operation 238 'zext' 'zext_ln61' <Predicate = (icmp_ln51 & !icmp_ln54 & icmp_ln55 & icmp_ln895_2)> <Delay = 0.00>
ST_52 : Operation 239 [1/1] (1.81ns)   --->   "br label %.preheader.backedge"   --->   Operation 239 'br' <Predicate = (icmp_ln51 & !icmp_ln54 & icmp_ln55 & icmp_ln895_2)> <Delay = 1.81>
ST_52 : Operation 240 [1/1] (0.00ns)   --->   "br label %sectors_weed_classification_label8_end"   --->   Operation 240 'br' <Predicate = (icmp_ln51 & icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 241 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @p_str40, i32 %tmp_1)" [./wd_stage_3.h:69]   --->   Operation 241 'specregionend' 'empty_131' <Predicate = (icmp_ln54) | (!icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 242 [1/1] (0.00ns)   --->   "br label %.preheader246" [./wd_stage_3.h:49]   --->   Operation 242 'br' <Predicate = (icmp_ln54) | (!icmp_ln51)> <Delay = 0.00>

State 53 <SV = 11> <Delay = 0.00>
ST_53 : Operation 243 [1/1] (0.00ns)   --->   "%quadrant_index4_0_be = phi i8 [ %zext_ln61, %10 ], [ %quadrant_index4_0, %8 ], [ %quadrant_index4_0, %9 ]" [./wd_stage_3.h:61]   --->   Operation 243 'phi' 'quadrant_index4_0_be' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 244 [1/1] (0.00ns)   --->   "%flag_quadrant5_0_be = phi i1 [ false, %10 ], [ %flag_quadrant5_0, %8 ], [ true, %9 ]"   --->   Operation 244 'phi' 'flag_quadrant5_0_be' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 245 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('seg_index') with incoming values : ('seg_index', ./wd_stage_3.h:22) [14]  (1.77 ns)

 <State 3>: 2.29ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln13', ./wd_stage_3.h:13) [15]  (1.3 ns)
	blocking operation 0.99 ns on control path)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./wd_stage_3.h:16) [24]  (0 ns)
	'getelementptr' operation ('quadrant_space_addr', ./wd_stage_3.h:17) [34]  (0 ns)
	'store' operation ('store_ln17', ./wd_stage_3.h:17) of constant 0 on array 'quadrant_space', ./wd_stage_3.h:14 [35]  (2.32 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('segments_addr', ./wd_stage_3.h:20) [42]  (0 ns)
	'load' operation ('v_limit', ./wd_stage_3.h:20) on array 'segments' [43]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_limit', ./wd_stage_3.h:20) on array 'segments' [43]  (3.25 ns)

 <State 7>: 5.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln23', ./wd_stage_3.h:23) [59]  (1.55 ns)
	blocking operation 3.9 ns on control path)

 <State 8>: 6.57ns
The critical path consists of the following:
	fifo read on port 'weed_mask_tmp_data_V' (./wd_stage_3.h:28) [75]  (3.63 ns)
	'icmp' operation ('icmp_ln895', ./wd_stage_3.h:28) [76]  (0.959 ns)
	blocking operation 1.98 ns on control path)

 <State 9>: 6.72ns
The critical path consists of the following:
	'load' operation ('quadrant_space_load', ./wd_stage_3.h:30) on array 'quadrant_space', ./wd_stage_3.h:14 [81]  (2.32 ns)
	'add' operation ('add_ln30', ./wd_stage_3.h:30) [82]  (2.08 ns)
	'store' operation ('store_ln30', ./wd_stage_3.h:30) of variable 'add_ln30', ./wd_stage_3.h:30 on array 'quadrant_space', ./wd_stage_3.h:14 [83]  (2.32 ns)

 <State 10>: 6.96ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./wd_stage_3.h:32) on array 'quadrant_weed.V', ./wd_stage_3.h:15 [89]  (2.32 ns)
	'add' operation ('add_ln703', ./wd_stage_3.h:32) [90]  (2.31 ns)
	'store' operation ('store_ln32', ./wd_stage_3.h:32) of variable 'add_ln703', ./wd_stage_3.h:32 on array 'quadrant_weed.V', ./wd_stage_3.h:15 [91]  (2.32 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./wd_stage_3.h:44) [113]  (0 ns)
	'getelementptr' operation ('quadrant_space_addr_1', ./wd_stage_3.h:45) [123]  (0 ns)
	'load' operation ('v', ./wd_stage_3.h:45) on array 'quadrant_space', ./wd_stage_3.h:14 [124]  (2.32 ns)

 <State 13>: 5.74ns
The critical path consists of the following:
	'load' operation ('v', ./wd_stage_3.h:45) on array 'quadrant_space', ./wd_stage_3.h:14 [124]  (2.32 ns)
	'icmp' operation ('icmp_ln45', ./wd_stage_3.h:45) [125]  (2.43 ns)
	blocking operation 0.99 ns on control path)

 <State 14>: 6.66ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./wd_stage_3.h:46) on array 'quadrant_weed.V', ./wd_stage_3.h:15 [130]  (2.32 ns)
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 15>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 16>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 17>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 18>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 19>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 20>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 21>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 22>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 23>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 24>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 25>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 26>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 27>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 28>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 29>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 30>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 31>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 32>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 33>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 34>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 35>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 36>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 37>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 38>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 39>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 40>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 41>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 42>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 43>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 44>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 45>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 46>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 47>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 48>: 4.34ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)

 <State 49>: 6.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', ./wd_stage_3.h:46) [133]  (4.34 ns)
	'store' operation ('store_ln46', ./wd_stage_3.h:46) of variable 'trunc_ln703', ./wd_stage_3.h:46 on array 'quadrant_weed.V', ./wd_stage_3.h:15 [135]  (2.32 ns)

 <State 50>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('_v') with incoming values : ('_v', ./wd_stage_3.h:49) [143]  (1.77 ns)

 <State 51>: 5.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln51', ./wd_stage_3.h:51) [153]  (1.55 ns)
	blocking operation 3.9 ns on control path)

 <State 52>: 6.57ns
The critical path consists of the following:
	fifo read on port 'weed_mask_tmp_data_V' (./wd_stage_3.h:56) [169]  (3.63 ns)
	'icmp' operation ('icmp_ln895_2', ./wd_stage_3.h:56) [170]  (0.959 ns)
	multiplexor before 'phi' operation ('quadrant_index4_0_be', ./wd_stage_3.h:61) with incoming values : ('zext_ln61', ./wd_stage_3.h:61) [179]  (1.81 ns)
	blocking operation 0.165 ns on control path)

 <State 53>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
