// Seed: 1221781701
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4
);
  reg id_5;
  reg id_6;
  initial begin
    id_6 <= #1 1;
    if (1) id_5 <= |(1);
  end
endmodule
