// Seed: 2816509002
module module_0;
  id_1(
      id_2, 1, {id_2}, id_3, id_3 + 1, -1'b0, -1, 1
  );
  wire \id_4 , id_5;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    output logic id_2,
    output tri0  id_3,
    input  tri   id_4,
    id_6
);
  always
    if (1'b0)
      if (id_0) id_2 <= -1'b0;
      else if (id_4) @(-1) $display(-1'b0);
      else id_1 = id_6;
  id_7(
      -1
  );
  module_0 modCall_1 ();
  tri1  id_8;
  uwire id_9 = id_0;
  assign id_8 = -1;
endmodule
