# proc_3pipe
3 stage pipelined ISA implemented in verilog (WIP)
