13:16:07 INFO  : Registering command handlers for SDK TCF services
13:16:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
13:16:11 INFO  : XSCT server has started successfully.
13:16:12 INFO  : Successfully done setting XSCT server connection channel  
13:16:12 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
13:16:12 INFO  : Successfully done setting SDK workspace  
13:17:20 INFO  : Registering command handlers for SDK TCF services
13:17:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
13:17:25 INFO  : XSCT server has started successfully.
13:17:25 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
13:17:25 INFO  : Successfully done setting XSCT server connection channel  
13:17:25 INFO  : Successfully done setting SDK workspace  
13:17:25 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
13:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:18:33 INFO  : 'fpga -state' command is executed.
13:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:18:33 INFO  : 'jtag frequency' command is executed.
13:18:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:33 INFO  : Context for 'APU' is selected.
13:18:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:33 INFO  : Context for 'APU' is selected.
13:18:34 INFO  : 'stop' command is executed.
13:18:34 INFO  : 'ps7_init' command is executed.
13:18:34 INFO  : 'ps7_post_config' command is executed.
13:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:34 INFO  : Memory regions updated for context APU
13:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:35 INFO  : 'con' command is executed.
13:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:18:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:20:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:20:44 INFO  : Disconnected from the channel tcfchan#1.
13:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:20:46 INFO  : 'fpga -state' command is executed.
13:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:20:46 INFO  : 'jtag frequency' command is executed.
13:20:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:46 INFO  : Context for 'APU' is selected.
13:20:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:49 INFO  : Context for 'APU' is selected.
13:20:49 INFO  : 'stop' command is executed.
13:20:50 INFO  : 'ps7_init' command is executed.
13:20:50 INFO  : 'ps7_post_config' command is executed.
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:50 INFO  : Memory regions updated for context APU
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:51 INFO  : 'con' command is executed.
13:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:20:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:21:52 INFO  : Disconnected from the channel tcfchan#2.
13:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:21:53 INFO  : 'fpga -state' command is executed.
13:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:21:54 INFO  : 'jtag frequency' command is executed.
13:21:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:54 INFO  : Context for 'APU' is selected.
13:21:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:57 INFO  : Context for 'APU' is selected.
13:21:57 INFO  : 'stop' command is executed.
13:21:58 INFO  : 'ps7_init' command is executed.
13:21:58 INFO  : 'ps7_post_config' command is executed.
13:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:58 INFO  : Memory regions updated for context APU
13:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : 'con' command is executed.
13:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:21:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:22:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:22:17 INFO  : Disconnected from the channel tcfchan#3.
13:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:22:18 INFO  : 'fpga -state' command is executed.
13:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:22:18 INFO  : 'jtag frequency' command is executed.
13:22:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:18 INFO  : Context for 'APU' is selected.
13:22:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:22 INFO  : Context for 'APU' is selected.
13:22:22 INFO  : 'stop' command is executed.
13:22:22 INFO  : 'ps7_init' command is executed.
13:22:22 INFO  : 'ps7_post_config' command is executed.
13:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:23 INFO  : Memory regions updated for context APU
13:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:23 INFO  : 'con' command is executed.
13:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:22:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:34:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542486871419,  Project:1542483772726
13:34:51 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:35:06 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
13:35:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:35:18 INFO  : 
13:35:19 INFO  : Updating hardware inferred compiler options for Vision.
13:35:19 INFO  : Clearing existing target manager status.
13:35:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:35:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:36:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:36:49 INFO  : Disconnected from the channel tcfchan#4.
13:36:53 ERROR : no targets found with "jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0". available targets:
  1  APU
     2  ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Running)
  4* xc7z020
13:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:37:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:37:40 INFO  : 'fpga -state' command is executed.
13:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:37:40 INFO  : 'jtag frequency' command is executed.
13:37:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:40 INFO  : Context for 'APU' is selected.
13:37:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:40 INFO  : Context for 'APU' is selected.
13:37:40 INFO  : 'stop' command is executed.
13:37:41 INFO  : 'ps7_init' command is executed.
13:37:41 INFO  : 'ps7_post_config' command is executed.
13:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:41 INFO  : Memory regions updated for context APU
13:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:42 INFO  : 'con' command is executed.
13:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:37:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:39:17 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:39:33 INFO  : Disconnected from the channel tcfchan#5.
13:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:39:34 INFO  : 'fpga -state' command is executed.
13:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:39:34 INFO  : 'jtag frequency' command is executed.
13:39:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:34 INFO  : Context for 'APU' is selected.
13:39:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:39:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:37 INFO  : Context for 'APU' is selected.
13:39:37 INFO  : 'stop' command is executed.
13:39:37 INFO  : 'ps7_init' command is executed.
13:39:37 INFO  : 'ps7_post_config' command is executed.
13:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:37 INFO  : Memory regions updated for context APU
13:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:38 INFO  : 'con' command is executed.
13:39:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:39:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:41:28 INFO  : Disconnected from the channel tcfchan#6.
13:41:58 INFO  : Registering command handlers for SDK TCF services
13:41:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
13:42:04 INFO  : XSCT server has started successfully.
13:42:07 INFO  : Successfully done setting XSCT server connection channel  
13:42:07 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
13:42:07 INFO  : Successfully done setting SDK workspace  
13:42:07 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
13:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:43:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:43:34 INFO  : 'fpga -state' command is executed.
13:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:43:34 INFO  : 'jtag frequency' command is executed.
13:43:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:34 INFO  : Context for 'APU' is selected.
13:43:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:35 INFO  : Context for 'APU' is selected.
13:43:35 INFO  : 'stop' command is executed.
13:43:35 INFO  : 'ps7_init' command is executed.
13:43:35 INFO  : 'ps7_post_config' command is executed.
13:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:36 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:36 INFO  : Memory regions updated for context APU
13:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:36 INFO  : 'con' command is executed.
13:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:43:36 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:44:03 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:44:13 INFO  : Disconnected from the channel tcfchan#1.
13:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:44:14 INFO  : 'fpga -state' command is executed.
13:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:44:14 INFO  : 'jtag frequency' command is executed.
13:44:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:14 INFO  : Context for 'APU' is selected.
13:44:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:44:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:17 INFO  : Context for 'APU' is selected.
13:44:17 INFO  : 'stop' command is executed.
13:44:17 INFO  : 'ps7_init' command is executed.
13:44:17 INFO  : 'ps7_post_config' command is executed.
13:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:18 INFO  : Memory regions updated for context APU
13:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:18 INFO  : 'con' command is executed.
13:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:44:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:44:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:45:07 INFO  : Disconnected from the channel tcfchan#2.
13:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:45:09 INFO  : 'fpga -state' command is executed.
13:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:45:09 INFO  : 'jtag frequency' command is executed.
13:45:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:09 INFO  : Context for 'APU' is selected.
13:45:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:45:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:11 INFO  : Context for 'APU' is selected.
13:45:11 INFO  : 'stop' command is executed.
13:45:12 INFO  : 'ps7_init' command is executed.
13:45:12 INFO  : 'ps7_post_config' command is executed.
13:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:12 INFO  : Memory regions updated for context APU
13:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:13 INFO  : 'con' command is executed.
13:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:45:13 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:47:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:47:57 INFO  : Disconnected from the channel tcfchan#3.
13:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:47:58 INFO  : 'fpga -state' command is executed.
13:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:47:58 INFO  : 'jtag frequency' command is executed.
13:47:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:58 INFO  : Context for 'APU' is selected.
13:48:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:01 INFO  : Context for 'APU' is selected.
13:48:01 INFO  : 'stop' command is executed.
13:48:01 INFO  : 'ps7_init' command is executed.
13:48:02 INFO  : 'ps7_post_config' command is executed.
13:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:02 INFO  : Memory regions updated for context APU
13:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:02 INFO  : 'con' command is executed.
13:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:48:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:49:21 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:49:26 INFO  : Disconnected from the channel tcfchan#4.
13:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:49:27 INFO  : 'fpga -state' command is executed.
13:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:49:28 INFO  : 'jtag frequency' command is executed.
13:49:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:28 INFO  : Context for 'APU' is selected.
13:49:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:30 INFO  : Context for 'APU' is selected.
13:49:30 INFO  : 'stop' command is executed.
13:49:31 INFO  : 'ps7_init' command is executed.
13:49:31 INFO  : 'ps7_post_config' command is executed.
13:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:32 INFO  : Memory regions updated for context APU
13:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:32 INFO  : 'con' command is executed.
13:49:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:49:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:50:44 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:50:59 INFO  : Disconnected from the channel tcfchan#5.
13:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:51:00 INFO  : 'fpga -state' command is executed.
13:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:51:00 INFO  : 'jtag frequency' command is executed.
13:51:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:00 INFO  : Context for 'APU' is selected.
13:51:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:03 INFO  : Context for 'APU' is selected.
13:51:03 INFO  : 'stop' command is executed.
13:51:03 INFO  : 'ps7_init' command is executed.
13:51:03 INFO  : 'ps7_post_config' command is executed.
13:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:04 INFO  : Memory regions updated for context APU
13:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:04 INFO  : 'con' command is executed.
13:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:51:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:18:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542489129624,  Project:1542486871419
14:18:24 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:18:27 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
14:18:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:18:37 INFO  : 
14:18:38 INFO  : Updating hardware inferred compiler options for Vision.
14:18:38 INFO  : Clearing existing target manager status.
14:18:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:18:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:21:49 INFO  : Disconnected from the channel tcfchan#6.
14:22:18 INFO  : Registering command handlers for SDK TCF services
14:22:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
14:22:23 INFO  : XSCT server has started successfully.
14:22:26 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
14:22:26 INFO  : Successfully done setting XSCT server connection channel  
14:22:26 INFO  : Successfully done setting SDK workspace  
14:22:26 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
14:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:25:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:25:39 INFO  : 'fpga -state' command is executed.
14:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:25:40 INFO  : 'jtag frequency' command is executed.
14:25:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:40 INFO  : Context for 'APU' is selected.
14:25:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:40 INFO  : Context for 'APU' is selected.
14:25:40 INFO  : 'stop' command is executed.
14:25:40 INFO  : 'ps7_init' command is executed.
14:25:40 INFO  : 'ps7_post_config' command is executed.
14:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:41 INFO  : Memory regions updated for context APU
14:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:41 INFO  : 'con' command is executed.
14:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:25:41 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:26:15 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:26:23 INFO  : Disconnected from the channel tcfchan#1.
14:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:26:24 INFO  : 'fpga -state' command is executed.
14:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:26:24 INFO  : 'jtag frequency' command is executed.
14:26:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:24 INFO  : Context for 'APU' is selected.
14:26:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:27 INFO  : Context for 'APU' is selected.
14:26:27 INFO  : 'stop' command is executed.
14:26:27 INFO  : 'ps7_init' command is executed.
14:26:27 INFO  : 'ps7_post_config' command is executed.
14:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:28 INFO  : Memory regions updated for context APU
14:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:28 INFO  : 'con' command is executed.
14:26:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:26:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:50:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542491352299,  Project:1542489129624
14:50:08 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:50:22 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
14:50:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:50:34 INFO  : 
14:50:35 INFO  : Updating hardware inferred compiler options for Vision.
14:50:35 INFO  : Clearing existing target manager status.
14:50:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:50:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:53:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:53:38 INFO  : Disconnected from the channel tcfchan#2.
14:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:53:40 INFO  : 'fpga -state' command is executed.
14:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:53:40 INFO  : 'jtag frequency' command is executed.
14:53:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:40 INFO  : Context for 'APU' is selected.
14:53:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:53:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:40 INFO  : Context for 'APU' is selected.
14:53:41 INFO  : 'stop' command is executed.
14:53:41 INFO  : 'ps7_init' command is executed.
14:53:41 INFO  : 'ps7_post_config' command is executed.
14:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:42 INFO  : Memory regions updated for context APU
14:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:42 INFO  : 'con' command is executed.
14:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:53:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:57:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:57:39 INFO  : Disconnected from the channel tcfchan#3.
14:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:57:41 INFO  : 'fpga -state' command is executed.
14:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:57:41 INFO  : 'jtag frequency' command is executed.
14:57:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:41 INFO  : Context for 'APU' is selected.
14:57:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:57:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:43 INFO  : Context for 'APU' is selected.
14:57:43 INFO  : 'stop' command is executed.
14:57:44 INFO  : 'ps7_init' command is executed.
14:57:44 INFO  : 'ps7_post_config' command is executed.
14:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:44 INFO  : Memory regions updated for context APU
14:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:45 INFO  : 'con' command is executed.
14:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:57:45 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:01:46 INFO  : Disconnected from the channel tcfchan#4.
15:01:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:01:47 INFO  : 'fpga -state' command is executed.
15:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:01:47 INFO  : 'jtag frequency' command is executed.
15:01:47 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:47 INFO  : Context for 'APU' is selected.
15:01:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:01:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:47 INFO  : Context for 'APU' is selected.
15:01:48 INFO  : 'stop' command is executed.
15:01:48 INFO  : 'ps7_init' command is executed.
15:01:48 INFO  : 'ps7_post_config' command is executed.
15:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:49 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:49 INFO  : Memory regions updated for context APU
15:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:49 INFO  : 'con' command is executed.
15:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:01:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:02:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
15:02:32 INFO  : Disconnected from the channel tcfchan#5.
15:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:02:33 INFO  : 'fpga -state' command is executed.
15:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:02:34 INFO  : 'jtag frequency' command is executed.
15:02:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:34 INFO  : Context for 'APU' is selected.
15:02:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:02:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:34 INFO  : Context for 'APU' is selected.
15:02:34 INFO  : 'stop' command is executed.
15:02:34 INFO  : 'ps7_init' command is executed.
15:02:34 INFO  : 'ps7_post_config' command is executed.
15:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:35 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:35 INFO  : Memory regions updated for context APU
15:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:35 INFO  : 'con' command is executed.
15:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:02:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:23:07 INFO  : Disconnected from the channel tcfchan#6.
15:23:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:23:09 INFO  : 'fpga -state' command is executed.
15:23:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:23:09 INFO  : 'jtag frequency' command is executed.
15:23:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:09 INFO  : Context for 'APU' is selected.
15:23:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:23:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:09 INFO  : Context for 'APU' is selected.
15:23:09 INFO  : 'stop' command is executed.
15:23:10 INFO  : 'ps7_init' command is executed.
15:23:10 INFO  : 'ps7_post_config' command is executed.
15:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:10 INFO  : Memory regions updated for context APU
15:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:11 INFO  : 'con' command is executed.
15:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:23:11 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:26:32 INFO  : Disconnected from the channel tcfchan#7.
15:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:26:34 INFO  : 'fpga -state' command is executed.
15:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:26:34 INFO  : 'jtag frequency' command is executed.
15:26:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:34 INFO  : Context for 'APU' is selected.
15:26:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:26:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:34 INFO  : Context for 'APU' is selected.
15:26:34 INFO  : 'stop' command is executed.
15:26:35 INFO  : 'ps7_init' command is executed.
15:26:35 INFO  : 'ps7_post_config' command is executed.
15:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:35 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:35 INFO  : Memory regions updated for context APU
15:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:35 INFO  : 'con' command is executed.
15:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:26:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:30:12 INFO  : Disconnected from the channel tcfchan#8.
15:30:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:30:13 INFO  : 'fpga -state' command is executed.
15:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:30:14 INFO  : 'jtag frequency' command is executed.
15:30:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:14 INFO  : Context for 'APU' is selected.
15:30:14 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:30:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:14 INFO  : Context for 'APU' is selected.
15:30:14 INFO  : 'stop' command is executed.
15:30:15 INFO  : 'ps7_init' command is executed.
15:30:15 INFO  : 'ps7_post_config' command is executed.
15:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:15 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:16 INFO  : Memory regions updated for context APU
15:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:16 INFO  : 'con' command is executed.
15:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:30:16 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:31:42 INFO  : Disconnected from the channel tcfchan#9.
15:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:31:43 INFO  : 'fpga -state' command is executed.
15:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:31:44 INFO  : 'jtag frequency' command is executed.
15:31:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:44 INFO  : Context for 'APU' is selected.
15:31:44 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:31:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:44 INFO  : Context for 'APU' is selected.
15:31:44 INFO  : 'stop' command is executed.
15:31:45 INFO  : 'ps7_init' command is executed.
15:31:45 INFO  : 'ps7_post_config' command is executed.
15:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:45 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:45 INFO  : Memory regions updated for context APU
15:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:45 INFO  : 'con' command is executed.
15:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:31:45 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:58:28 INFO  : Disconnected from the channel tcfchan#10.
15:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:58:29 INFO  : 'fpga -state' command is executed.
15:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:58:30 INFO  : 'jtag frequency' command is executed.
15:58:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:30 INFO  : Context for 'APU' is selected.
15:58:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:30 INFO  : Context for 'APU' is selected.
15:58:30 INFO  : 'stop' command is executed.
15:58:31 INFO  : 'ps7_init' command is executed.
15:58:31 INFO  : 'ps7_post_config' command is executed.
15:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:31 INFO  : Memory regions updated for context APU
15:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:31 INFO  : 'con' command is executed.
15:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:58:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:59:20 INFO  : Disconnected from the channel tcfchan#11.
15:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:59:21 INFO  : 'fpga -state' command is executed.
15:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:59:22 INFO  : 'jtag frequency' command is executed.
15:59:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:22 INFO  : Context for 'APU' is selected.
15:59:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:22 INFO  : Context for 'APU' is selected.
15:59:22 INFO  : 'stop' command is executed.
15:59:22 INFO  : 'ps7_init' command is executed.
15:59:22 INFO  : 'ps7_post_config' command is executed.
15:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:23 INFO  : Memory regions updated for context APU
15:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:23 INFO  : 'con' command is executed.
15:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:59:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:59:59 INFO  : Disconnected from the channel tcfchan#12.
16:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:00:00 INFO  : 'fpga -state' command is executed.
16:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:00:00 INFO  : 'jtag frequency' command is executed.
16:00:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:00 INFO  : Context for 'APU' is selected.
16:00:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:01 INFO  : Context for 'APU' is selected.
16:00:01 INFO  : 'stop' command is executed.
16:00:01 INFO  : 'ps7_init' command is executed.
16:00:01 INFO  : 'ps7_post_config' command is executed.
16:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:02 INFO  : Memory regions updated for context APU
16:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:02 INFO  : 'con' command is executed.
16:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:00:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:01:02 INFO  : Disconnected from the channel tcfchan#13.
16:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:01:04 INFO  : 'fpga -state' command is executed.
16:01:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:01:04 INFO  : 'jtag frequency' command is executed.
16:01:04 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:04 INFO  : Context for 'APU' is selected.
16:01:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:01:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:04 INFO  : Context for 'APU' is selected.
16:01:04 INFO  : 'stop' command is executed.
16:01:05 INFO  : 'ps7_init' command is executed.
16:01:05 INFO  : 'ps7_post_config' command is executed.
16:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:05 INFO  : Memory regions updated for context APU
16:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:05 INFO  : 'con' command is executed.
16:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:01:05 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:01:38 INFO  : Disconnected from the channel tcfchan#14.
16:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:01:39 INFO  : 'fpga -state' command is executed.
16:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:01:39 INFO  : 'jtag frequency' command is executed.
16:01:39 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:39 INFO  : Context for 'APU' is selected.
16:01:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:01:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:39 INFO  : Context for 'APU' is selected.
16:01:39 INFO  : 'stop' command is executed.
16:01:40 INFO  : 'ps7_init' command is executed.
16:01:40 INFO  : 'ps7_post_config' command is executed.
16:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:40 INFO  : Memory regions updated for context APU
16:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:41 INFO  : 'con' command is executed.
16:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:01:41 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:02:29 INFO  : Disconnected from the channel tcfchan#15.
16:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:02:30 INFO  : 'fpga -state' command is executed.
16:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:02:30 INFO  : 'jtag frequency' command is executed.
16:02:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:30 INFO  : Context for 'APU' is selected.
16:02:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:02:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:30 INFO  : Context for 'APU' is selected.
16:02:31 INFO  : 'stop' command is executed.
16:02:31 INFO  : 'ps7_init' command is executed.
16:02:31 INFO  : 'ps7_post_config' command is executed.
16:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:31 INFO  : Memory regions updated for context APU
16:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:32 INFO  : 'con' command is executed.
16:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:02:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:03:11 INFO  : Disconnected from the channel tcfchan#16.
16:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:03:12 INFO  : 'fpga -state' command is executed.
16:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:03:12 INFO  : 'jtag frequency' command is executed.
16:03:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:12 INFO  : Context for 'APU' is selected.
16:03:12 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:12 INFO  : Context for 'APU' is selected.
16:03:13 INFO  : 'stop' command is executed.
16:03:13 INFO  : 'ps7_init' command is executed.
16:03:13 INFO  : 'ps7_post_config' command is executed.
16:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:13 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:13 INFO  : Memory regions updated for context APU
16:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:14 INFO  : 'con' command is executed.
16:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:03:14 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:03:43 INFO  : Disconnected from the channel tcfchan#17.
16:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:03:44 INFO  : 'fpga -state' command is executed.
16:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:03:44 INFO  : 'jtag frequency' command is executed.
16:03:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:44 INFO  : Context for 'APU' is selected.
16:03:44 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:45 INFO  : Context for 'APU' is selected.
16:03:45 INFO  : 'stop' command is executed.
16:03:45 INFO  : 'ps7_init' command is executed.
16:03:45 INFO  : 'ps7_post_config' command is executed.
16:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:45 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:45 INFO  : Memory regions updated for context APU
16:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:46 INFO  : 'con' command is executed.
16:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:03:46 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:05:26 INFO  : Disconnected from the channel tcfchan#18.
16:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:05:27 INFO  : 'fpga -state' command is executed.
16:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:05:27 INFO  : 'jtag frequency' command is executed.
16:05:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:27 INFO  : Context for 'APU' is selected.
16:05:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:05:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:27 INFO  : Context for 'APU' is selected.
16:05:27 INFO  : 'stop' command is executed.
16:05:28 INFO  : 'ps7_init' command is executed.
16:05:28 INFO  : 'ps7_post_config' command is executed.
16:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:28 INFO  : Memory regions updated for context APU
16:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:28 INFO  : 'con' command is executed.
16:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:05:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:11:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:12:57 INFO  : Disconnected from the channel tcfchan#19.
16:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:12:58 INFO  : 'fpga -state' command is executed.
16:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:12:58 INFO  : 'jtag frequency' command is executed.
16:12:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:59 INFO  : Context for 'APU' is selected.
16:12:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:12:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:59 INFO  : Context for 'APU' is selected.
16:12:59 INFO  : 'stop' command is executed.
16:12:59 INFO  : 'ps7_init' command is executed.
16:12:59 INFO  : 'ps7_post_config' command is executed.
16:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:00 INFO  : Memory regions updated for context APU
16:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:00 INFO  : 'con' command is executed.
16:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:13:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:17:44 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:17:53 INFO  : Disconnected from the channel tcfchan#20.
16:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:17:54 INFO  : 'fpga -state' command is executed.
16:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:17:55 INFO  : 'jtag frequency' command is executed.
16:17:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : 'stop' command is executed.
16:17:55 INFO  : 'ps7_init' command is executed.
16:17:55 INFO  : 'ps7_post_config' command is executed.
16:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:56 INFO  : Memory regions updated for context APU
16:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:56 INFO  : 'con' command is executed.
16:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:17:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:25:38 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:25:45 INFO  : Disconnected from the channel tcfchan#21.
16:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:25:46 INFO  : 'fpga -state' command is executed.
16:25:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:25:46 INFO  : 'jtag frequency' command is executed.
16:25:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:46 INFO  : Context for 'APU' is selected.
16:25:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:46 INFO  : Context for 'APU' is selected.
16:25:47 INFO  : 'stop' command is executed.
16:25:47 INFO  : 'ps7_init' command is executed.
16:25:47 INFO  : 'ps7_post_config' command is executed.
16:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:48 INFO  : Memory regions updated for context APU
16:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : 'con' command is executed.
16:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:25:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:38:55 INFO  : Disconnected from the channel tcfchan#22.
16:38:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:38:56 INFO  : 'fpga -state' command is executed.
16:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:38:56 INFO  : 'jtag frequency' command is executed.
16:38:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:56 INFO  : Context for 'APU' is selected.
16:38:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:38:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:56 INFO  : Context for 'APU' is selected.
16:38:56 INFO  : 'stop' command is executed.
16:38:57 INFO  : 'ps7_init' command is executed.
16:38:57 INFO  : 'ps7_post_config' command is executed.
16:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:57 INFO  : Memory regions updated for context APU
16:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:58 INFO  : 'con' command is executed.
16:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:38:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:39:28 INFO  : Disconnected from the channel tcfchan#23.
16:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:39:29 INFO  : 'fpga -state' command is executed.
16:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:39:29 INFO  : 'jtag frequency' command is executed.
16:39:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:29 INFO  : Context for 'APU' is selected.
16:39:29 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:39:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:29 INFO  : Context for 'APU' is selected.
16:39:29 INFO  : 'stop' command is executed.
16:39:30 INFO  : 'ps7_init' command is executed.
16:39:30 INFO  : 'ps7_post_config' command is executed.
16:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:30 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:30 INFO  : Memory regions updated for context APU
16:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:31 INFO  : 'con' command is executed.
16:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:39:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:00:22 INFO  : Disconnected from the channel tcfchan#24.
17:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:00:23 INFO  : 'fpga -state' command is executed.
17:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:00:24 INFO  : 'jtag frequency' command is executed.
17:00:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:24 INFO  : Context for 'APU' is selected.
17:00:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:00:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:24 INFO  : Context for 'APU' is selected.
17:00:24 INFO  : 'stop' command is executed.
17:00:24 INFO  : 'ps7_init' command is executed.
17:00:24 INFO  : 'ps7_post_config' command is executed.
17:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:25 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:25 INFO  : Memory regions updated for context APU
17:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:25 INFO  : 'con' command is executed.
17:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:00:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:01:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:01:24 INFO  : Disconnected from the channel tcfchan#25.
17:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:01:25 INFO  : 'fpga -state' command is executed.
17:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:01:25 INFO  : 'jtag frequency' command is executed.
17:01:25 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:25 INFO  : Context for 'APU' is selected.
17:01:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:26 INFO  : Context for 'APU' is selected.
17:01:26 INFO  : 'stop' command is executed.
17:01:26 INFO  : 'ps7_init' command is executed.
17:01:26 INFO  : 'ps7_post_config' command is executed.
17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:26 INFO  : Memory regions updated for context APU
17:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:27 INFO  : 'con' command is executed.
17:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:01:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:08:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:08:18 INFO  : Disconnected from the channel tcfchan#26.
17:08:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:08:19 INFO  : 'fpga -state' command is executed.
17:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:08:20 INFO  : 'jtag frequency' command is executed.
17:08:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:20 INFO  : Context for 'APU' is selected.
17:08:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:20 INFO  : Context for 'APU' is selected.
17:08:20 INFO  : 'stop' command is executed.
17:08:20 INFO  : 'ps7_init' command is executed.
17:08:20 INFO  : 'ps7_post_config' command is executed.
17:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:21 INFO  : Memory regions updated for context APU
17:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:21 INFO  : 'con' command is executed.
17:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:08:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:09:43 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:09:50 INFO  : Disconnected from the channel tcfchan#27.
17:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:09:51 INFO  : 'fpga -state' command is executed.
17:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:09:52 INFO  : 'jtag frequency' command is executed.
17:09:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:52 INFO  : Context for 'APU' is selected.
17:09:52 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:09:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:52 INFO  : Context for 'APU' is selected.
17:09:52 INFO  : 'stop' command is executed.
17:09:52 INFO  : 'ps7_init' command is executed.
17:09:52 INFO  : 'ps7_post_config' command is executed.
17:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:53 INFO  : Memory regions updated for context APU
17:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:53 INFO  : 'con' command is executed.
17:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:09:53 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:11:27 INFO  : Disconnected from the channel tcfchan#28.
17:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:11:28 INFO  : 'fpga -state' command is executed.
17:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:11:29 INFO  : 'jtag frequency' command is executed.
17:11:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:29 INFO  : Context for 'APU' is selected.
17:11:29 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:29 INFO  : Context for 'APU' is selected.
17:11:29 INFO  : 'stop' command is executed.
17:11:30 INFO  : 'ps7_init' command is executed.
17:11:30 INFO  : 'ps7_post_config' command is executed.
17:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:30 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:30 INFO  : Memory regions updated for context APU
17:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:30 INFO  : 'con' command is executed.
17:11:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:11:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:19:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:19:20 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:20:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:20:39 INFO  : Disconnected from the channel tcfchan#29.
17:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:20:40 INFO  : 'fpga -state' command is executed.
17:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:20:41 INFO  : 'jtag frequency' command is executed.
17:20:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:41 INFO  : Context for 'APU' is selected.
17:20:41 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:41 INFO  : Context for 'APU' is selected.
17:20:41 INFO  : 'stop' command is executed.
17:20:41 INFO  : 'ps7_init' command is executed.
17:20:42 INFO  : 'ps7_post_config' command is executed.
17:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:42 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:42 INFO  : Memory regions updated for context APU
17:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:42 INFO  : 'con' command is executed.
17:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:20:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:32:08 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:32:12 INFO  : Disconnected from the channel tcfchan#30.
17:32:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:32:13 INFO  : 'fpga -state' command is executed.
17:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:32:13 INFO  : 'jtag frequency' command is executed.
17:32:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:13 INFO  : Context for 'APU' is selected.
17:32:13 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:13 INFO  : Context for 'APU' is selected.
17:32:13 INFO  : 'stop' command is executed.
17:32:14 INFO  : 'ps7_init' command is executed.
17:32:14 INFO  : 'ps7_post_config' command is executed.
17:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:14 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:14 INFO  : Memory regions updated for context APU
17:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:15 INFO  : 'con' command is executed.
17:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:32:15 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:34:04 INFO  : Disconnected from the channel tcfchan#31.
17:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:34:06 INFO  : 'fpga -state' command is executed.
17:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:34:06 INFO  : 'jtag frequency' command is executed.
17:34:06 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:06 INFO  : Context for 'APU' is selected.
17:34:06 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:34:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:06 INFO  : Context for 'APU' is selected.
17:34:06 INFO  : 'stop' command is executed.
17:34:07 INFO  : 'ps7_init' command is executed.
17:34:07 INFO  : 'ps7_post_config' command is executed.
17:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:07 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:07 INFO  : Memory regions updated for context APU
17:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:07 INFO  : 'con' command is executed.
17:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:34:07 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:34:20 INFO  : Disconnected from the channel tcfchan#32.
17:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:34:21 INFO  : 'fpga -state' command is executed.
17:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:34:21 INFO  : 'jtag frequency' command is executed.
17:34:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:21 INFO  : Context for 'APU' is selected.
17:34:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:21 INFO  : Context for 'APU' is selected.
17:34:21 INFO  : 'stop' command is executed.
17:34:22 INFO  : 'ps7_init' command is executed.
17:34:22 INFO  : 'ps7_post_config' command is executed.
17:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:22 INFO  : Memory regions updated for context APU
17:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:23 INFO  : 'con' command is executed.
17:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:34:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:08:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:08:10 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:08:21 INFO  : Disconnected from the channel tcfchan#33.
19:08:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:08:22 INFO  : 'fpga -state' command is executed.
19:08:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:08:23 INFO  : 'jtag frequency' command is executed.
19:08:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:23 INFO  : Context for 'APU' is selected.
19:08:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:23 INFO  : Context for 'APU' is selected.
19:08:23 INFO  : 'stop' command is executed.
19:08:24 INFO  : 'ps7_init' command is executed.
19:08:24 INFO  : 'ps7_post_config' command is executed.
19:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:24 INFO  : Memory regions updated for context APU
19:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:24 INFO  : 'con' command is executed.
19:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:08:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:08:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:08:56 INFO  : Disconnected from the channel tcfchan#34.
19:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:08:58 INFO  : 'fpga -state' command is executed.
19:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:08:58 INFO  : 'jtag frequency' command is executed.
19:08:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : 'stop' command is executed.
19:08:59 INFO  : 'ps7_init' command is executed.
19:08:59 INFO  : 'ps7_post_config' command is executed.
19:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:59 INFO  : Memory regions updated for context APU
19:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:59 INFO  : 'con' command is executed.
19:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:08:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:09:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:10:07 INFO  : Disconnected from the channel tcfchan#35.
19:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:10:08 INFO  : 'fpga -state' command is executed.
19:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:10:08 INFO  : 'jtag frequency' command is executed.
19:10:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:08 INFO  : Context for 'APU' is selected.
19:10:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:08 INFO  : Context for 'APU' is selected.
19:10:08 INFO  : 'stop' command is executed.
19:10:09 INFO  : 'ps7_init' command is executed.
19:10:09 INFO  : 'ps7_post_config' command is executed.
19:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:10 INFO  : Memory regions updated for context APU
19:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:10 INFO  : 'con' command is executed.
19:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:10:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:10:38 INFO  : Disconnected from the channel tcfchan#36.
19:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:10:39 INFO  : 'fpga -state' command is executed.
19:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:10:40 INFO  : 'jtag frequency' command is executed.
19:10:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:40 INFO  : Context for 'APU' is selected.
19:10:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:40 INFO  : Context for 'APU' is selected.
19:10:40 INFO  : 'stop' command is executed.
19:10:41 INFO  : 'ps7_init' command is executed.
19:10:41 INFO  : 'ps7_post_config' command is executed.
19:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:41 INFO  : Memory regions updated for context APU
19:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:41 INFO  : 'con' command is executed.
19:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:10:41 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:13:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:13:46 INFO  : Disconnected from the channel tcfchan#37.
19:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:13:47 INFO  : 'fpga -state' command is executed.
19:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:13:47 INFO  : 'jtag frequency' command is executed.
19:13:47 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:47 INFO  : Context for 'APU' is selected.
19:13:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:47 INFO  : Context for 'APU' is selected.
19:13:47 INFO  : 'stop' command is executed.
19:13:48 INFO  : 'ps7_init' command is executed.
19:13:48 INFO  : 'ps7_post_config' command is executed.
19:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:48 INFO  : Memory regions updated for context APU
19:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:49 INFO  : 'con' command is executed.
19:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:13:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:18:21 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:18:29 INFO  : Disconnected from the channel tcfchan#38.
19:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:18:30 INFO  : 'fpga -state' command is executed.
19:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:18:31 INFO  : 'jtag frequency' command is executed.
19:18:31 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:31 INFO  : Context for 'APU' is selected.
19:18:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:31 INFO  : Context for 'APU' is selected.
19:18:31 INFO  : 'stop' command is executed.
19:18:31 INFO  : 'ps7_init' command is executed.
19:18:31 INFO  : 'ps7_post_config' command is executed.
19:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:32 INFO  : Memory regions updated for context APU
19:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:32 INFO  : 'con' command is executed.
19:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:18:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:22:12 INFO  : Disconnected from the channel tcfchan#39.
19:23:00 INFO  : Registering command handlers for SDK TCF services
19:23:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
19:23:07 INFO  : XSCT server has started successfully.
19:23:07 INFO  : Successfully done setting XSCT server connection channel  
19:23:10 INFO  : Successfully done setting SDK workspace  
19:23:10 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:23:10 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
19:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:23:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:23:37 INFO  : 'fpga -state' command is executed.
19:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:23:37 INFO  : 'jtag frequency' command is executed.
19:23:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:37 INFO  : Context for 'APU' is selected.
19:23:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:37 INFO  : Context for 'APU' is selected.
19:23:37 INFO  : 'stop' command is executed.
19:23:38 INFO  : 'ps7_init' command is executed.
19:23:38 INFO  : 'ps7_post_config' command is executed.
19:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:38 INFO  : Memory regions updated for context APU
19:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:39 INFO  : 'con' command is executed.
19:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:23:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:30:41 INFO  : Disconnected from the channel tcfchan#1.
19:31:13 INFO  : Registering command handlers for SDK TCF services
19:31:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
19:31:18 INFO  : XSCT server has started successfully.
19:31:19 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:31:19 INFO  : Successfully done setting XSCT server connection channel  
19:31:19 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
19:31:22 INFO  : Successfully done setting SDK workspace  
19:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:32:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:32:37 INFO  : 'fpga -state' command is executed.
19:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:32:38 INFO  : 'jtag frequency' command is executed.
19:32:38 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:38 INFO  : Context for 'APU' is selected.
19:32:38 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:32:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:38 INFO  : Context for 'APU' is selected.
19:32:38 INFO  : 'stop' command is executed.
19:32:38 INFO  : 'ps7_init' command is executed.
19:32:38 INFO  : 'ps7_post_config' command is executed.
19:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:39 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:39 INFO  : Memory regions updated for context APU
19:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:39 INFO  : 'con' command is executed.
19:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:32:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:36:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:36:36 INFO  : Disconnected from the channel tcfchan#1.
19:36:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:36:37 INFO  : 'fpga -state' command is executed.
19:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:36:37 INFO  : 'jtag frequency' command is executed.
19:36:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:38 INFO  : Context for 'APU' is selected.
19:36:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:36:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:40 INFO  : Context for 'APU' is selected.
19:36:40 INFO  : 'stop' command is executed.
19:36:41 INFO  : 'ps7_init' command is executed.
19:36:41 INFO  : 'ps7_post_config' command is executed.
19:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:41 INFO  : Memory regions updated for context APU
19:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:42 INFO  : 'con' command is executed.
19:36:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:36:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:38:21 INFO  : Disconnected from the channel tcfchan#2.
19:38:45 INFO  : Registering command handlers for SDK TCF services
19:38:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
19:38:50 INFO  : XSCT server has started successfully.
19:38:51 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:38:51 INFO  : Successfully done setting XSCT server connection channel  
19:38:51 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
19:38:55 INFO  : Successfully done setting SDK workspace  
19:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:40:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:40:22 INFO  : 'fpga -state' command is executed.
19:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:40:23 INFO  : 'jtag frequency' command is executed.
19:40:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:23 INFO  : Context for 'APU' is selected.
19:40:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:23 INFO  : Context for 'APU' is selected.
19:40:23 INFO  : 'stop' command is executed.
19:40:23 INFO  : 'ps7_init' command is executed.
19:40:24 INFO  : 'ps7_post_config' command is executed.
19:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:24 INFO  : Memory regions updated for context APU
19:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:25 INFO  : 'con' command is executed.
19:40:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:40:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:41:42 INFO  : Disconnected from the channel tcfchan#1.
19:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:41:43 INFO  : 'fpga -state' command is executed.
19:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:41:43 INFO  : 'jtag frequency' command is executed.
19:41:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:43 INFO  : Context for 'APU' is selected.
19:41:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:41:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:46 INFO  : Context for 'APU' is selected.
19:41:46 INFO  : 'stop' command is executed.
19:41:47 INFO  : 'ps7_init' command is executed.
19:41:47 INFO  : 'ps7_post_config' command is executed.
19:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:47 INFO  : Memory regions updated for context APU
19:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:48 INFO  : 'con' command is executed.
19:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:41:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:43:26 INFO  : Disconnected from the channel tcfchan#2.
19:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:43:27 INFO  : 'fpga -state' command is executed.
19:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:43:27 INFO  : 'jtag frequency' command is executed.
19:43:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:43:28 INFO  : Context for 'APU' is selected.
19:43:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:43:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:30 INFO  : Context for 'APU' is selected.
19:43:30 INFO  : 'stop' command is executed.
19:43:31 INFO  : 'ps7_init' command is executed.
19:43:31 INFO  : 'ps7_post_config' command is executed.
19:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:31 INFO  : Memory regions updated for context APU
19:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:32 INFO  : 'con' command is executed.
19:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:43:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:43:44 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:43:51 INFO  : Disconnected from the channel tcfchan#3.
19:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:43:52 INFO  : 'fpga -state' command is executed.
19:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:43:52 INFO  : 'jtag frequency' command is executed.
19:43:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:43:52 INFO  : Context for 'APU' is selected.
19:43:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:55 INFO  : Context for 'APU' is selected.
19:43:55 INFO  : 'stop' command is executed.
19:43:55 INFO  : 'ps7_init' command is executed.
19:43:55 INFO  : 'ps7_post_config' command is executed.
19:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:56 INFO  : Memory regions updated for context APU
19:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:56 INFO  : 'con' command is executed.
19:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:43:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:44:21 INFO  : Disconnected from the channel tcfchan#4.
19:44:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:44:23 INFO  : 'fpga -state' command is executed.
19:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:44:23 INFO  : 'jtag frequency' command is executed.
19:44:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:23 INFO  : Context for 'APU' is selected.
19:44:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:26 INFO  : Context for 'APU' is selected.
19:44:26 INFO  : 'stop' command is executed.
19:44:27 INFO  : 'ps7_init' command is executed.
19:44:27 INFO  : 'ps7_post_config' command is executed.
19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:27 INFO  : Memory regions updated for context APU
19:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:28 INFO  : 'con' command is executed.
19:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:44:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:44:49 INFO  : Disconnected from the channel tcfchan#5.
19:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:44:50 INFO  : 'fpga -state' command is executed.
19:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:44:51 INFO  : 'jtag frequency' command is executed.
19:44:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:51 INFO  : Context for 'APU' is selected.
19:44:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:54 INFO  : Context for 'APU' is selected.
19:44:54 INFO  : 'stop' command is executed.
19:44:54 INFO  : 'ps7_init' command is executed.
19:44:54 INFO  : 'ps7_post_config' command is executed.
19:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:55 INFO  : Memory regions updated for context APU
19:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:55 INFO  : 'con' command is executed.
19:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:44:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:52:06 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:52:15 INFO  : Disconnected from the channel tcfchan#6.
19:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:52:17 INFO  : 'fpga -state' command is executed.
19:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:52:17 INFO  : 'jtag frequency' command is executed.
19:52:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:17 INFO  : Context for 'APU' is selected.
19:52:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:20 INFO  : Context for 'APU' is selected.
19:52:20 INFO  : 'stop' command is executed.
19:52:20 INFO  : 'ps7_init' command is executed.
19:52:20 INFO  : 'ps7_post_config' command is executed.
19:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:21 INFO  : Memory regions updated for context APU
19:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:21 INFO  : 'con' command is executed.
19:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:52:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:54:42 INFO  : Disconnected from the channel tcfchan#7.
19:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:54:44 INFO  : 'fpga -state' command is executed.
19:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:54:44 INFO  : 'jtag frequency' command is executed.
19:54:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:44 INFO  : Context for 'APU' is selected.
19:54:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:47 INFO  : Context for 'APU' is selected.
19:54:47 INFO  : 'stop' command is executed.
19:54:47 INFO  : 'ps7_init' command is executed.
19:54:47 INFO  : 'ps7_post_config' command is executed.
19:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:48 INFO  : Memory regions updated for context APU
19:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:48 INFO  : 'con' command is executed.
19:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:54:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:55:12 INFO  : Disconnected from the channel tcfchan#8.
19:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:55:13 INFO  : 'fpga -state' command is executed.
19:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:55:14 INFO  : 'jtag frequency' command is executed.
19:55:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:14 INFO  : Context for 'APU' is selected.
19:55:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:17 INFO  : Context for 'APU' is selected.
19:55:17 INFO  : 'stop' command is executed.
19:55:17 INFO  : 'ps7_init' command is executed.
19:55:17 INFO  : 'ps7_post_config' command is executed.
19:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:18 INFO  : Memory regions updated for context APU
19:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:18 INFO  : 'con' command is executed.
19:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:55:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:56:55 INFO  : Disconnected from the channel tcfchan#9.
19:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:56:57 INFO  : 'fpga -state' command is executed.
19:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:56:57 INFO  : 'jtag frequency' command is executed.
19:56:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:57 INFO  : Context for 'APU' is selected.
19:56:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:00 INFO  : Context for 'APU' is selected.
19:57:00 INFO  : 'stop' command is executed.
19:57:00 INFO  : 'ps7_init' command is executed.
19:57:00 INFO  : 'ps7_post_config' command is executed.
19:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:01 INFO  : Memory regions updated for context APU
19:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:01 INFO  : 'con' command is executed.
19:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:57:01 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:59:31 INFO  : Disconnected from the channel tcfchan#10.
19:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:59:32 INFO  : 'fpga -state' command is executed.
19:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:59:33 INFO  : 'jtag frequency' command is executed.
19:59:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:33 INFO  : Context for 'APU' is selected.
19:59:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:59:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:36 INFO  : Context for 'APU' is selected.
19:59:36 INFO  : 'stop' command is executed.
19:59:36 INFO  : 'ps7_init' command is executed.
19:59:36 INFO  : 'ps7_post_config' command is executed.
19:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:37 INFO  : Memory regions updated for context APU
19:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:37 INFO  : 'con' command is executed.
19:59:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:59:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:02:07 INFO  : Disconnected from the channel tcfchan#11.
20:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:02:08 INFO  : 'fpga -state' command is executed.
20:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:02:09 INFO  : 'jtag frequency' command is executed.
20:02:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:09 INFO  : Context for 'APU' is selected.
20:02:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:11 INFO  : Context for 'APU' is selected.
20:02:11 INFO  : 'stop' command is executed.
20:02:12 INFO  : 'ps7_init' command is executed.
20:02:12 INFO  : 'ps7_post_config' command is executed.
20:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:13 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:13 INFO  : Memory regions updated for context APU
20:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:13 INFO  : 'con' command is executed.
20:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:02:13 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:02:26 INFO  : Disconnected from the channel tcfchan#12.
20:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:02:27 INFO  : 'fpga -state' command is executed.
20:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:02:27 INFO  : 'jtag frequency' command is executed.
20:02:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:28 INFO  : Context for 'APU' is selected.
20:02:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:02:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:30 INFO  : Context for 'APU' is selected.
20:02:30 INFO  : 'stop' command is executed.
20:02:31 INFO  : 'ps7_init' command is executed.
20:02:31 INFO  : 'ps7_post_config' command is executed.
20:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:32 INFO  : Memory regions updated for context APU
20:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:32 INFO  : 'con' command is executed.
20:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:02:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:05:17 INFO  : Disconnected from the channel tcfchan#13.
20:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:05:18 INFO  : 'fpga -state' command is executed.
20:05:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:05:19 INFO  : 'jtag frequency' command is executed.
20:05:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:19 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:22 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : 'stop' command is executed.
20:05:23 INFO  : 'ps7_init' command is executed.
20:05:23 INFO  : 'ps7_post_config' command is executed.
20:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:23 INFO  : Memory regions updated for context APU
20:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:24 INFO  : 'con' command is executed.
20:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:05:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:19:55 INFO  : Disconnected from the channel tcfchan#14.
20:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:19:56 INFO  : 'fpga -state' command is executed.
20:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:19:56 INFO  : 'jtag frequency' command is executed.
20:19:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:56 INFO  : Context for 'APU' is selected.
20:19:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:19:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:59 INFO  : Context for 'APU' is selected.
20:19:59 INFO  : 'stop' command is executed.
20:20:00 INFO  : 'ps7_init' command is executed.
20:20:00 INFO  : 'ps7_post_config' command is executed.
20:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:00 INFO  : Memory regions updated for context APU
20:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:01 INFO  : 'con' command is executed.
20:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:20:01 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:20:43 INFO  : Disconnected from the channel tcfchan#15.
20:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:21:11 INFO  : 'fpga -state' command is executed.
20:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:21:12 INFO  : 'jtag frequency' command is executed.
20:21:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:12 INFO  : Context for 'APU' is selected.
20:21:14 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:21:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:14 INFO  : Context for 'APU' is selected.
20:21:14 INFO  : 'stop' command is executed.
20:21:15 INFO  : 'ps7_init' command is executed.
20:21:15 INFO  : 'ps7_post_config' command is executed.
20:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:15 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:15 INFO  : Memory regions updated for context APU
20:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:16 INFO  : 'con' command is executed.
20:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:21:16 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:21:32 INFO  : Disconnected from the channel tcfchan#16.
20:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:21:33 INFO  : 'fpga -state' command is executed.
20:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:21:33 INFO  : 'jtag frequency' command is executed.
20:21:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:33 INFO  : Context for 'APU' is selected.
20:21:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:36 INFO  : Context for 'APU' is selected.
20:21:36 INFO  : 'stop' command is executed.
20:21:36 INFO  : 'ps7_init' command is executed.
20:21:36 INFO  : 'ps7_post_config' command is executed.
20:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:37 INFO  : Memory regions updated for context APU
20:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:37 INFO  : 'con' command is executed.
20:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:21:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:22:51 INFO  : Disconnected from the channel tcfchan#17.
20:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:22:53 INFO  : 'fpga -state' command is executed.
20:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:22:53 INFO  : 'jtag frequency' command is executed.
20:22:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:53 INFO  : Context for 'APU' is selected.
20:22:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:56 INFO  : Context for 'APU' is selected.
20:22:56 INFO  : 'stop' command is executed.
20:22:56 INFO  : 'ps7_init' command is executed.
20:22:56 INFO  : 'ps7_post_config' command is executed.
20:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:57 INFO  : Memory regions updated for context APU
20:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : 'con' command is executed.
20:22:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:22:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:23:18 INFO  : Disconnected from the channel tcfchan#18.
20:23:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:23:19 INFO  : 'fpga -state' command is executed.
20:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:23:19 INFO  : 'jtag frequency' command is executed.
20:23:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:20 INFO  : Context for 'APU' is selected.
20:23:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:23:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:22 INFO  : Context for 'APU' is selected.
20:23:22 INFO  : 'stop' command is executed.
20:23:23 INFO  : 'ps7_init' command is executed.
20:23:23 INFO  : 'ps7_post_config' command is executed.
20:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:24 INFO  : Memory regions updated for context APU
20:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:24 INFO  : 'con' command is executed.
20:23:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:23:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:25:21 INFO  : Disconnected from the channel tcfchan#19.
20:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:25:22 INFO  : 'fpga -state' command is executed.
20:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:25:22 INFO  : 'jtag frequency' command is executed.
20:25:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:23 INFO  : Context for 'APU' is selected.
20:25:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:25:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:25 INFO  : Context for 'APU' is selected.
20:25:25 INFO  : 'stop' command is executed.
20:25:26 INFO  : 'ps7_init' command is executed.
20:25:26 INFO  : 'ps7_post_config' command is executed.
20:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:27 INFO  : Memory regions updated for context APU
20:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:27 INFO  : 'con' command is executed.
20:25:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:25:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:29:33 INFO  : Disconnected from the channel tcfchan#20.
20:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:29:34 INFO  : 'fpga -state' command is executed.
20:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:29:35 INFO  : 'jtag frequency' command is executed.
20:29:35 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:35 INFO  : Context for 'APU' is selected.
20:29:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:37 INFO  : Context for 'APU' is selected.
20:29:38 INFO  : 'stop' command is executed.
20:29:38 INFO  : 'ps7_init' command is executed.
20:29:38 INFO  : 'ps7_post_config' command is executed.
20:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:39 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:39 INFO  : Memory regions updated for context APU
20:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:39 INFO  : 'con' command is executed.
20:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:29:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:07:03 INFO  : Disconnected from the channel tcfchan#21.
22:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:07:04 INFO  : 'fpga -state' command is executed.
22:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:07:04 INFO  : 'jtag frequency' command is executed.
22:07:04 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:04 INFO  : Context for 'APU' is selected.
22:07:07 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:07 INFO  : Context for 'APU' is selected.
22:07:08 INFO  : 'stop' command is executed.
22:07:08 INFO  : 'ps7_init' command is executed.
22:07:08 INFO  : 'ps7_post_config' command is executed.
22:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:09 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:09 INFO  : Memory regions updated for context APU
22:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:09 INFO  : 'con' command is executed.
22:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:07:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:07:51 INFO  : Disconnected from the channel tcfchan#22.
22:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:07:52 INFO  : 'fpga -state' command is executed.
22:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:07:53 INFO  : 'jtag frequency' command is executed.
22:07:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:53 INFO  : Context for 'APU' is selected.
22:07:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:56 INFO  : Context for 'APU' is selected.
22:07:56 INFO  : 'stop' command is executed.
22:07:56 INFO  : 'ps7_init' command is executed.
22:07:56 INFO  : 'ps7_post_config' command is executed.
22:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:57 INFO  : Memory regions updated for context APU
22:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:57 INFO  : 'con' command is executed.
22:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:07:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:11:54 INFO  : Disconnected from the channel tcfchan#23.
22:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:11:55 INFO  : 'fpga -state' command is executed.
22:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:11:56 INFO  : 'jtag frequency' command is executed.
22:11:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:56 INFO  : Context for 'APU' is selected.
22:11:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:11:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:58 INFO  : Context for 'APU' is selected.
22:11:58 INFO  : 'stop' command is executed.
22:11:59 INFO  : 'ps7_init' command is executed.
22:11:59 INFO  : 'ps7_post_config' command is executed.
22:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:59 INFO  : Memory regions updated for context APU
22:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:00 INFO  : 'con' command is executed.
22:12:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:12:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:15:16 INFO  : Disconnected from the channel tcfchan#24.
22:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:15:17 INFO  : 'fpga -state' command is executed.
22:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:15:18 INFO  : 'jtag frequency' command is executed.
22:15:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:18 INFO  : Context for 'APU' is selected.
22:15:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:21 INFO  : Context for 'APU' is selected.
22:15:21 INFO  : 'stop' command is executed.
22:15:21 INFO  : 'ps7_init' command is executed.
22:15:21 INFO  : 'ps7_post_config' command is executed.
22:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:22 INFO  : Memory regions updated for context APU
22:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:22 INFO  : 'con' command is executed.
22:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:15:22 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:23:26 INFO  : Disconnected from the channel tcfchan#25.
22:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:23:27 INFO  : 'fpga -state' command is executed.
22:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:23:28 INFO  : 'jtag frequency' command is executed.
22:23:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:28 INFO  : Context for 'APU' is selected.
22:23:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:30 INFO  : Context for 'APU' is selected.
22:23:30 INFO  : 'stop' command is executed.
22:23:31 INFO  : 'ps7_init' command is executed.
22:23:31 INFO  : 'ps7_post_config' command is executed.
22:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:32 INFO  : Memory regions updated for context APU
22:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:32 INFO  : 'con' command is executed.
22:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:23:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:25:34 INFO  : Disconnected from the channel tcfchan#26.
22:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:25:36 INFO  : 'fpga -state' command is executed.
22:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:25:36 INFO  : 'jtag frequency' command is executed.
22:25:36 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:36 INFO  : Context for 'APU' is selected.
22:25:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:25:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:39 INFO  : Context for 'APU' is selected.
22:25:39 INFO  : 'stop' command is executed.
22:25:39 INFO  : 'ps7_init' command is executed.
22:25:39 INFO  : 'ps7_post_config' command is executed.
22:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:40 INFO  : Memory regions updated for context APU
22:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:40 INFO  : 'con' command is executed.
22:25:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:25:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:32:26 INFO  : Disconnected from the channel tcfchan#27.
22:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:32:27 INFO  : 'fpga -state' command is executed.
22:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:32:28 INFO  : 'jtag frequency' command is executed.
22:32:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:28 INFO  : Context for 'APU' is selected.
22:32:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:30 INFO  : Context for 'APU' is selected.
22:32:30 INFO  : 'stop' command is executed.
22:32:31 INFO  : 'ps7_init' command is executed.
22:32:31 INFO  : 'ps7_post_config' command is executed.
22:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:31 INFO  : Memory regions updated for context APU
22:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:31 INFO  : 'con' command is executed.
22:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:32:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:34:22 INFO  : Disconnected from the channel tcfchan#28.
22:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:34:23 INFO  : 'fpga -state' command is executed.
22:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:34:23 INFO  : 'jtag frequency' command is executed.
22:34:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:24 INFO  : Context for 'APU' is selected.
22:34:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:26 INFO  : Context for 'APU' is selected.
22:34:26 INFO  : 'stop' command is executed.
22:34:27 INFO  : 'ps7_init' command is executed.
22:34:27 INFO  : 'ps7_post_config' command is executed.
22:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:27 INFO  : Memory regions updated for context APU
22:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:27 INFO  : 'con' command is executed.
22:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:34:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:36:59 INFO  : Disconnected from the channel tcfchan#29.
22:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:37:00 INFO  : 'fpga -state' command is executed.
22:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:37:01 INFO  : 'jtag frequency' command is executed.
22:37:01 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:01 INFO  : Context for 'APU' is selected.
22:37:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:04 INFO  : Context for 'APU' is selected.
22:37:04 INFO  : 'stop' command is executed.
22:37:05 INFO  : 'ps7_init' command is executed.
22:37:05 INFO  : 'ps7_post_config' command is executed.
22:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:05 INFO  : Memory regions updated for context APU
22:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:05 INFO  : 'con' command is executed.
22:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:37:05 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:48:53 INFO  : Disconnected from the channel tcfchan#30.
22:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:48:54 INFO  : 'fpga -state' command is executed.
22:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:48:55 INFO  : 'jtag frequency' command is executed.
22:48:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:55 INFO  : Context for 'APU' is selected.
22:48:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:58 INFO  : Context for 'APU' is selected.
22:48:58 INFO  : 'stop' command is executed.
22:48:58 INFO  : 'ps7_init' command is executed.
22:48:59 INFO  : 'ps7_post_config' command is executed.
22:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:59 INFO  : Memory regions updated for context APU
22:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:59 INFO  : 'con' command is executed.
22:48:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:48:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:50:47 INFO  : Inferring section assignments and sizes from elf file: C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\Debug\Vision.elf
22:53:40 INFO  : Successfully generated C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\src\lscript.ld.
22:53:40 INFO  : Applying linker script to all configurations of project Vision.
22:53:40 INFO  : Setting rebuild state to true for all configurations of project Vision.
22:54:16 INFO  : Disconnected from the channel tcfchan#31.
22:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:54:18 INFO  : 'fpga -state' command is executed.
22:54:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:54:18 INFO  : 'jtag frequency' command is executed.
22:54:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:18 INFO  : Context for 'APU' is selected.
22:54:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:54:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:21 INFO  : Context for 'APU' is selected.
22:54:21 INFO  : 'stop' command is executed.
22:54:22 INFO  : 'ps7_init' command is executed.
22:54:22 INFO  : 'ps7_post_config' command is executed.
22:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:22 INFO  : Memory regions updated for context APU
22:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:23 INFO  : 'con' command is executed.
22:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:54:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:56:34 INFO  : Disconnected from the channel tcfchan#32.
22:56:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:56:35 INFO  : 'fpga -state' command is executed.
22:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:56:35 INFO  : 'jtag frequency' command is executed.
22:56:35 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:36 INFO  : Context for 'APU' is selected.
22:56:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:39 INFO  : Context for 'APU' is selected.
22:56:39 INFO  : 'stop' command is executed.
22:56:39 INFO  : 'ps7_init' command is executed.
22:56:39 INFO  : 'ps7_post_config' command is executed.
22:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:40 INFO  : Memory regions updated for context APU
22:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:40 INFO  : 'con' command is executed.
22:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:56:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:58:55 INFO  : Disconnected from the channel tcfchan#33.
22:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:58:56 INFO  : 'fpga -state' command is executed.
22:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:58:57 INFO  : 'jtag frequency' command is executed.
22:58:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:57 INFO  : Context for 'APU' is selected.
22:59:00 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:59:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:00 INFO  : Context for 'APU' is selected.
22:59:00 INFO  : 'stop' command is executed.
22:59:01 INFO  : 'ps7_init' command is executed.
22:59:01 INFO  : 'ps7_post_config' command is executed.
22:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:02 INFO  : Memory regions updated for context APU
22:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:02 INFO  : 'con' command is executed.
22:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:59:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:02:32 INFO  : Disconnected from the channel tcfchan#34.
23:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:02:33 INFO  : 'fpga -state' command is executed.
23:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:02:33 INFO  : 'jtag frequency' command is executed.
23:02:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:02:33 INFO  : Context for 'APU' is selected.
23:02:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:36 INFO  : Context for 'APU' is selected.
23:02:36 INFO  : 'stop' command is executed.
23:02:36 INFO  : 'ps7_init' command is executed.
23:02:36 INFO  : 'ps7_post_config' command is executed.
23:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:37 INFO  : Memory regions updated for context APU
23:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:37 INFO  : 'con' command is executed.
23:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:02:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:16:51 INFO  : Disconnected from the channel tcfchan#35.
23:16:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:16:52 INFO  : 'fpga -state' command is executed.
23:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:16:53 INFO  : 'jtag frequency' command is executed.
23:16:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:53 INFO  : Context for 'APU' is selected.
23:16:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:16:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:57 INFO  : Context for 'APU' is selected.
23:16:57 INFO  : 'stop' command is executed.
23:16:58 INFO  : 'ps7_init' command is executed.
23:16:58 INFO  : 'ps7_post_config' command is executed.
23:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:58 INFO  : Memory regions updated for context APU
23:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:59 INFO  : 'con' command is executed.
23:16:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:16:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:22:15 INFO  : Disconnected from the channel tcfchan#36.
23:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:22:16 INFO  : 'fpga -state' command is executed.
23:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:22:17 INFO  : 'jtag frequency' command is executed.
23:22:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:17 INFO  : Context for 'APU' is selected.
23:22:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:19 INFO  : Context for 'APU' is selected.
23:22:19 INFO  : 'stop' command is executed.
23:22:20 INFO  : 'ps7_init' command is executed.
23:22:20 INFO  : 'ps7_post_config' command is executed.
23:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:20 INFO  : Memory regions updated for context APU
23:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:21 INFO  : 'con' command is executed.
23:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:22:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:32:10 INFO  : Disconnected from the channel tcfchan#37.
17:35:28 INFO  : Registering command handlers for SDK TCF services
17:35:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
17:35:35 INFO  : XSCT server has started successfully.
17:35:39 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
17:35:39 INFO  : Successfully done setting XSCT server connection channel  
17:35:39 INFO  : Successfully done setting SDK workspace  
17:35:39 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
19:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:03:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:03:48 INFO  : 'fpga -state' command is executed.
19:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:03:48 INFO  : 'jtag frequency' command is executed.
19:03:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:48 INFO  : Context for 'APU' is selected.
19:03:48 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:49 INFO  : Context for 'APU' is selected.
19:03:49 INFO  : 'stop' command is executed.
19:03:49 INFO  : 'ps7_init' command is executed.
19:03:49 INFO  : 'ps7_post_config' command is executed.
19:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:50 INFO  : Memory regions updated for context APU
19:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:50 INFO  : 'con' command is executed.
19:03:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:03:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:05:00 INFO  : Disconnected from the channel tcfchan#1.
19:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:05:01 INFO  : 'fpga -state' command is executed.
19:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:05:02 INFO  : 'jtag frequency' command is executed.
19:05:02 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:02 INFO  : Context for 'APU' is selected.
19:05:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:04 INFO  : Context for 'APU' is selected.
19:05:04 INFO  : 'stop' command is executed.
19:05:05 INFO  : 'ps7_init' command is executed.
19:05:05 INFO  : 'ps7_post_config' command is executed.
19:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:06 INFO  : Memory regions updated for context APU
19:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:06 INFO  : 'con' command is executed.
19:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:05:06 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:06:17 INFO  : Disconnected from the channel tcfchan#2.
19:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:06:18 INFO  : 'fpga -state' command is executed.
19:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:06:18 INFO  : 'jtag frequency' command is executed.
19:06:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:18 INFO  : Context for 'APU' is selected.
19:06:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:21 INFO  : Context for 'APU' is selected.
19:06:21 INFO  : 'stop' command is executed.
19:06:21 INFO  : 'ps7_init' command is executed.
19:06:21 INFO  : 'ps7_post_config' command is executed.
19:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:22 INFO  : Memory regions updated for context APU
19:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:22 INFO  : 'con' command is executed.
19:06:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:06:22 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:11:54 INFO  : Disconnected from the channel tcfchan#3.
19:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:11:56 INFO  : 'fpga -state' command is executed.
19:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:11:56 INFO  : 'jtag frequency' command is executed.
19:11:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:56 INFO  : Context for 'APU' is selected.
19:11:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:59 INFO  : Context for 'APU' is selected.
19:11:59 INFO  : 'stop' command is executed.
19:11:59 INFO  : 'ps7_init' command is executed.
19:11:59 INFO  : 'ps7_post_config' command is executed.
19:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:00 INFO  : Memory regions updated for context APU
19:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:00 INFO  : 'con' command is executed.
19:12:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:12:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:13:42 INFO  : Disconnected from the channel tcfchan#4.
19:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:17:30 INFO  : 'fpga -state' command is executed.
19:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:17:30 INFO  : 'jtag frequency' command is executed.
19:17:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:30 INFO  : Context for 'APU' is selected.
19:17:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:33 INFO  : Context for 'APU' is selected.
19:17:33 INFO  : 'stop' command is executed.
19:17:33 INFO  : 'ps7_init' command is executed.
19:17:33 INFO  : 'ps7_post_config' command is executed.
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:34 INFO  : Memory regions updated for context APU
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : 'con' command is executed.
19:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:17:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:57:29 INFO  : Disconnected from the channel tcfchan#5.
19:57:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:57:30 INFO  : 'fpga -state' command is executed.
19:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:57:30 INFO  : 'jtag frequency' command is executed.
19:57:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:30 INFO  : Context for 'APU' is selected.
19:57:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:33 INFO  : Context for 'APU' is selected.
19:57:33 INFO  : 'stop' command is executed.
19:57:34 INFO  : 'ps7_init' command is executed.
19:57:34 INFO  : 'ps7_post_config' command is executed.
19:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:34 INFO  : Memory regions updated for context APU
19:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:34 INFO  : 'con' command is executed.
19:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:57:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:12:04 INFO  : Disconnected from the channel tcfchan#6.
18:13:42 INFO  : Registering command handlers for SDK TCF services
18:13:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
18:13:48 INFO  : XSCT server has started successfully.
18:13:52 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
18:13:52 INFO  : Successfully done setting XSCT server connection channel  
18:13:52 INFO  : Successfully done setting SDK workspace  
18:13:52 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
18:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:20:41 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:20:49 INFO  : 'fpga -state' command is executed.
18:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:20:49 INFO  : 'jtag frequency' command is executed.
18:20:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:50 INFO  : Context for 'APU' is selected.
18:20:50 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:50 INFO  : Context for 'APU' is selected.
18:20:50 INFO  : 'stop' command is executed.
18:20:51 INFO  : 'ps7_init' command is executed.
18:20:51 INFO  : 'ps7_post_config' command is executed.
18:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:51 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:52 INFO  : Memory regions updated for context APU
18:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:52 INFO  : 'con' command is executed.
18:20:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:20:52 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:28:19 INFO  : Disconnected from the channel tcfchan#1.
18:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:28:21 INFO  : 'fpga -state' command is executed.
18:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:28:21 INFO  : 'jtag frequency' command is executed.
18:28:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:21 INFO  : Context for 'APU' is selected.
18:28:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:24 INFO  : Context for 'APU' is selected.
18:28:24 INFO  : 'stop' command is executed.
18:28:24 INFO  : 'ps7_init' command is executed.
18:28:24 INFO  : 'ps7_post_config' command is executed.
18:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:25 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:25 INFO  : Memory regions updated for context APU
18:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:25 INFO  : 'con' command is executed.
18:28:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:28:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:28:41 INFO  : Disconnected from the channel tcfchan#2.
18:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:28:43 INFO  : 'fpga -state' command is executed.
18:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:28:43 INFO  : 'jtag frequency' command is executed.
18:28:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:43 INFO  : Context for 'APU' is selected.
18:28:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:46 INFO  : Context for 'APU' is selected.
18:28:46 INFO  : 'stop' command is executed.
18:28:47 INFO  : 'ps7_init' command is executed.
18:28:47 INFO  : 'ps7_post_config' command is executed.
18:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:47 INFO  : Memory regions updated for context APU
18:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:47 INFO  : 'con' command is executed.
18:28:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:28:47 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:42:04 INFO  : Disconnected from the channel tcfchan#3.
18:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:42:05 INFO  : 'fpga -state' command is executed.
18:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:42:06 INFO  : 'jtag frequency' command is executed.
18:42:06 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:06 INFO  : Context for 'APU' is selected.
18:42:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:09 INFO  : Context for 'APU' is selected.
18:42:09 INFO  : 'stop' command is executed.
18:42:09 INFO  : 'ps7_init' command is executed.
18:42:09 INFO  : 'ps7_post_config' command is executed.
18:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:10 INFO  : Memory regions updated for context APU
18:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:10 INFO  : 'con' command is executed.
18:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:42:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:53:31 INFO  : Disconnected from the channel tcfchan#4.
18:53:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:53:32 INFO  : 'fpga -state' command is executed.
18:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:53:32 INFO  : 'jtag frequency' command is executed.
18:53:32 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:32 INFO  : Context for 'APU' is selected.
18:53:35 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:35 INFO  : Context for 'APU' is selected.
18:53:35 INFO  : 'stop' command is executed.
18:53:35 INFO  : 'ps7_init' command is executed.
18:53:35 INFO  : 'ps7_post_config' command is executed.
18:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:36 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:36 INFO  : Memory regions updated for context APU
18:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:36 INFO  : 'con' command is executed.
18:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:53:36 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:54:05 INFO  : Disconnected from the channel tcfchan#5.
18:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:54:06 INFO  : 'fpga -state' command is executed.
18:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:54:07 INFO  : 'jtag frequency' command is executed.
18:54:07 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:07 INFO  : Context for 'APU' is selected.
18:54:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:54:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:09 INFO  : Context for 'APU' is selected.
18:54:09 INFO  : 'stop' command is executed.
18:54:10 INFO  : 'ps7_init' command is executed.
18:54:10 INFO  : 'ps7_post_config' command is executed.
18:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:10 INFO  : Memory regions updated for context APU
18:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:10 INFO  : 'con' command is executed.
18:54:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:54:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:07:15 INFO  : Disconnected from the channel tcfchan#6.
19:07:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:07:17 INFO  : 'fpga -state' command is executed.
19:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:07:17 INFO  : 'jtag frequency' command is executed.
19:07:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:17 INFO  : Context for 'APU' is selected.
19:07:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:20 INFO  : Context for 'APU' is selected.
19:07:20 INFO  : 'stop' command is executed.
19:07:20 INFO  : 'ps7_init' command is executed.
19:07:20 INFO  : 'ps7_post_config' command is executed.
19:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:21 INFO  : Memory regions updated for context APU
19:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:21 INFO  : 'con' command is executed.
19:07:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:07:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:09:27 INFO  : Disconnected from the channel tcfchan#7.
19:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:09:28 INFO  : 'fpga -state' command is executed.
19:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:09:29 INFO  : 'jtag frequency' command is executed.
19:09:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:29 INFO  : Context for 'APU' is selected.
19:09:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:32 INFO  : Context for 'APU' is selected.
19:09:32 INFO  : 'stop' command is executed.
19:09:32 INFO  : 'ps7_init' command is executed.
19:09:32 INFO  : 'ps7_post_config' command is executed.
19:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:33 INFO  : Memory regions updated for context APU
19:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:33 INFO  : 'con' command is executed.
19:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:09:33 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:10:03 INFO  : Disconnected from the channel tcfchan#8.
19:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:10:05 INFO  : 'fpga -state' command is executed.
19:10:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:10:05 INFO  : 'jtag frequency' command is executed.
19:10:05 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:05 INFO  : Context for 'APU' is selected.
19:10:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:08 INFO  : Context for 'APU' is selected.
19:10:08 INFO  : 'stop' command is executed.
19:10:08 INFO  : 'ps7_init' command is executed.
19:10:08 INFO  : 'ps7_post_config' command is executed.
19:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:09 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:09 INFO  : Memory regions updated for context APU
19:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:09 INFO  : 'con' command is executed.
19:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:10:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:17:54 INFO  : Disconnected from the channel tcfchan#9.
19:17:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:17:55 INFO  : 'fpga -state' command is executed.
19:17:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:17:55 INFO  : 'jtag frequency' command is executed.
19:17:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:55 INFO  : Context for 'APU' is selected.
19:17:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:17:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:58 INFO  : Context for 'APU' is selected.
19:17:58 INFO  : 'stop' command is executed.
19:17:59 INFO  : 'ps7_init' command is executed.
19:17:59 INFO  : 'ps7_post_config' command is executed.
19:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:59 INFO  : Memory regions updated for context APU
19:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:00 INFO  : 'con' command is executed.
19:18:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:18:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:19:23 INFO  : Disconnected from the channel tcfchan#10.
19:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:19:24 INFO  : 'fpga -state' command is executed.
19:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:19:24 INFO  : 'jtag frequency' command is executed.
19:19:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:24 INFO  : Context for 'APU' is selected.
19:19:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:27 INFO  : Context for 'APU' is selected.
19:19:27 INFO  : 'stop' command is executed.
19:19:27 INFO  : 'ps7_init' command is executed.
19:19:27 INFO  : 'ps7_post_config' command is executed.
19:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:28 INFO  : Memory regions updated for context APU
19:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:28 INFO  : 'con' command is executed.
19:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:19:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:20:10 INFO  : Disconnected from the channel tcfchan#11.
19:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:20:11 INFO  : 'fpga -state' command is executed.
19:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:20:12 INFO  : 'jtag frequency' command is executed.
19:20:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:12 INFO  : Context for 'APU' is selected.
19:20:14 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:20:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:14 INFO  : Context for 'APU' is selected.
19:20:14 INFO  : 'stop' command is executed.
19:20:15 INFO  : 'ps7_init' command is executed.
19:20:15 INFO  : 'ps7_post_config' command is executed.
19:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:15 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:15 INFO  : Memory regions updated for context APU
19:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:15 INFO  : 'con' command is executed.
19:20:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:20:15 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:20:29 INFO  : Disconnected from the channel tcfchan#12.
19:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:20:30 INFO  : 'fpga -state' command is executed.
19:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:20:30 INFO  : 'jtag frequency' command is executed.
19:20:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:30 INFO  : Context for 'APU' is selected.
19:20:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:33 INFO  : Context for 'APU' is selected.
19:20:33 INFO  : 'stop' command is executed.
19:20:34 INFO  : 'ps7_init' command is executed.
19:20:34 INFO  : 'ps7_post_config' command is executed.
19:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:34 INFO  : Memory regions updated for context APU
19:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:34 INFO  : 'con' command is executed.
19:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:20:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:21:19 INFO  : Disconnected from the channel tcfchan#13.
19:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:21:20 INFO  : 'fpga -state' command is executed.
19:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:21:21 INFO  : 'jtag frequency' command is executed.
19:21:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:21 INFO  : Context for 'APU' is selected.
19:21:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:21:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:23 INFO  : Context for 'APU' is selected.
19:21:23 INFO  : 'stop' command is executed.
19:21:24 INFO  : 'ps7_init' command is executed.
19:21:24 INFO  : 'ps7_post_config' command is executed.
19:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:24 INFO  : Memory regions updated for context APU
19:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:24 INFO  : 'con' command is executed.
19:21:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:21:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:22:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:22:16 INFO  : Disconnected from the channel tcfchan#14.
19:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:22:17 INFO  : 'fpga -state' command is executed.
19:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:22:17 INFO  : 'jtag frequency' command is executed.
19:22:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:17 INFO  : Context for 'APU' is selected.
19:22:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:22:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:20 INFO  : Context for 'APU' is selected.
19:22:20 INFO  : 'stop' command is executed.
19:22:20 INFO  : 'ps7_init' command is executed.
19:22:20 INFO  : 'ps7_post_config' command is executed.
19:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:21 INFO  : Memory regions updated for context APU
19:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:21 INFO  : 'con' command is executed.
19:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:22:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:22:51 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:22:53 INFO  : Disconnected from the channel tcfchan#15.
19:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:22:54 INFO  : 'fpga -state' command is executed.
19:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:22:55 INFO  : 'jtag frequency' command is executed.
19:22:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:55 INFO  : Context for 'APU' is selected.
19:22:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:57 INFO  : Context for 'APU' is selected.
19:22:57 INFO  : 'stop' command is executed.
19:22:58 INFO  : 'ps7_init' command is executed.
19:22:58 INFO  : 'ps7_post_config' command is executed.
19:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:58 INFO  : Memory regions updated for context APU
19:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:58 INFO  : 'con' command is executed.
19:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:22:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:23:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:23:41 INFO  : Disconnected from the channel tcfchan#16.
19:23:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:23:42 INFO  : 'fpga -state' command is executed.
19:23:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:23:43 INFO  : 'jtag frequency' command is executed.
19:23:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:43 INFO  : Context for 'APU' is selected.
19:23:45 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:45 INFO  : Context for 'APU' is selected.
19:23:45 INFO  : 'stop' command is executed.
19:23:46 INFO  : 'ps7_init' command is executed.
19:23:46 INFO  : 'ps7_post_config' command is executed.
19:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:46 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:46 INFO  : Memory regions updated for context APU
19:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:47 INFO  : 'con' command is executed.
19:23:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:23:47 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:24:05 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:24:21 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:24:30 INFO  : Disconnected from the channel tcfchan#17.
19:24:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:24:31 INFO  : 'fpga -state' command is executed.
19:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:24:31 INFO  : 'jtag frequency' command is executed.
19:24:31 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:31 INFO  : Context for 'APU' is selected.
19:24:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:24:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:34 INFO  : Context for 'APU' is selected.
19:24:34 INFO  : 'stop' command is executed.
19:24:34 INFO  : 'ps7_init' command is executed.
19:24:34 INFO  : 'ps7_post_config' command is executed.
19:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:35 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:35 INFO  : Memory regions updated for context APU
19:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:35 INFO  : 'con' command is executed.
19:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:24:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:25:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:25:16 INFO  : Disconnected from the channel tcfchan#18.
19:25:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:25:17 INFO  : 'fpga -state' command is executed.
19:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:25:18 INFO  : 'jtag frequency' command is executed.
19:25:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:18 INFO  : Context for 'APU' is selected.
19:25:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:25:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:20 INFO  : Context for 'APU' is selected.
19:25:21 INFO  : 'stop' command is executed.
19:25:21 INFO  : 'ps7_init' command is executed.
19:25:21 INFO  : 'ps7_post_config' command is executed.
19:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:21 INFO  : Memory regions updated for context APU
19:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:22 INFO  : 'con' command is executed.
19:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:25:22 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:25:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:25:51 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:25:56 INFO  : Disconnected from the channel tcfchan#19.
19:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:25:57 INFO  : 'fpga -state' command is executed.
19:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:25:57 INFO  : 'jtag frequency' command is executed.
19:25:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:57 INFO  : Context for 'APU' is selected.
19:26:00 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:00 INFO  : Context for 'APU' is selected.
19:26:00 INFO  : 'stop' command is executed.
19:26:01 INFO  : 'ps7_init' command is executed.
19:26:01 INFO  : 'ps7_post_config' command is executed.
19:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:01 INFO  : Memory regions updated for context APU
19:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:02 INFO  : 'con' command is executed.
19:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:26:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:32:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:32:21 INFO  : Disconnected from the channel tcfchan#20.
19:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:32:22 INFO  : 'fpga -state' command is executed.
19:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:32:23 INFO  : 'jtag frequency' command is executed.
19:32:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:23 INFO  : Context for 'APU' is selected.
19:32:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:27 INFO  : Context for 'APU' is selected.
19:32:27 INFO  : 'stop' command is executed.
19:32:27 INFO  : 'ps7_init' command is executed.
19:32:27 INFO  : 'ps7_post_config' command is executed.
19:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:28 INFO  : Memory regions updated for context APU
19:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:28 INFO  : 'con' command is executed.
19:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:32:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:35:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:35:56 INFO  : Disconnected from the channel tcfchan#21.
20:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:35:57 INFO  : 'fpga -state' command is executed.
20:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:35:58 INFO  : 'jtag frequency' command is executed.
20:35:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:35:58 INFO  : Context for 'APU' is selected.
20:36:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:36:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:01 INFO  : Context for 'APU' is selected.
20:36:01 INFO  : 'stop' command is executed.
20:36:02 INFO  : 'ps7_init' command is executed.
20:36:02 INFO  : 'ps7_post_config' command is executed.
20:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:02 INFO  : Memory regions updated for context APU
20:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:03 INFO  : 'con' command is executed.
20:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:36:03 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:36:49 INFO  : Disconnected from the channel tcfchan#22.
20:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:36:51 INFO  : 'jtag frequency' command is executed.
20:36:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:51 INFO  : Context for 'APU' is selected.
20:36:51 INFO  : System reset is completed.
20:36:54 INFO  : 'after 3000' command is executed.
20:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:36:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:36:56 INFO  : Context for 'APU' is selected.
20:36:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:59 INFO  : Context for 'APU' is selected.
20:36:59 INFO  : 'ps7_init' command is executed.
20:36:59 INFO  : 'ps7_post_config' command is executed.
20:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:00 INFO  : Memory regions updated for context APU
20:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:00 INFO  : 'con' command is executed.
20:37:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:37:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:44:52 INFO  : Disconnected from the channel tcfchan#23.
20:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:44:54 INFO  : 'jtag frequency' command is executed.
20:44:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:54 INFO  : Context for 'APU' is selected.
20:44:54 INFO  : System reset is completed.
20:44:57 INFO  : 'after 3000' command is executed.
20:44:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:44:59 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:44:59 INFO  : Context for 'APU' is selected.
20:45:02 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:45:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:02 INFO  : Context for 'APU' is selected.
20:45:03 INFO  : 'ps7_init' command is executed.
20:45:03 INFO  : 'ps7_post_config' command is executed.
20:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:03 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:03 INFO  : Memory regions updated for context APU
20:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:03 INFO  : 'con' command is executed.
20:45:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:45:03 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:47:26 INFO  : Disconnected from the channel tcfchan#24.
20:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:47:28 INFO  : 'jtag frequency' command is executed.
20:47:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:28 INFO  : Context for 'APU' is selected.
20:47:28 INFO  : System reset is completed.
20:47:31 INFO  : 'after 3000' command is executed.
20:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:47:33 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:47:34 INFO  : Context for 'APU' is selected.
20:47:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:36 INFO  : Context for 'APU' is selected.
20:47:36 INFO  : 'ps7_init' command is executed.
20:47:36 INFO  : 'ps7_post_config' command is executed.
20:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:37 INFO  : Memory regions updated for context APU
20:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:37 INFO  : 'con' command is executed.
20:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:47:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:48:08 INFO  : Disconnected from the channel tcfchan#25.
20:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:48:09 INFO  : 'jtag frequency' command is executed.
20:48:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:09 INFO  : Context for 'APU' is selected.
20:48:09 INFO  : System reset is completed.
20:48:12 INFO  : 'after 3000' command is executed.
20:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:48:15 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:48:15 INFO  : Context for 'APU' is selected.
20:48:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:17 INFO  : Context for 'APU' is selected.
20:48:18 INFO  : 'ps7_init' command is executed.
20:48:18 INFO  : 'ps7_post_config' command is executed.
20:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:18 INFO  : Memory regions updated for context APU
20:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:18 INFO  : 'con' command is executed.
20:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:48:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:53:45 INFO  : Disconnected from the channel tcfchan#26.
20:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:53:46 INFO  : 'jtag frequency' command is executed.
20:53:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:47 INFO  : Context for 'APU' is selected.
20:53:47 INFO  : System reset is completed.
20:53:50 INFO  : 'after 3000' command is executed.
20:53:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:53:52 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:53:52 INFO  : Context for 'APU' is selected.
20:53:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:55 INFO  : Context for 'APU' is selected.
20:53:55 INFO  : 'ps7_init' command is executed.
20:53:55 INFO  : 'ps7_post_config' command is executed.
20:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:55 INFO  : Memory regions updated for context APU
20:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:56 INFO  : 'con' command is executed.
20:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:53:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:55:39 INFO  : Disconnected from the channel tcfchan#27.
20:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:55:40 INFO  : 'jtag frequency' command is executed.
20:55:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:40 INFO  : Context for 'APU' is selected.
20:55:40 INFO  : System reset is completed.
20:55:43 INFO  : 'after 3000' command is executed.
20:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:55:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:55:46 INFO  : Context for 'APU' is selected.
20:55:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:49 INFO  : Context for 'APU' is selected.
20:55:49 INFO  : 'ps7_init' command is executed.
20:55:49 INFO  : 'ps7_post_config' command is executed.
20:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:50 INFO  : Memory regions updated for context APU
20:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:50 INFO  : 'con' command is executed.
20:55:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:55:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:59:03 INFO  : Disconnected from the channel tcfchan#28.
20:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:59:04 INFO  : 'jtag frequency' command is executed.
20:59:04 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:04 INFO  : Context for 'APU' is selected.
20:59:05 INFO  : System reset is completed.
20:59:08 INFO  : 'after 3000' command is executed.
20:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:59:10 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:59:10 INFO  : Context for 'APU' is selected.
20:59:13 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:13 INFO  : Context for 'APU' is selected.
20:59:14 INFO  : 'ps7_init' command is executed.
20:59:14 INFO  : 'ps7_post_config' command is executed.
20:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:14 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:14 INFO  : Memory regions updated for context APU
20:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:14 INFO  : 'con' command is executed.
20:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:59:14 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:04:19 INFO  : Disconnected from the channel tcfchan#29.
21:04:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:04:20 INFO  : 'jtag frequency' command is executed.
21:04:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:20 INFO  : Context for 'APU' is selected.
21:04:21 INFO  : System reset is completed.
21:04:24 INFO  : 'after 3000' command is executed.
21:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:04:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:04:26 INFO  : Context for 'APU' is selected.
21:04:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:30 INFO  : Context for 'APU' is selected.
21:04:31 INFO  : 'ps7_init' command is executed.
21:04:31 INFO  : 'ps7_post_config' command is executed.
21:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:32 INFO  : Memory regions updated for context APU
21:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:32 INFO  : 'con' command is executed.
21:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:04:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:09:09 INFO  : Disconnected from the channel tcfchan#30.
21:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:09:10 INFO  : 'jtag frequency' command is executed.
21:09:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:10 INFO  : Context for 'APU' is selected.
21:09:10 INFO  : System reset is completed.
21:09:13 INFO  : 'after 3000' command is executed.
21:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:09:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:09:16 INFO  : Context for 'APU' is selected.
21:09:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:09:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:19 INFO  : Context for 'APU' is selected.
21:09:19 INFO  : 'ps7_init' command is executed.
21:09:19 INFO  : 'ps7_post_config' command is executed.
21:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:19 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:20 INFO  : Memory regions updated for context APU
21:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:20 INFO  : 'con' command is executed.
21:09:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:09:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:10:28 INFO  : Disconnected from the channel tcfchan#31.
21:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:10:29 INFO  : 'jtag frequency' command is executed.
21:10:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:29 INFO  : Context for 'APU' is selected.
21:10:29 INFO  : System reset is completed.
21:10:32 INFO  : 'after 3000' command is executed.
21:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:10:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:10:35 INFO  : Context for 'APU' is selected.
21:10:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:10:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:37 INFO  : Context for 'APU' is selected.
21:10:38 INFO  : 'ps7_init' command is executed.
21:10:38 INFO  : 'ps7_post_config' command is executed.
21:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:38 INFO  : Memory regions updated for context APU
21:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:38 INFO  : 'con' command is executed.
21:10:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:10:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:13:32 INFO  : Disconnected from the channel tcfchan#32.
21:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:13:33 INFO  : 'jtag frequency' command is executed.
21:13:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:33 INFO  : Context for 'APU' is selected.
21:13:34 INFO  : System reset is completed.
21:13:37 INFO  : 'after 3000' command is executed.
21:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:13:39 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:13:39 INFO  : Context for 'APU' is selected.
21:13:41 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:42 INFO  : Context for 'APU' is selected.
21:13:42 INFO  : 'ps7_init' command is executed.
21:13:42 INFO  : 'ps7_post_config' command is executed.
21:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:42 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:42 INFO  : Memory regions updated for context APU
21:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:43 INFO  : 'con' command is executed.
21:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:13:43 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:17:32 INFO  : Disconnected from the channel tcfchan#33.
21:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:17:34 INFO  : 'jtag frequency' command is executed.
21:17:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:34 INFO  : Context for 'APU' is selected.
21:17:34 INFO  : System reset is completed.
21:17:37 INFO  : 'after 3000' command is executed.
21:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:17:39 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:17:39 INFO  : Context for 'APU' is selected.
21:17:42 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:17:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:42 INFO  : Context for 'APU' is selected.
21:17:43 INFO  : 'ps7_init' command is executed.
21:17:43 INFO  : 'ps7_post_config' command is executed.
21:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:43 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:43 INFO  : Memory regions updated for context APU
21:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:43 INFO  : 'con' command is executed.
21:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:17:43 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:24:47 INFO  : Disconnected from the channel tcfchan#34.
21:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:24:49 INFO  : 'jtag frequency' command is executed.
21:24:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:49 INFO  : Context for 'APU' is selected.
21:24:49 INFO  : System reset is completed.
21:24:52 INFO  : 'after 3000' command is executed.
21:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:24:54 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:24:55 INFO  : Context for 'APU' is selected.
21:24:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:57 INFO  : Context for 'APU' is selected.
21:24:57 INFO  : 'ps7_init' command is executed.
21:24:57 INFO  : 'ps7_post_config' command is executed.
21:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:58 INFO  : Memory regions updated for context APU
21:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:58 INFO  : 'con' command is executed.
21:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:24:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:27:47 INFO  : Disconnected from the channel tcfchan#35.
21:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:27:48 INFO  : 'jtag frequency' command is executed.
21:27:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:48 INFO  : Context for 'APU' is selected.
21:27:49 INFO  : System reset is completed.
21:27:52 INFO  : 'after 3000' command is executed.
21:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:27:54 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:27:54 INFO  : Context for 'APU' is selected.
21:27:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:27:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:57 INFO  : Context for 'APU' is selected.
21:27:57 INFO  : 'ps7_init' command is executed.
21:27:57 INFO  : 'ps7_post_config' command is executed.
21:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:58 INFO  : Memory regions updated for context APU
21:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:58 INFO  : 'con' command is executed.
21:27:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:27:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:31:12 INFO  : Disconnected from the channel tcfchan#36.
21:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:31:13 INFO  : 'jtag frequency' command is executed.
21:31:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:13 INFO  : Context for 'APU' is selected.
21:31:13 INFO  : System reset is completed.
21:31:16 INFO  : 'after 3000' command is executed.
21:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:31:19 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:31:19 INFO  : Context for 'APU' is selected.
21:31:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:21 INFO  : Context for 'APU' is selected.
21:31:22 INFO  : 'ps7_init' command is executed.
21:31:22 INFO  : 'ps7_post_config' command is executed.
21:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:22 INFO  : Memory regions updated for context APU
21:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:22 INFO  : 'con' command is executed.
21:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:31:22 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:35:23 INFO  : Disconnected from the channel tcfchan#37.
21:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:35:25 INFO  : 'jtag frequency' command is executed.
21:35:25 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:25 INFO  : Context for 'APU' is selected.
21:35:25 INFO  : System reset is completed.
21:35:28 INFO  : 'after 3000' command is executed.
21:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:35:30 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:35:30 INFO  : Context for 'APU' is selected.
21:35:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:35:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:33 INFO  : Context for 'APU' is selected.
21:35:34 INFO  : 'ps7_init' command is executed.
21:35:34 INFO  : 'ps7_post_config' command is executed.
21:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:34 INFO  : Memory regions updated for context APU
21:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:34 INFO  : 'con' command is executed.
21:35:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:35:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:52:50 INFO  : Disconnected from the channel tcfchan#38.
21:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:52:52 INFO  : 'jtag frequency' command is executed.
21:52:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:52 INFO  : Context for 'APU' is selected.
21:52:52 INFO  : System reset is completed.
21:52:55 INFO  : 'after 3000' command is executed.
21:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:52:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:52:57 INFO  : Context for 'APU' is selected.
21:53:00 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:53:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:00 INFO  : Context for 'APU' is selected.
21:53:01 INFO  : 'ps7_init' command is executed.
21:53:01 INFO  : 'ps7_post_config' command is executed.
21:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:01 INFO  : Memory regions updated for context APU
21:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:02 INFO  : 'con' command is executed.
21:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:53:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:54:17 INFO  : Disconnected from the channel tcfchan#39.
21:54:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:54:19 INFO  : 'jtag frequency' command is executed.
21:54:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:19 INFO  : Context for 'APU' is selected.
21:54:19 INFO  : System reset is completed.
21:54:22 INFO  : 'after 3000' command is executed.
21:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:54:24 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:54:25 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:27 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : 'ps7_init' command is executed.
21:54:27 INFO  : 'ps7_post_config' command is executed.
21:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:28 INFO  : Memory regions updated for context APU
21:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:28 INFO  : 'con' command is executed.
21:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:54:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:55:32 INFO  : Disconnected from the channel tcfchan#40.
21:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:55:34 INFO  : 'jtag frequency' command is executed.
21:55:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:34 INFO  : Context for 'APU' is selected.
21:55:34 INFO  : System reset is completed.
21:55:37 INFO  : 'after 3000' command is executed.
21:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:55:40 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:55:40 INFO  : Context for 'APU' is selected.
21:55:42 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:55:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:42 INFO  : Context for 'APU' is selected.
21:55:43 INFO  : 'ps7_init' command is executed.
21:55:43 INFO  : 'ps7_post_config' command is executed.
21:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:43 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:43 INFO  : Memory regions updated for context APU
21:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:43 INFO  : 'con' command is executed.
21:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:55:43 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:56:17 INFO  : Disconnected from the channel tcfchan#41.
21:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:56:18 INFO  : 'jtag frequency' command is executed.
21:56:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:18 INFO  : Context for 'APU' is selected.
21:56:19 INFO  : System reset is completed.
21:56:22 INFO  : 'after 3000' command is executed.
21:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:56:24 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:56:24 INFO  : Context for 'APU' is selected.
21:56:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:27 INFO  : Context for 'APU' is selected.
21:56:27 INFO  : 'ps7_init' command is executed.
21:56:27 INFO  : 'ps7_post_config' command is executed.
21:56:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:28 INFO  : Memory regions updated for context APU
21:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:28 INFO  : 'con' command is executed.
21:56:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:56:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:57:02 INFO  : Disconnected from the channel tcfchan#42.
21:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:57:04 INFO  : 'jtag frequency' command is executed.
21:57:04 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:04 INFO  : Context for 'APU' is selected.
21:57:04 INFO  : System reset is completed.
21:57:07 INFO  : 'after 3000' command is executed.
21:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:57:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:57:10 INFO  : Context for 'APU' is selected.
21:57:12 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:57:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:12 INFO  : Context for 'APU' is selected.
21:57:13 INFO  : 'ps7_init' command is executed.
21:57:13 INFO  : 'ps7_post_config' command is executed.
21:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:13 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:13 INFO  : Memory regions updated for context APU
21:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:13 INFO  : 'con' command is executed.
21:57:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:57:13 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:57:58 INFO  : Disconnected from the channel tcfchan#43.
21:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:57:59 INFO  : 'jtag frequency' command is executed.
21:57:59 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:59 INFO  : Context for 'APU' is selected.
21:57:59 INFO  : System reset is completed.
21:58:02 INFO  : 'after 3000' command is executed.
21:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:58:05 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:58:05 INFO  : Context for 'APU' is selected.
21:58:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:08 INFO  : Context for 'APU' is selected.
21:58:08 INFO  : 'ps7_init' command is executed.
21:58:08 INFO  : 'ps7_post_config' command is executed.
21:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:08 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:09 INFO  : Memory regions updated for context APU
21:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:09 INFO  : 'con' command is executed.
21:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:58:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:59:13 INFO  : Disconnected from the channel tcfchan#44.
21:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:59:15 INFO  : 'jtag frequency' command is executed.
21:59:15 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:15 INFO  : Context for 'APU' is selected.
21:59:15 INFO  : System reset is completed.
21:59:18 INFO  : 'after 3000' command is executed.
21:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:59:20 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:59:20 INFO  : Context for 'APU' is selected.
21:59:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:23 INFO  : Context for 'APU' is selected.
21:59:24 INFO  : 'ps7_init' command is executed.
21:59:24 INFO  : 'ps7_post_config' command is executed.
21:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:24 INFO  : Memory regions updated for context APU
21:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:24 INFO  : 'con' command is executed.
21:59:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:59:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:03:42 INFO  : Disconnected from the channel tcfchan#45.
22:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:03:44 INFO  : 'jtag frequency' command is executed.
22:03:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:44 INFO  : Context for 'APU' is selected.
22:03:44 INFO  : System reset is completed.
22:03:47 INFO  : 'after 3000' command is executed.
22:03:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:03:49 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:03:49 INFO  : Context for 'APU' is selected.
22:03:52 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:52 INFO  : Context for 'APU' is selected.
22:03:52 INFO  : 'ps7_init' command is executed.
22:03:52 INFO  : 'ps7_post_config' command is executed.
22:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:53 INFO  : Memory regions updated for context APU
22:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:53 INFO  : 'con' command is executed.
22:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:03:53 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:04:51 INFO  : Disconnected from the channel tcfchan#46.
22:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:04:53 INFO  : 'jtag frequency' command is executed.
22:04:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:53 INFO  : Context for 'APU' is selected.
22:04:53 INFO  : System reset is completed.
22:04:56 INFO  : 'after 3000' command is executed.
22:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:04:58 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:04:59 INFO  : Context for 'APU' is selected.
22:05:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:01 INFO  : Context for 'APU' is selected.
22:05:02 INFO  : 'ps7_init' command is executed.
22:05:02 INFO  : 'ps7_post_config' command is executed.
22:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:02 INFO  : Memory regions updated for context APU
22:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:03 INFO  : 'con' command is executed.
22:05:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:05:03 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:12:19 INFO  : Disconnected from the channel tcfchan#47.
22:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:12:21 INFO  : 'jtag frequency' command is executed.
22:12:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:21 INFO  : Context for 'APU' is selected.
22:12:21 INFO  : System reset is completed.
22:12:24 INFO  : 'after 3000' command is executed.
22:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:12:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:12:27 INFO  : Context for 'APU' is selected.
22:12:29 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:29 INFO  : Context for 'APU' is selected.
22:12:29 INFO  : 'ps7_init' command is executed.
22:12:29 INFO  : 'ps7_post_config' command is executed.
22:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:30 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:30 INFO  : Memory regions updated for context APU
22:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:30 INFO  : 'con' command is executed.
22:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:12:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:14:19 INFO  : Disconnected from the channel tcfchan#48.
22:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:14:20 INFO  : 'jtag frequency' command is executed.
22:14:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:14:20 INFO  : Context for 'APU' is selected.
22:14:20 INFO  : System reset is completed.
22:14:23 INFO  : 'after 3000' command is executed.
22:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:14:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:14:26 INFO  : Context for 'APU' is selected.
22:14:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:14:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:28 INFO  : Context for 'APU' is selected.
22:14:29 INFO  : 'ps7_init' command is executed.
22:14:29 INFO  : 'ps7_post_config' command is executed.
22:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:29 INFO  : Memory regions updated for context APU
22:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:29 INFO  : 'con' command is executed.
22:14:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:14:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:19:43 INFO  : Disconnected from the channel tcfchan#49.
22:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:19:44 INFO  : 'jtag frequency' command is executed.
22:19:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:44 INFO  : Context for 'APU' is selected.
22:19:44 INFO  : System reset is completed.
22:19:47 INFO  : 'after 3000' command is executed.
22:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:19:50 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:19:50 INFO  : Context for 'APU' is selected.
22:19:52 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:19:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:52 INFO  : Context for 'APU' is selected.
22:19:53 INFO  : 'ps7_init' command is executed.
22:19:53 INFO  : 'ps7_post_config' command is executed.
22:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:53 INFO  : Memory regions updated for context APU
22:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:53 INFO  : 'con' command is executed.
22:19:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:19:53 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:22:28 INFO  : Disconnected from the channel tcfchan#50.
22:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:22:29 INFO  : 'jtag frequency' command is executed.
22:22:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:29 INFO  : Context for 'APU' is selected.
22:22:29 INFO  : System reset is completed.
22:22:32 INFO  : 'after 3000' command is executed.
22:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:22:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:22:35 INFO  : Context for 'APU' is selected.
22:22:38 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:38 INFO  : Context for 'APU' is selected.
22:22:39 INFO  : 'ps7_init' command is executed.
22:22:39 INFO  : 'ps7_post_config' command is executed.
22:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:39 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:39 INFO  : Memory regions updated for context APU
22:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:39 INFO  : 'con' command is executed.
22:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:22:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:25:09 INFO  : Disconnected from the channel tcfchan#51.
22:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:25:11 INFO  : 'jtag frequency' command is executed.
22:25:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:11 INFO  : Context for 'APU' is selected.
22:25:11 INFO  : System reset is completed.
22:25:14 INFO  : 'after 3000' command is executed.
22:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:25:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:25:17 INFO  : Context for 'APU' is selected.
22:25:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:25:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:19 INFO  : Context for 'APU' is selected.
22:25:20 INFO  : 'ps7_init' command is executed.
22:25:20 INFO  : 'ps7_post_config' command is executed.
22:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:20 INFO  : Memory regions updated for context APU
22:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:20 INFO  : 'con' command is executed.
22:25:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:25:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:27:39 INFO  : Disconnected from the channel tcfchan#52.
12:11:26 INFO  : Registering command handlers for SDK TCF services
12:11:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
12:11:34 INFO  : XSCT server has started successfully.
12:11:39 INFO  : Successfully done setting XSCT server connection channel  
12:11:39 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
12:11:39 INFO  : Successfully done setting SDK workspace  
12:11:39 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
12:22:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543000601710,  Project:1542491352299
12:22:29 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:22:37 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
12:22:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:22:47 INFO  : 
12:22:48 INFO  : Updating hardware inferred compiler options for Vision.
12:22:48 INFO  : Clearing existing target manager status.
12:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:28:13 INFO  : 'jtag frequency' command is executed.
12:28:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:14 INFO  : Context for 'APU' is selected.
12:28:14 INFO  : System reset is completed.
12:28:17 INFO  : 'after 3000' command is executed.
12:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:28:20 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
12:28:21 INFO  : Context for 'APU' is selected.
12:28:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:21 INFO  : Context for 'APU' is selected.
12:28:22 INFO  : 'ps7_init' command is executed.
12:28:22 INFO  : 'ps7_post_config' command is executed.
12:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:22 INFO  : Memory regions updated for context APU
12:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:23 INFO  : 'con' command is executed.
12:28:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:28:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:43:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543005796398,  Project:1543000601710
13:43:41 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:43:52 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
13:43:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:44:02 INFO  : 
13:44:03 INFO  : Updating hardware inferred compiler options for Vision.
13:44:03 INFO  : Clearing existing target manager status.
13:44:03 INFO  : Closing and re-opening the MSS file of ther project Vision_bsp
13:44:40 INFO  : Disconnected from the channel tcfchan#1.
13:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:45:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:45:04 INFO  : 'jtag frequency' command is executed.
13:45:04 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:04 INFO  : Context for 'APU' is selected.
13:45:04 INFO  : System reset is completed.
13:45:07 INFO  : 'after 3000' command is executed.
13:45:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:45:10 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:45:10 INFO  : Context for 'APU' is selected.
13:45:10 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:45:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:10 INFO  : Context for 'APU' is selected.
13:45:10 INFO  : 'ps7_init' command is executed.
13:45:10 INFO  : 'ps7_post_config' command is executed.
13:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:11 INFO  : Memory regions updated for context APU
13:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:11 INFO  : 'con' command is executed.
13:45:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:45:11 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:12:53 INFO  : Disconnected from the channel tcfchan#2.
14:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:12:54 INFO  : 'jtag frequency' command is executed.
14:12:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:54 INFO  : Context for 'APU' is selected.
14:12:55 INFO  : System reset is completed.
14:12:58 INFO  : 'after 3000' command is executed.
14:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:13:00 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:13:00 INFO  : Context for 'APU' is selected.
14:13:00 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:13:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:00 INFO  : Context for 'APU' is selected.
14:13:01 INFO  : 'ps7_init' command is executed.
14:13:01 INFO  : 'ps7_post_config' command is executed.
14:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:01 INFO  : Memory regions updated for context APU
14:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:02 INFO  : 'con' command is executed.
14:13:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:13:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:14:35 INFO  : Disconnected from the channel tcfchan#3.
14:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:14:36 INFO  : 'jtag frequency' command is executed.
14:14:36 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:36 INFO  : Context for 'APU' is selected.
14:14:36 INFO  : System reset is completed.
14:14:39 INFO  : 'after 3000' command is executed.
14:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:14:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:14:42 INFO  : Context for 'APU' is selected.
14:14:42 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:42 INFO  : Context for 'APU' is selected.
14:14:43 INFO  : 'ps7_init' command is executed.
14:14:43 INFO  : 'ps7_post_config' command is executed.
14:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:43 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:43 INFO  : Memory regions updated for context APU
14:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:43 INFO  : 'con' command is executed.
14:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:14:43 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:31:10 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 534 xsdb eval "disconnect tcfchan#4"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:838)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:185)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:327)
09:58:38 INFO  : Registering command handlers for SDK TCF services
09:58:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
09:58:46 INFO  : XSCT server has started successfully.
09:58:52 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
09:58:52 INFO  : Successfully done setting XSCT server connection channel  
09:58:52 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
09:58:52 INFO  : Successfully done setting SDK workspace  
11:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:13:11 INFO  : 'jtag frequency' command is executed.
11:13:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:13:12 INFO  : Context for 'APU' is selected.
11:13:13 INFO  : System reset is completed.
11:13:16 INFO  : 'after 3000' command is executed.
11:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:13:20 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:13:21 INFO  : Context for 'APU' is selected.
11:13:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:13:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:21 INFO  : Context for 'APU' is selected.
11:13:22 INFO  : 'ps7_init' command is executed.
11:13:22 INFO  : 'ps7_post_config' command is executed.
11:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:23 INFO  : Memory regions updated for context APU
11:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:23 INFO  : 'con' command is executed.
11:13:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:13:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:15:57 INFO  : Disconnected from the channel tcfchan#1.
11:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:15:59 INFO  : 'jtag frequency' command is executed.
11:15:59 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:15:59 INFO  : Context for 'APU' is selected.
11:15:59 INFO  : System reset is completed.
11:16:02 INFO  : 'after 3000' command is executed.
11:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:16:05 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:16:05 INFO  : Context for 'APU' is selected.
11:16:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:09 INFO  : Context for 'APU' is selected.
11:16:11 INFO  : 'ps7_init' command is executed.
11:16:11 INFO  : 'ps7_post_config' command is executed.
11:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:11 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:11 INFO  : Memory regions updated for context APU
11:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:11 INFO  : 'con' command is executed.
11:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:16:11 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:18:07 INFO  : Disconnected from the channel tcfchan#2.
11:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:18:10 INFO  : 'jtag frequency' command is executed.
11:18:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:10 INFO  : Context for 'APU' is selected.
11:18:10 INFO  : System reset is completed.
11:18:13 INFO  : 'after 3000' command is executed.
11:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:18:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:18:16 INFO  : Context for 'APU' is selected.
11:18:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:18:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:19 INFO  : Context for 'APU' is selected.
11:18:20 INFO  : 'ps7_init' command is executed.
11:18:20 INFO  : 'ps7_post_config' command is executed.
11:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:20 INFO  : Memory regions updated for context APU
11:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:20 INFO  : 'con' command is executed.
11:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:18:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:34:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543084404678,  Project:1543005796398
11:34:02 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:34:10 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
11:34:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:34:23 INFO  : 
11:34:24 INFO  : Updating hardware inferred compiler options for Vision.
11:34:24 INFO  : Clearing existing target manager status.
11:35:10 INFO  : Disconnected from the channel tcfchan#3.
11:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:35:13 INFO  : 'jtag frequency' command is executed.
11:35:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:13 INFO  : Context for 'APU' is selected.
11:35:13 INFO  : System reset is completed.
11:35:16 INFO  : 'after 3000' command is executed.
11:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:35:19 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:35:19 INFO  : Context for 'APU' is selected.
11:35:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:35:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:19 INFO  : Context for 'APU' is selected.
11:35:19 INFO  : 'ps7_init' command is executed.
11:35:20 INFO  : 'ps7_post_config' command is executed.
11:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:20 INFO  : Memory regions updated for context APU
11:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:20 INFO  : 'con' command is executed.
11:35:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:35:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:35:56 INFO  : Disconnected from the channel tcfchan#4.
11:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:35:58 INFO  : 'jtag frequency' command is executed.
11:35:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:58 INFO  : Context for 'APU' is selected.
11:35:58 INFO  : System reset is completed.
11:36:01 INFO  : 'after 3000' command is executed.
11:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:36:04 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:36:04 INFO  : Context for 'APU' is selected.
11:36:07 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:07 INFO  : Context for 'APU' is selected.
11:36:08 INFO  : 'ps7_init' command is executed.
11:36:08 INFO  : 'ps7_post_config' command is executed.
11:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:08 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:08 INFO  : Memory regions updated for context APU
11:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:09 INFO  : 'con' command is executed.
11:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:36:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:36:51 INFO  : Disconnected from the channel tcfchan#5.
11:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:36:53 INFO  : 'jtag frequency' command is executed.
11:36:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:53 INFO  : Context for 'APU' is selected.
11:36:53 INFO  : System reset is completed.
11:36:56 INFO  : 'after 3000' command is executed.
11:36:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:36:59 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:36:59 INFO  : Context for 'APU' is selected.
11:36:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:59 INFO  : Context for 'APU' is selected.
11:37:00 INFO  : 'ps7_init' command is executed.
11:37:00 INFO  : 'ps7_post_config' command is executed.
11:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:00 INFO  : Memory regions updated for context APU
11:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:01 INFO  : 'con' command is executed.
11:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:37:01 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:39:50 INFO  : Disconnected from the channel tcfchan#6.
11:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:39:52 INFO  : 'jtag frequency' command is executed.
11:39:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:52 INFO  : Context for 'APU' is selected.
11:39:52 INFO  : System reset is completed.
11:39:55 INFO  : 'after 3000' command is executed.
11:39:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:39:58 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:39:58 INFO  : Context for 'APU' is selected.
11:39:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:59 INFO  : Context for 'APU' is selected.
11:39:59 INFO  : 'ps7_init' command is executed.
11:39:59 INFO  : 'ps7_post_config' command is executed.
11:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:00 INFO  : Memory regions updated for context APU
11:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:00 INFO  : 'con' command is executed.
11:40:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:40:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:44:04 INFO  : Disconnected from the channel tcfchan#7.
11:44:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:44:06 INFO  : 'jtag frequency' command is executed.
11:44:06 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:06 INFO  : Context for 'APU' is selected.
11:44:06 INFO  : System reset is completed.
11:44:09 INFO  : 'after 3000' command is executed.
11:44:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:44:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:44:13 INFO  : Context for 'APU' is selected.
11:44:13 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:44:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:13 INFO  : Context for 'APU' is selected.
11:44:14 INFO  : 'ps7_init' command is executed.
11:44:14 INFO  : 'ps7_post_config' command is executed.
11:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:14 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:14 INFO  : Memory regions updated for context APU
11:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:15 INFO  : 'con' command is executed.
11:44:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:44:15 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:48:26 INFO  : Disconnected from the channel tcfchan#8.
11:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:48:27 INFO  : 'jtag frequency' command is executed.
11:48:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:28 INFO  : Context for 'APU' is selected.
11:48:28 INFO  : System reset is completed.
11:48:31 INFO  : 'after 3000' command is executed.
11:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:48:34 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:48:34 INFO  : Context for 'APU' is selected.
11:48:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:34 INFO  : Context for 'APU' is selected.
11:48:35 INFO  : 'ps7_init' command is executed.
11:48:35 INFO  : 'ps7_post_config' command is executed.
11:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:35 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:35 INFO  : Memory regions updated for context APU
11:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:35 INFO  : 'con' command is executed.
11:48:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:48:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:05:00 INFO  : Disconnected from the channel tcfchan#9.
12:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:05:02 INFO  : 'jtag frequency' command is executed.
12:05:02 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:02 INFO  : Context for 'APU' is selected.
12:05:02 INFO  : System reset is completed.
12:05:05 INFO  : 'after 3000' command is executed.
12:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:05:08 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
12:05:08 INFO  : Context for 'APU' is selected.
12:05:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:08 INFO  : Context for 'APU' is selected.
12:05:09 INFO  : 'ps7_init' command is executed.
12:05:09 INFO  : 'ps7_post_config' command is executed.
12:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:10 INFO  : Memory regions updated for context APU
12:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:10 INFO  : 'con' command is executed.
12:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:05:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:19:08 INFO  : Disconnected from the channel tcfchan#10.
14:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:19:10 INFO  : 'jtag frequency' command is executed.
14:19:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:10 INFO  : Context for 'APU' is selected.
14:19:10 INFO  : System reset is completed.
14:19:13 INFO  : 'after 3000' command is executed.
14:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:19:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:19:16 INFO  : Context for 'APU' is selected.
14:19:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:16 INFO  : Context for 'APU' is selected.
14:19:16 INFO  : 'ps7_init' command is executed.
14:19:16 INFO  : 'ps7_post_config' command is executed.
14:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:17 INFO  : Memory regions updated for context APU
14:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:17 INFO  : 'con' command is executed.
14:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:19:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:52:20 INFO  : Disconnected from the channel tcfchan#11.
14:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:52:22 INFO  : 'jtag frequency' command is executed.
14:52:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:22 INFO  : Context for 'APU' is selected.
14:52:22 INFO  : System reset is completed.
14:52:25 INFO  : 'after 3000' command is executed.
14:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:52:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:52:28 INFO  : Context for 'APU' is selected.
14:52:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:28 INFO  : Context for 'APU' is selected.
14:52:28 INFO  : 'ps7_init' command is executed.
14:52:28 INFO  : 'ps7_post_config' command is executed.
14:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:29 INFO  : Memory regions updated for context APU
14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:29 INFO  : 'con' command is executed.
14:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:52:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:36:17 INFO  : Disconnected from the channel tcfchan#12.
15:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:36:19 INFO  : 'jtag frequency' command is executed.
15:36:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:19 INFO  : Context for 'APU' is selected.
15:36:19 INFO  : System reset is completed.
15:36:22 INFO  : 'after 3000' command is executed.
15:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:36:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
15:36:25 INFO  : Context for 'APU' is selected.
15:36:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:25 INFO  : Context for 'APU' is selected.
15:36:25 INFO  : 'ps7_init' command is executed.
15:36:25 INFO  : 'ps7_post_config' command is executed.
15:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:26 INFO  : Memory regions updated for context APU
15:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:26 INFO  : 'con' command is executed.
15:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:36:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:38:35 INFO  : Disconnected from the channel tcfchan#13.
15:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:38:37 INFO  : 'jtag frequency' command is executed.
15:38:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:37 INFO  : Context for 'APU' is selected.
15:38:37 INFO  : System reset is completed.
15:38:40 INFO  : 'after 3000' command is executed.
15:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:38:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
15:38:43 INFO  : Context for 'APU' is selected.
15:38:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:43 INFO  : Context for 'APU' is selected.
15:38:43 INFO  : 'ps7_init' command is executed.
15:38:43 INFO  : 'ps7_post_config' command is executed.
15:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:44 INFO  : Memory regions updated for context APU
15:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:44 INFO  : 'con' command is executed.
15:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:38:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:42:35 INFO  : Disconnected from the channel tcfchan#14.
15:42:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:42:37 INFO  : 'jtag frequency' command is executed.
15:42:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:37 INFO  : Context for 'APU' is selected.
15:42:37 INFO  : System reset is completed.
15:42:40 INFO  : 'after 3000' command is executed.
15:42:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:42:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
15:42:42 INFO  : Context for 'APU' is selected.
15:42:42 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:43 INFO  : Context for 'APU' is selected.
15:42:43 INFO  : 'ps7_init' command is executed.
15:42:43 INFO  : 'ps7_post_config' command is executed.
15:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:44 INFO  : Memory regions updated for context APU
15:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:44 INFO  : 'con' command is executed.
15:42:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:42:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:43:47 INFO  : Disconnected from the channel tcfchan#15.
15:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:43:48 INFO  : 'jtag frequency' command is executed.
15:43:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:49 INFO  : Context for 'APU' is selected.
15:43:49 INFO  : System reset is completed.
15:43:52 INFO  : 'after 3000' command is executed.
15:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:43:54 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
15:43:54 INFO  : Context for 'APU' is selected.
15:43:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:54 INFO  : Context for 'APU' is selected.
15:43:55 INFO  : 'ps7_init' command is executed.
15:43:55 INFO  : 'ps7_post_config' command is executed.
15:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:55 INFO  : Memory regions updated for context APU
15:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:56 INFO  : 'con' command is executed.
15:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:43:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:51:12 INFO  : Disconnected from the channel tcfchan#16.
15:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:51:14 INFO  : 'jtag frequency' command is executed.
15:51:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:14 INFO  : Context for 'APU' is selected.
15:51:14 INFO  : System reset is completed.
15:51:17 INFO  : 'after 3000' command is executed.
15:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:51:19 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
15:51:19 INFO  : Context for 'APU' is selected.
15:51:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:19 INFO  : Context for 'APU' is selected.
15:51:20 INFO  : 'ps7_init' command is executed.
15:51:20 INFO  : 'ps7_post_config' command is executed.
15:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:21 INFO  : Memory regions updated for context APU
15:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:21 INFO  : 'con' command is executed.
15:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:51:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:35:55 INFO  : Disconnected from the channel tcfchan#17.
16:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:35:56 INFO  : 'jtag frequency' command is executed.
16:35:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:56 INFO  : Context for 'APU' is selected.
16:35:57 INFO  : System reset is completed.
16:36:00 INFO  : 'after 3000' command is executed.
16:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:36:02 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:36:02 INFO  : Context for 'APU' is selected.
16:36:02 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:02 INFO  : Context for 'APU' is selected.
16:36:03 INFO  : 'ps7_init' command is executed.
16:36:03 INFO  : 'ps7_post_config' command is executed.
16:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:03 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:03 INFO  : Memory regions updated for context APU
16:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:04 INFO  : 'con' command is executed.
16:36:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:36:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:58:33 INFO  : Disconnected from the channel tcfchan#18.
16:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:58:34 INFO  : 'jtag frequency' command is executed.
16:58:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:34 INFO  : Context for 'APU' is selected.
16:58:34 INFO  : System reset is completed.
16:58:37 INFO  : 'after 3000' command is executed.
16:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:58:40 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:58:40 INFO  : Context for 'APU' is selected.
16:58:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:40 INFO  : Context for 'APU' is selected.
16:58:41 INFO  : 'ps7_init' command is executed.
16:58:41 INFO  : 'ps7_post_config' command is executed.
16:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:41 INFO  : Memory regions updated for context APU
16:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:41 INFO  : 'con' command is executed.
16:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:58:41 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:59:09 INFO  : Disconnected from the channel tcfchan#19.
16:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:59:11 INFO  : 'jtag frequency' command is executed.
16:59:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:11 INFO  : Context for 'APU' is selected.
16:59:11 INFO  : System reset is completed.
16:59:14 INFO  : 'after 3000' command is executed.
16:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:59:17 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:59:17 INFO  : Context for 'APU' is selected.
16:59:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:59:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:17 INFO  : Context for 'APU' is selected.
16:59:17 INFO  : 'ps7_init' command is executed.
16:59:17 INFO  : 'ps7_post_config' command is executed.
16:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:18 INFO  : Memory regions updated for context APU
16:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:18 INFO  : 'con' command is executed.
16:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:59:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:12:38 INFO  : Disconnected from the channel tcfchan#20.
17:12:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:12:39 INFO  : 'jtag frequency' command is executed.
17:12:39 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:39 INFO  : Context for 'APU' is selected.
17:12:39 INFO  : System reset is completed.
17:12:42 INFO  : 'after 3000' command is executed.
17:12:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:12:45 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:12:45 INFO  : Context for 'APU' is selected.
17:12:45 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:45 INFO  : Context for 'APU' is selected.
17:12:46 INFO  : 'ps7_init' command is executed.
17:12:46 INFO  : 'ps7_post_config' command is executed.
17:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:46 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:46 INFO  : Memory regions updated for context APU
17:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:46 INFO  : 'con' command is executed.
17:12:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:12:46 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:27:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543109179999,  Project:1543084404678
18:27:20 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:27:27 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
18:27:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:27:39 INFO  : 
18:27:40 INFO  : Updating hardware inferred compiler options for Vision.
18:27:41 INFO  : Clearing existing target manager status.
18:27:41 INFO  : Closing and re-opening the MSS file of ther project Vision_bsp
18:34:41 INFO  : Disconnected from the channel tcfchan#21.
18:34:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:35:04 INFO  : 'jtag frequency' command is executed.
18:35:04 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:04 INFO  : Context for 'APU' is selected.
18:35:04 INFO  : System reset is completed.
18:35:07 INFO  : 'after 3000' command is executed.
18:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:35:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:35:10 INFO  : Context for 'APU' is selected.
18:35:10 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:35:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:10 INFO  : Context for 'APU' is selected.
18:35:10 INFO  : 'ps7_init' command is executed.
18:35:10 INFO  : 'ps7_post_config' command is executed.
18:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:11 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:11 INFO  : Memory regions updated for context APU
18:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:11 INFO  : 'con' command is executed.
18:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:35:11 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:35:50 INFO  : Disconnected from the channel tcfchan#22.
18:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:35:51 INFO  : 'jtag frequency' command is executed.
18:35:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:51 INFO  : Context for 'APU' is selected.
18:35:52 INFO  : System reset is completed.
18:35:55 INFO  : 'after 3000' command is executed.
18:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:35:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:35:57 INFO  : Context for 'APU' is selected.
18:35:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:57 INFO  : Context for 'APU' is selected.
18:35:58 INFO  : 'ps7_init' command is executed.
18:35:58 INFO  : 'ps7_post_config' command is executed.
18:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:58 INFO  : Memory regions updated for context APU
18:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:59 INFO  : 'con' command is executed.
18:35:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:35:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:36:48 INFO  : Disconnected from the channel tcfchan#23.
18:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:36:49 INFO  : 'jtag frequency' command is executed.
18:36:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:49 INFO  : Context for 'APU' is selected.
18:36:49 INFO  : System reset is completed.
18:36:52 INFO  : 'after 3000' command is executed.
18:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:36:55 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:36:55 INFO  : Context for 'APU' is selected.
18:36:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:55 INFO  : Context for 'APU' is selected.
18:36:56 INFO  : 'ps7_init' command is executed.
18:36:56 INFO  : 'ps7_post_config' command is executed.
18:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:56 INFO  : Memory regions updated for context APU
18:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:56 INFO  : 'con' command is executed.
18:36:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:36:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:38:28 INFO  : Disconnected from the channel tcfchan#24.
18:38:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:38:29 INFO  : 'jtag frequency' command is executed.
18:38:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:29 INFO  : Context for 'APU' is selected.
18:38:29 INFO  : System reset is completed.
18:38:32 INFO  : 'after 3000' command is executed.
18:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:38:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:38:35 INFO  : Context for 'APU' is selected.
18:38:35 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:35 INFO  : Context for 'APU' is selected.
18:38:36 INFO  : 'ps7_init' command is executed.
18:38:36 INFO  : 'ps7_post_config' command is executed.
18:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:36 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:36 INFO  : Memory regions updated for context APU
18:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:36 INFO  : 'con' command is executed.
18:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:38:36 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:40:08 INFO  : Disconnected from the channel tcfchan#25.
18:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:40:10 INFO  : 'jtag frequency' command is executed.
18:40:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:10 INFO  : Context for 'APU' is selected.
18:40:10 INFO  : System reset is completed.
18:40:13 INFO  : 'after 3000' command is executed.
18:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:40:15 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:40:15 INFO  : Context for 'APU' is selected.
18:40:15 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:16 INFO  : Context for 'APU' is selected.
18:40:16 INFO  : 'ps7_init' command is executed.
18:40:16 INFO  : 'ps7_post_config' command is executed.
18:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:17 INFO  : Memory regions updated for context APU
18:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:17 INFO  : 'con' command is executed.
18:40:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:40:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:40:52 INFO  : Disconnected from the channel tcfchan#26.
18:40:52 WARN  : channel "tcfchan#26" closed
18:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:40:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:40:54 INFO  : 'jtag frequency' command is executed.
18:40:54 INFO  : 'jtag frequency' command is executed.
18:40:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:54 INFO  : Context for 'APU' is selected.
18:40:54 INFO  : Context for 'APU' is selected.
18:40:54 INFO  : System reset is completed.
18:40:54 INFO  : System reset is completed.
18:40:57 INFO  : 'after 3000' command is executed.
18:41:00 INFO  : 'after 3000' command is executed.
18:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:41:22 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:41:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:42:00 INFO  : 'jtag frequency' command is executed.
18:42:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:00 INFO  : Context for 'APU' is selected.
18:42:00 INFO  : System reset is completed.
18:42:03 INFO  : 'after 3000' command is executed.
18:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:42:24 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:42:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:42:26 INFO  : Context for 'APU' is selected.
18:42:26 INFO  : Context for 'APU' is selected.
18:42:26 INFO  : Context for 'APU' is selected.
18:42:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:42:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:42:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:26 INFO  : Context for 'APU' is selected.
18:42:26 INFO  : Context for 'APU' is selected.
18:42:27 INFO  : Context for 'APU' is selected.
18:42:27 INFO  : 'ps7_init' command is executed.
18:42:28 INFO  : 'ps7_init' command is executed.
18:42:28 INFO  : 'ps7_init' command is executed.
18:42:28 INFO  : 'ps7_post_config' command is executed.
18:42:28 INFO  : 'ps7_post_config' command is executed.
18:42:28 INFO  : 'ps7_post_config' command is executed.
18:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:30 INFO  : Memory regions updated for context APU
18:42:30 INFO  : Memory regions updated for context APU
18:42:30 INFO  : Memory regions updated for context APU
18:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:30 INFO  : 'con' command is executed.
18:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:42:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:42:30 ERROR : Already running
18:42:30 ERROR : Already running
18:42:30 INFO  : Disconnected from the channel tcfchan#27.
18:42:38 WARN  : channel "tcfchan#27" closed
18:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:42:40 INFO  : 'jtag frequency' command is executed.
18:42:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:40 INFO  : Context for 'APU' is selected.
18:42:40 INFO  : System reset is completed.
18:42:43 INFO  : 'after 3000' command is executed.
18:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:42:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:42:46 INFO  : Context for 'APU' is selected.
18:42:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:46 INFO  : Context for 'APU' is selected.
18:42:46 INFO  : 'ps7_init' command is executed.
18:42:46 INFO  : 'ps7_post_config' command is executed.
18:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:47 INFO  : Memory regions updated for context APU
18:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:47 INFO  : 'con' command is executed.
18:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:42:47 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:53:13 INFO  : Disconnected from the channel tcfchan#28.
18:53:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:53:47 INFO  : 'jtag frequency' command is executed.
18:53:47 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:47 INFO  : Context for 'APU' is selected.
18:53:47 INFO  : System reset is completed.
18:53:50 INFO  : 'after 3000' command is executed.
18:53:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:53:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:53:53 INFO  : Context for 'APU' is selected.
18:53:53 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:53:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:53 INFO  : Context for 'APU' is selected.
18:53:54 INFO  : 'ps7_init' command is executed.
18:53:54 INFO  : 'ps7_post_config' command is executed.
18:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:54 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:54 INFO  : Memory regions updated for context APU
18:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:55 INFO  : 'con' command is executed.
18:53:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:53:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:58:14 INFO  : Disconnected from the channel tcfchan#29.
18:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:58:15 INFO  : 'jtag frequency' command is executed.
18:58:15 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:15 INFO  : Context for 'APU' is selected.
18:58:15 INFO  : System reset is completed.
18:58:18 INFO  : 'after 3000' command is executed.
18:58:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:58:21 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:58:21 INFO  : Context for 'APU' is selected.
18:58:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:58:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:21 INFO  : Context for 'APU' is selected.
18:58:21 INFO  : 'ps7_init' command is executed.
18:58:21 INFO  : 'ps7_post_config' command is executed.
18:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:22 INFO  : Memory regions updated for context APU
18:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:22 INFO  : 'con' command is executed.
18:58:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:58:22 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:04:25 INFO  : Disconnected from the channel tcfchan#30.
19:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:04:27 INFO  : 'jtag frequency' command is executed.
19:04:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:27 INFO  : Context for 'APU' is selected.
19:04:27 INFO  : System reset is completed.
19:04:30 INFO  : 'after 3000' command is executed.
19:04:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:04:32 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:04:32 INFO  : Context for 'APU' is selected.
19:04:32 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:04:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:32 INFO  : Context for 'APU' is selected.
19:04:33 INFO  : 'ps7_init' command is executed.
19:04:33 INFO  : 'ps7_post_config' command is executed.
19:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:33 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:33 INFO  : Memory regions updated for context APU
19:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:34 INFO  : 'con' command is executed.
19:04:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:04:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:30:24 INFO  : Disconnected from the channel tcfchan#31.
19:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:30:26 INFO  : 'jtag frequency' command is executed.
19:30:26 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:26 INFO  : Context for 'APU' is selected.
19:30:26 INFO  : System reset is completed.
19:30:29 INFO  : 'after 3000' command is executed.
19:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:30:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:30:31 INFO  : Context for 'APU' is selected.
19:30:32 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:32 INFO  : Context for 'APU' is selected.
19:30:32 INFO  : 'ps7_init' command is executed.
19:30:32 INFO  : 'ps7_post_config' command is executed.
19:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:33 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:33 INFO  : Memory regions updated for context APU
19:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:33 INFO  : 'con' command is executed.
19:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:30:33 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:30:47 INFO  : Disconnected from the channel tcfchan#32.
19:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:30:49 INFO  : 'jtag frequency' command is executed.
19:30:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:49 INFO  : Context for 'APU' is selected.
19:30:49 INFO  : System reset is completed.
19:30:52 INFO  : 'after 3000' command is executed.
19:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:30:54 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:30:54 INFO  : Context for 'APU' is selected.
19:30:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:55 INFO  : Context for 'APU' is selected.
19:30:55 INFO  : 'ps7_init' command is executed.
19:30:55 INFO  : 'ps7_post_config' command is executed.
19:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:56 INFO  : Memory regions updated for context APU
19:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:56 INFO  : 'con' command is executed.
19:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:30:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:31:09 INFO  : Disconnected from the channel tcfchan#33.
19:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:31:10 INFO  : 'jtag frequency' command is executed.
19:31:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:10 INFO  : Context for 'APU' is selected.
19:31:11 INFO  : System reset is completed.
19:31:14 INFO  : 'after 3000' command is executed.
19:31:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:31:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:31:16 INFO  : Context for 'APU' is selected.
19:31:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:31:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:16 INFO  : Context for 'APU' is selected.
19:31:17 INFO  : 'ps7_init' command is executed.
19:31:17 INFO  : 'ps7_post_config' command is executed.
19:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:17 INFO  : Memory regions updated for context APU
19:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:18 INFO  : 'con' command is executed.
19:31:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:31:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:32:12 INFO  : Disconnected from the channel tcfchan#34.
19:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:32:14 INFO  : 'jtag frequency' command is executed.
19:32:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:14 INFO  : Context for 'APU' is selected.
19:32:14 INFO  : System reset is completed.
19:32:17 INFO  : 'after 3000' command is executed.
19:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:32:19 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:32:19 INFO  : Context for 'APU' is selected.
19:32:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:32:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:20 INFO  : Context for 'APU' is selected.
19:32:20 INFO  : 'ps7_init' command is executed.
19:32:20 INFO  : 'ps7_post_config' command is executed.
19:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:21 INFO  : Memory regions updated for context APU
19:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:21 INFO  : 'con' command is executed.
19:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:32:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:46:32 INFO  : Disconnected from the channel tcfchan#35.
19:46:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:46:33 INFO  : 'jtag frequency' command is executed.
19:46:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:33 INFO  : Context for 'APU' is selected.
19:46:33 INFO  : System reset is completed.
19:46:36 INFO  : 'after 3000' command is executed.
19:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:46:39 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:46:39 INFO  : Context for 'APU' is selected.
19:46:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:39 INFO  : Context for 'APU' is selected.
19:46:39 INFO  : 'ps7_init' command is executed.
19:46:39 INFO  : 'ps7_post_config' command is executed.
19:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:40 INFO  : Memory regions updated for context APU
19:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:40 INFO  : 'con' command is executed.
19:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:46:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:54:18 INFO  : Disconnected from the channel tcfchan#36.
19:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:54:19 INFO  : 'jtag frequency' command is executed.
19:54:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:19 INFO  : Context for 'APU' is selected.
19:54:19 INFO  : System reset is completed.
19:54:22 INFO  : 'after 3000' command is executed.
19:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:54:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:54:25 INFO  : Context for 'APU' is selected.
19:54:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:54:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:25 INFO  : Context for 'APU' is selected.
19:54:26 INFO  : 'ps7_init' command is executed.
19:54:26 INFO  : 'ps7_post_config' command is executed.
19:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:26 INFO  : Memory regions updated for context APU
19:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:26 INFO  : 'con' command is executed.
19:54:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:54:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:56:49 INFO  : Disconnected from the channel tcfchan#37.
19:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:56:51 INFO  : 'jtag frequency' command is executed.
19:56:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:51 INFO  : Context for 'APU' is selected.
19:56:51 INFO  : System reset is completed.
19:56:54 INFO  : 'after 3000' command is executed.
19:56:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:56:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:56:57 INFO  : Context for 'APU' is selected.
19:56:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:56:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:57 INFO  : Context for 'APU' is selected.
19:56:57 INFO  : 'ps7_init' command is executed.
19:56:57 INFO  : 'ps7_post_config' command is executed.
19:56:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:58 INFO  : Memory regions updated for context APU
19:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:58 INFO  : 'con' command is executed.
19:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:56:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:57:42 INFO  : Disconnected from the channel tcfchan#38.
19:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:57:44 INFO  : 'jtag frequency' command is executed.
19:57:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:44 INFO  : Context for 'APU' is selected.
19:57:44 INFO  : System reset is completed.
19:57:47 INFO  : 'after 3000' command is executed.
19:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:57:49 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:57:49 INFO  : Context for 'APU' is selected.
19:57:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:57:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:49 INFO  : Context for 'APU' is selected.
19:57:50 INFO  : 'ps7_init' command is executed.
19:57:50 INFO  : 'ps7_post_config' command is executed.
19:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:50 INFO  : Memory regions updated for context APU
19:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:51 INFO  : 'con' command is executed.
19:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:57:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:02:01 INFO  : Disconnected from the channel tcfchan#39.
20:02:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:02:02 INFO  : 'jtag frequency' command is executed.
20:02:02 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:02 INFO  : Context for 'APU' is selected.
20:02:02 INFO  : System reset is completed.
20:02:05 INFO  : 'after 3000' command is executed.
20:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:02:08 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:02:08 INFO  : Context for 'APU' is selected.
20:02:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:08 INFO  : Context for 'APU' is selected.
20:02:08 INFO  : 'ps7_init' command is executed.
20:02:08 INFO  : 'ps7_post_config' command is executed.
20:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:09 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:09 INFO  : Memory regions updated for context APU
20:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:09 INFO  : 'con' command is executed.
20:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:02:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:07:14 INFO  : Disconnected from the channel tcfchan#40.
20:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:07:16 INFO  : 'jtag frequency' command is executed.
20:07:16 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:16 INFO  : Context for 'APU' is selected.
20:07:16 INFO  : System reset is completed.
20:07:19 INFO  : 'after 3000' command is executed.
20:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:07:21 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:07:21 INFO  : Context for 'APU' is selected.
20:07:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:21 INFO  : Context for 'APU' is selected.
20:07:22 INFO  : 'ps7_init' command is executed.
20:07:22 INFO  : 'ps7_post_config' command is executed.
20:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:22 INFO  : Memory regions updated for context APU
20:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:23 INFO  : 'con' command is executed.
20:07:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:07:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:12:49 INFO  : Disconnected from the channel tcfchan#41.
20:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:12:50 INFO  : 'jtag frequency' command is executed.
20:12:50 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:50 INFO  : Context for 'APU' is selected.
20:12:51 INFO  : System reset is completed.
20:12:54 INFO  : 'after 3000' command is executed.
20:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:12:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:12:56 INFO  : Context for 'APU' is selected.
20:12:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:12:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:56 INFO  : Context for 'APU' is selected.
20:12:57 INFO  : 'ps7_init' command is executed.
20:12:57 INFO  : 'ps7_post_config' command is executed.
20:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:57 INFO  : Memory regions updated for context APU
20:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:57 INFO  : 'con' command is executed.
20:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:12:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:16:01 INFO  : Disconnected from the channel tcfchan#42.
20:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:16:03 INFO  : 'jtag frequency' command is executed.
20:16:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:03 INFO  : Context for 'APU' is selected.
20:16:03 INFO  : System reset is completed.
20:16:06 INFO  : 'after 3000' command is executed.
20:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:16:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:16:09 INFO  : Context for 'APU' is selected.
20:16:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:09 INFO  : Context for 'APU' is selected.
20:16:09 INFO  : 'ps7_init' command is executed.
20:16:09 INFO  : 'ps7_post_config' command is executed.
20:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:10 INFO  : Memory regions updated for context APU
20:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:10 INFO  : 'con' command is executed.
20:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:16:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:17:28 INFO  : Disconnected from the channel tcfchan#43.
20:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:17:30 INFO  : 'jtag frequency' command is executed.
20:17:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:30 INFO  : Context for 'APU' is selected.
20:17:30 INFO  : System reset is completed.
20:17:33 INFO  : 'after 3000' command is executed.
20:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:17:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:17:35 INFO  : Context for 'APU' is selected.
20:17:35 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:35 INFO  : Context for 'APU' is selected.
20:17:36 INFO  : 'ps7_init' command is executed.
20:17:36 INFO  : 'ps7_post_config' command is executed.
20:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:37 INFO  : Memory regions updated for context APU
20:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:37 INFO  : 'con' command is executed.
20:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:17:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:29:15 INFO  : Disconnected from the channel tcfchan#44.
20:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:29:17 INFO  : 'jtag frequency' command is executed.
20:29:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:17 INFO  : Context for 'APU' is selected.
20:29:17 INFO  : System reset is completed.
20:29:20 INFO  : 'after 3000' command is executed.
20:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:29:22 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:29:23 INFO  : Context for 'APU' is selected.
20:29:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:23 INFO  : Context for 'APU' is selected.
20:29:23 INFO  : 'ps7_init' command is executed.
20:29:23 INFO  : 'ps7_post_config' command is executed.
20:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:24 INFO  : Memory regions updated for context APU
20:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:24 INFO  : 'con' command is executed.
20:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:29:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:32:14 INFO  : Disconnected from the channel tcfchan#45.
20:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:32:16 INFO  : 'jtag frequency' command is executed.
20:32:16 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:16 INFO  : Context for 'APU' is selected.
20:32:16 INFO  : System reset is completed.
20:32:19 INFO  : 'after 3000' command is executed.
20:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:32:22 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:32:22 INFO  : Context for 'APU' is selected.
20:32:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:32:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:22 INFO  : Context for 'APU' is selected.
20:32:22 INFO  : 'ps7_init' command is executed.
20:32:22 INFO  : 'ps7_post_config' command is executed.
20:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:23 INFO  : Memory regions updated for context APU
20:32:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:23 INFO  : 'con' command is executed.
20:32:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:32:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:34:50 INFO  : Disconnected from the channel tcfchan#46.
20:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:34:51 INFO  : 'jtag frequency' command is executed.
20:34:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:51 INFO  : Context for 'APU' is selected.
20:34:51 INFO  : System reset is completed.
20:34:55 INFO  : 'after 3000' command is executed.
20:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:34:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:34:57 INFO  : Context for 'APU' is selected.
20:34:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:57 INFO  : Context for 'APU' is selected.
20:34:58 INFO  : 'ps7_init' command is executed.
20:34:58 INFO  : 'ps7_post_config' command is executed.
20:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:58 INFO  : Memory regions updated for context APU
20:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:59 INFO  : 'con' command is executed.
20:34:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:34:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:36:15 INFO  : Disconnected from the channel tcfchan#47.
20:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:36:17 INFO  : 'jtag frequency' command is executed.
20:36:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:17 INFO  : Context for 'APU' is selected.
20:36:17 INFO  : System reset is completed.
20:36:20 INFO  : 'after 3000' command is executed.
20:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:36:23 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:36:23 INFO  : Context for 'APU' is selected.
20:36:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:36:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:23 INFO  : Context for 'APU' is selected.
20:36:23 INFO  : 'ps7_init' command is executed.
20:36:23 INFO  : 'ps7_post_config' command is executed.
20:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:24 INFO  : Memory regions updated for context APU
20:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:24 INFO  : 'con' command is executed.
20:36:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:36:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:44:20 INFO  : Disconnected from the channel tcfchan#48.
20:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:44:21 INFO  : 'jtag frequency' command is executed.
20:44:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:22 INFO  : Context for 'APU' is selected.
20:44:22 INFO  : System reset is completed.
20:44:25 INFO  : 'after 3000' command is executed.
20:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:44:27 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:44:27 INFO  : Context for 'APU' is selected.
20:44:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:27 INFO  : Context for 'APU' is selected.
20:44:28 INFO  : 'ps7_init' command is executed.
20:44:28 INFO  : 'ps7_post_config' command is executed.
20:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:29 INFO  : Memory regions updated for context APU
20:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:29 INFO  : 'con' command is executed.
20:44:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:44:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:50:24 INFO  : Disconnected from the channel tcfchan#49.
20:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:50:26 INFO  : 'jtag frequency' command is executed.
20:50:26 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:26 INFO  : Context for 'APU' is selected.
20:50:26 INFO  : System reset is completed.
20:50:29 INFO  : 'after 3000' command is executed.
20:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:50:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:50:31 INFO  : Context for 'APU' is selected.
20:50:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:50:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:32 INFO  : Context for 'APU' is selected.
20:50:32 INFO  : 'ps7_init' command is executed.
20:50:32 INFO  : 'ps7_post_config' command is executed.
20:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:33 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:33 INFO  : Memory regions updated for context APU
20:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:33 INFO  : 'con' command is executed.
20:50:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:50:33 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:53:10 INFO  : Disconnected from the channel tcfchan#50.
20:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:53:11 INFO  : 'jtag frequency' command is executed.
20:53:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:11 INFO  : Context for 'APU' is selected.
20:53:11 INFO  : System reset is completed.
20:53:14 INFO  : 'after 3000' command is executed.
20:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:53:17 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:53:17 INFO  : Context for 'APU' is selected.
20:53:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:53:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:17 INFO  : Context for 'APU' is selected.
20:53:17 INFO  : 'ps7_init' command is executed.
20:53:17 INFO  : 'ps7_post_config' command is executed.
20:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:18 INFO  : Memory regions updated for context APU
20:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:18 INFO  : 'con' command is executed.
20:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:53:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:56:08 INFO  : Disconnected from the channel tcfchan#51.
20:56:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:56:10 INFO  : 'jtag frequency' command is executed.
20:56:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:10 INFO  : Context for 'APU' is selected.
20:56:10 INFO  : System reset is completed.
20:56:13 INFO  : 'after 3000' command is executed.
20:56:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:56:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:56:16 INFO  : Context for 'APU' is selected.
20:56:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:16 INFO  : Context for 'APU' is selected.
20:56:16 INFO  : 'ps7_init' command is executed.
20:56:16 INFO  : 'ps7_post_config' command is executed.
20:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:17 INFO  : Memory regions updated for context APU
20:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:17 INFO  : 'con' command is executed.
20:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:56:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:58:09 INFO  : Disconnected from the channel tcfchan#52.
20:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:58:11 INFO  : 'jtag frequency' command is executed.
20:58:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:11 INFO  : Context for 'APU' is selected.
20:58:11 INFO  : System reset is completed.
20:58:14 INFO  : 'after 3000' command is executed.
20:58:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:58:17 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:58:17 INFO  : Context for 'APU' is selected.
20:58:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:17 INFO  : Context for 'APU' is selected.
20:58:17 INFO  : 'ps7_init' command is executed.
20:58:17 INFO  : 'ps7_post_config' command is executed.
20:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:18 INFO  : Memory regions updated for context APU
20:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:18 INFO  : 'con' command is executed.
20:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:58:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:00:32 INFO  : Disconnected from the channel tcfchan#53.
21:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:00:33 INFO  : 'jtag frequency' command is executed.
21:00:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:33 INFO  : Context for 'APU' is selected.
21:00:33 INFO  : System reset is completed.
21:00:36 INFO  : 'after 3000' command is executed.
21:00:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:00:39 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:00:39 INFO  : Context for 'APU' is selected.
21:00:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:00:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:39 INFO  : Context for 'APU' is selected.
21:00:39 INFO  : 'ps7_init' command is executed.
21:00:39 INFO  : 'ps7_post_config' command is executed.
21:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:40 INFO  : Memory regions updated for context APU
21:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:40 INFO  : 'con' command is executed.
21:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:00:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:05:15 INFO  : Disconnected from the channel tcfchan#54.
21:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:05:16 INFO  : 'jtag frequency' command is executed.
21:05:16 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:16 INFO  : Context for 'APU' is selected.
21:05:16 INFO  : System reset is completed.
21:05:19 INFO  : 'after 3000' command is executed.
21:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:05:22 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:05:22 INFO  : Context for 'APU' is selected.
21:05:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:22 INFO  : Context for 'APU' is selected.
21:05:23 INFO  : 'ps7_init' command is executed.
21:05:23 INFO  : 'ps7_post_config' command is executed.
21:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:23 INFO  : Memory regions updated for context APU
21:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:23 INFO  : 'con' command is executed.
21:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:05:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:05:31 INFO  : Disconnected from the channel tcfchan#55.
21:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:05:33 INFO  : 'jtag frequency' command is executed.
21:05:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:33 INFO  : Context for 'APU' is selected.
21:05:33 INFO  : System reset is completed.
21:05:36 INFO  : 'after 3000' command is executed.
21:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:05:38 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:05:38 INFO  : Context for 'APU' is selected.
21:05:38 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:05:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:38 INFO  : Context for 'APU' is selected.
21:05:39 INFO  : 'ps7_init' command is executed.
21:05:39 INFO  : 'ps7_post_config' command is executed.
21:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:40 INFO  : Memory regions updated for context APU
21:05:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:40 INFO  : 'con' command is executed.
21:05:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:05:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:06:30 INFO  : Disconnected from the channel tcfchan#56.
21:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:06:31 INFO  : 'jtag frequency' command is executed.
21:06:31 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:31 INFO  : Context for 'APU' is selected.
21:06:31 INFO  : System reset is completed.
21:06:34 INFO  : 'after 3000' command is executed.
21:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:06:37 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:06:37 INFO  : Context for 'APU' is selected.
21:06:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:06:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:37 INFO  : Context for 'APU' is selected.
21:06:37 INFO  : 'ps7_init' command is executed.
21:06:37 INFO  : 'ps7_post_config' command is executed.
21:06:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:38 INFO  : Memory regions updated for context APU
21:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:38 INFO  : 'con' command is executed.
21:06:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:06:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:08:24 INFO  : Disconnected from the channel tcfchan#57.
21:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:08:25 INFO  : 'jtag frequency' command is executed.
21:08:25 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:25 INFO  : Context for 'APU' is selected.
21:08:25 INFO  : System reset is completed.
21:08:28 INFO  : 'after 3000' command is executed.
21:08:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:08:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:08:31 INFO  : Context for 'APU' is selected.
21:08:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:08:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:31 INFO  : Context for 'APU' is selected.
21:08:32 INFO  : 'ps7_init' command is executed.
21:08:32 INFO  : 'ps7_post_config' command is executed.
21:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:32 INFO  : Memory regions updated for context APU
21:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:32 INFO  : 'con' command is executed.
21:08:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:08:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:13:40 INFO  : Disconnected from the channel tcfchan#58.
21:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:13:42 INFO  : 'jtag frequency' command is executed.
21:13:42 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:42 INFO  : Context for 'APU' is selected.
21:13:42 INFO  : System reset is completed.
21:13:45 INFO  : 'after 3000' command is executed.
21:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:13:48 INFO  : 'jtag frequency' command is executed.
21:13:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:48 INFO  : Context for 'APU' is selected.
21:13:49 INFO  : System reset is completed.
21:13:52 INFO  : 'after 3000' command is executed.
21:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:13:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:13:57 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
----------------End of Script----------------

21:13:57 INFO  : Context for 'APU' is selected.
21:13:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:57 INFO  : Context for 'APU' is selected.
21:13:58 INFO  : 'ps7_init' command is executed.
21:13:58 INFO  : 'ps7_post_config' command is executed.
21:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:58 INFO  : Memory regions updated for context APU
21:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:59 INFO  : 'con' command is executed.
21:13:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:13:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:14:02 INFO  : Disconnected from the channel tcfchan#59.
21:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:14:03 INFO  : 'jtag frequency' command is executed.
21:14:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:04 INFO  : Context for 'APU' is selected.
21:14:04 INFO  : System reset is completed.
21:14:07 INFO  : 'after 3000' command is executed.
21:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:14:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:14:09 INFO  : Context for 'APU' is selected.
21:14:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:14:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:09 INFO  : Context for 'APU' is selected.
21:14:10 INFO  : 'ps7_init' command is executed.
21:14:10 INFO  : 'ps7_post_config' command is executed.
21:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:10 INFO  : Memory regions updated for context APU
21:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:11 INFO  : 'con' command is executed.
21:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:14:11 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:16:19 INFO  : Disconnected from the channel tcfchan#60.
21:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:16:20 INFO  : 'jtag frequency' command is executed.
21:16:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:20 INFO  : Context for 'APU' is selected.
21:16:20 INFO  : System reset is completed.
21:16:23 INFO  : 'after 3000' command is executed.
21:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:16:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:16:26 INFO  : Context for 'APU' is selected.
21:16:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:26 INFO  : Context for 'APU' is selected.
21:16:27 INFO  : 'ps7_init' command is executed.
21:16:27 INFO  : 'ps7_post_config' command is executed.
21:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:27 INFO  : Memory regions updated for context APU
21:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:27 INFO  : 'con' command is executed.
21:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:16:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:18:46 INFO  : Disconnected from the channel tcfchan#61.
21:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:18:48 INFO  : 'jtag frequency' command is executed.
21:18:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:48 INFO  : Context for 'APU' is selected.
21:18:48 INFO  : System reset is completed.
21:18:51 INFO  : 'after 3000' command is executed.
21:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:18:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:18:54 INFO  : Context for 'APU' is selected.
21:18:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:54 INFO  : Context for 'APU' is selected.
21:18:54 INFO  : 'ps7_init' command is executed.
21:18:54 INFO  : 'ps7_post_config' command is executed.
21:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:55 INFO  : Memory regions updated for context APU
21:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:55 INFO  : 'con' command is executed.
21:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:18:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:19:01 INFO  : Disconnected from the channel tcfchan#62.
21:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:19:03 INFO  : 'jtag frequency' command is executed.
21:19:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:03 INFO  : Context for 'APU' is selected.
21:19:03 INFO  : System reset is completed.
21:19:06 INFO  : 'after 3000' command is executed.
21:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:19:08 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:19:08 INFO  : Context for 'APU' is selected.
21:19:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:08 INFO  : Context for 'APU' is selected.
21:19:09 INFO  : 'ps7_init' command is executed.
21:19:09 INFO  : 'ps7_post_config' command is executed.
21:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:09 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:09 INFO  : Memory regions updated for context APU
21:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:10 INFO  : 'con' command is executed.
21:19:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:19:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:44:45 INFO  : Registering command handlers for SDK TCF services
11:44:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
11:44:59 INFO  : XSCT server has started successfully.
11:45:06 INFO  : Successfully done setting XSCT server connection channel  
11:45:06 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
11:45:06 INFO  : Successfully done setting SDK workspace  
11:45:06 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
16:53:59 INFO  : Registering command handlers for SDK TCF services
16:54:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
16:54:06 INFO  : XSCT server has started successfully.
16:54:10 INFO  : Successfully done setting XSCT server connection channel  
16:54:10 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
16:54:10 INFO  : Successfully done setting SDK workspace  
16:54:10 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
16:58:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:58:49 INFO  : 'jtag frequency' command is executed.
16:58:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:50 INFO  : Context for 'APU' is selected.
16:58:50 INFO  : System reset is completed.
16:58:53 INFO  : 'after 3000' command is executed.
16:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:58:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:58:57 INFO  : Context for 'APU' is selected.
16:58:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:57 INFO  : Context for 'APU' is selected.
16:58:58 INFO  : 'ps7_init' command is executed.
16:58:58 INFO  : 'ps7_post_config' command is executed.
16:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:58 INFO  : Memory regions updated for context APU
16:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:59 INFO  : 'con' command is executed.
16:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:58:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:26:58 INFO  : Disconnected from the channel tcfchan#1.
17:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:27:00 INFO  : 'jtag frequency' command is executed.
17:27:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:00 INFO  : Context for 'APU' is selected.
17:27:00 INFO  : System reset is completed.
17:27:03 INFO  : 'after 3000' command is executed.
17:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:27:05 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:27:06 INFO  : Context for 'APU' is selected.
17:27:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:27:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:08 INFO  : Context for 'APU' is selected.
17:27:09 INFO  : 'ps7_init' command is executed.
17:27:09 INFO  : 'ps7_post_config' command is executed.
17:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:09 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:09 INFO  : Memory regions updated for context APU
17:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:10 INFO  : 'con' command is executed.
17:27:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:27:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:42:14 INFO  : Disconnected from the channel tcfchan#2.
17:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:42:16 INFO  : 'jtag frequency' command is executed.
17:42:16 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:16 INFO  : Context for 'APU' is selected.
17:42:16 INFO  : System reset is completed.
17:42:19 INFO  : 'after 3000' command is executed.
17:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:42:22 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:42:22 INFO  : Context for 'APU' is selected.
17:42:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:24 INFO  : Context for 'APU' is selected.
17:42:25 INFO  : 'ps7_init' command is executed.
17:42:25 INFO  : 'ps7_post_config' command is executed.
17:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:25 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:25 INFO  : Memory regions updated for context APU
17:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:26 INFO  : 'con' command is executed.
17:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:42:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:43:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:43:25 INFO  : Disconnected from the channel tcfchan#3.
17:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:43:26 INFO  : 'jtag frequency' command is executed.
17:43:26 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:26 INFO  : Context for 'APU' is selected.
17:43:27 INFO  : System reset is completed.
17:43:30 INFO  : 'after 3000' command is executed.
17:43:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:43:32 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:43:32 INFO  : Context for 'APU' is selected.
17:43:35 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:43:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:35 INFO  : Context for 'APU' is selected.
17:43:35 INFO  : 'ps7_init' command is executed.
17:43:35 INFO  : 'ps7_post_config' command is executed.
17:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:36 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:36 INFO  : Memory regions updated for context APU
17:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:36 INFO  : 'con' command is executed.
17:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:43:36 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:07:07 INFO  : Disconnected from the channel tcfchan#4.
18:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:07:08 INFO  : 'jtag frequency' command is executed.
18:07:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:08 INFO  : Context for 'APU' is selected.
18:07:08 INFO  : System reset is completed.
18:07:11 INFO  : 'after 3000' command is executed.
18:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:07:14 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:07:14 INFO  : Context for 'APU' is selected.
18:07:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:07:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:16 INFO  : Context for 'APU' is selected.
18:07:17 INFO  : 'ps7_init' command is executed.
18:07:17 INFO  : 'ps7_post_config' command is executed.
18:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:17 INFO  : Memory regions updated for context APU
18:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:17 INFO  : 'con' command is executed.
18:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:07:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:07:44 INFO  : Disconnected from the channel tcfchan#5.
18:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:07:46 INFO  : 'jtag frequency' command is executed.
18:07:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:46 INFO  : Context for 'APU' is selected.
18:07:46 INFO  : System reset is completed.
18:07:49 INFO  : 'after 3000' command is executed.
18:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:07:51 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:07:51 INFO  : Context for 'APU' is selected.
18:07:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:54 INFO  : Context for 'APU' is selected.
18:07:54 INFO  : 'ps7_init' command is executed.
18:07:54 INFO  : 'ps7_post_config' command is executed.
18:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:55 INFO  : Memory regions updated for context APU
18:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:55 INFO  : 'con' command is executed.
18:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:07:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:28:44 INFO  : Disconnected from the channel tcfchan#6.
18:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:28:45 INFO  : 'jtag frequency' command is executed.
18:28:45 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:45 INFO  : Context for 'APU' is selected.
18:28:45 INFO  : System reset is completed.
18:28:48 INFO  : 'after 3000' command is executed.
18:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:28:51 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:28:51 INFO  : Context for 'APU' is selected.
18:28:53 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:28:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:53 INFO  : Context for 'APU' is selected.
18:28:54 INFO  : 'ps7_init' command is executed.
18:28:54 INFO  : 'ps7_post_config' command is executed.
18:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:54 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:54 INFO  : Memory regions updated for context APU
18:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:54 INFO  : 'con' command is executed.
18:28:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:28:54 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:31:08 INFO  : Disconnected from the channel tcfchan#7.
19:27:17 INFO  : Registering command handlers for SDK TCF services
19:27:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
19:27:21 INFO  : XSCT server has started successfully.
19:27:22 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:27:22 INFO  : Successfully done setting XSCT server connection channel  
19:27:22 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
19:27:25 INFO  : Successfully done setting SDK workspace  
19:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:27:58 INFO  : 'jtag frequency' command is executed.
19:27:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:59 INFO  : Context for 'APU' is selected.
19:27:59 INFO  : System reset is completed.
19:28:02 INFO  : 'after 3000' command is executed.
19:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:28:05 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:28:06 INFO  : Context for 'APU' is selected.
19:28:06 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:28:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:06 INFO  : Context for 'APU' is selected.
19:28:07 INFO  : 'ps7_init' command is executed.
19:28:07 INFO  : 'ps7_post_config' command is executed.
19:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:08 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:08 INFO  : Memory regions updated for context APU
19:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:09 INFO  : 'con' command is executed.
19:28:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:28:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:33:07 INFO  : Disconnected from the channel tcfchan#1.
19:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:33:08 INFO  : 'jtag frequency' command is executed.
19:33:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:08 INFO  : Context for 'APU' is selected.
19:33:08 INFO  : System reset is completed.
19:33:11 INFO  : 'after 3000' command is executed.
19:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:33:14 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:33:14 INFO  : Context for 'APU' is selected.
19:33:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:16 INFO  : Context for 'APU' is selected.
19:33:17 INFO  : 'ps7_init' command is executed.
19:33:17 INFO  : 'ps7_post_config' command is executed.
19:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:17 INFO  : Memory regions updated for context APU
19:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:18 INFO  : 'con' command is executed.
19:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:33:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:37:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543376112278,  Project:1543109179999
20:37:08 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:38:00 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
20:38:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:38:14 INFO  : 
20:38:15 INFO  : Updating hardware inferred compiler options for Vision.
20:38:15 INFO  : Clearing existing target manager status.
20:39:02 INFO  : Disconnected from the channel tcfchan#2.
20:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:39:21 INFO  : 'jtag frequency' command is executed.
20:39:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:21 INFO  : Context for 'APU' is selected.
20:39:21 INFO  : System reset is completed.
20:39:24 INFO  : 'after 3000' command is executed.
20:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:39:27 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:39:27 INFO  : Context for 'APU' is selected.
20:39:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:27 INFO  : Context for 'APU' is selected.
20:39:28 INFO  : 'ps7_init' command is executed.
20:39:28 INFO  : 'ps7_post_config' command is executed.
20:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:28 INFO  : Memory regions updated for context APU
20:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:28 INFO  : 'con' command is executed.
20:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:39:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:07:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543378054525,  Project:1543376112278
21:07:54 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:07:58 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
21:08:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:08:11 INFO  : 
21:08:12 INFO  : Updating hardware inferred compiler options for Vision.
21:08:12 INFO  : Clearing existing target manager status.
21:08:18 INFO  : Disconnected from the channel tcfchan#3.
21:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:08:35 INFO  : 'jtag frequency' command is executed.
21:08:35 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:35 INFO  : Context for 'APU' is selected.
21:08:35 INFO  : System reset is completed.
21:08:38 INFO  : 'after 3000' command is executed.
21:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:08:41 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:08:41 INFO  : Context for 'APU' is selected.
21:08:41 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:41 INFO  : Context for 'APU' is selected.
21:08:41 INFO  : 'ps7_init' command is executed.
21:08:41 INFO  : 'ps7_post_config' command is executed.
21:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:42 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:42 INFO  : Memory regions updated for context APU
21:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:42 INFO  : 'con' command is executed.
21:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:08:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:13:25 INFO  : Disconnected from the channel tcfchan#4.
21:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:13:27 INFO  : 'jtag frequency' command is executed.
21:13:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:27 INFO  : Context for 'APU' is selected.
21:13:27 INFO  : System reset is completed.
21:13:30 INFO  : 'after 3000' command is executed.
21:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:13:32 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:13:32 INFO  : Context for 'APU' is selected.
21:13:32 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:13:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:32 INFO  : Context for 'APU' is selected.
21:13:33 INFO  : 'ps7_init' command is executed.
21:13:33 INFO  : 'ps7_post_config' command is executed.
21:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:33 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:33 INFO  : Memory regions updated for context APU
21:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:34 INFO  : 'con' command is executed.
21:13:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:13:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:14:40 INFO  : Disconnected from the channel tcfchan#5.
12:29:09 INFO  : Registering command handlers for SDK TCF services
12:29:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
12:29:14 INFO  : XSCT server has started successfully.
12:29:17 INFO  : Successfully done setting XSCT server connection channel  
12:29:17 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
12:29:17 INFO  : Successfully done setting SDK workspace  
12:29:17 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
12:29:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543519675996,  Project:1543378054525
12:29:23 INFO  : The hardware specification for project 'VISION_wrapper_hw_platform_0' is different from C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
12:29:24 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
12:30:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:30:17 INFO  : 
12:30:18 INFO  : Updating hardware inferred compiler options for Vision.
12:30:18 INFO  : Clearing existing target manager status.
12:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:30:38 INFO  : 'jtag frequency' command is executed.
12:30:38 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:39 INFO  : Context for 'APU' is selected.
12:30:39 INFO  : System reset is completed.
12:30:42 INFO  : 'after 3000' command is executed.
12:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:30:45 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
12:30:46 INFO  : Context for 'APU' is selected.
12:30:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:30:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:46 INFO  : Context for 'APU' is selected.
12:30:47 INFO  : 'ps7_init' command is executed.
12:30:47 INFO  : 'ps7_post_config' command is executed.
12:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:47 INFO  : Memory regions updated for context APU
12:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:48 INFO  : 'con' command is executed.
12:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:30:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:58:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543521477216,  Project:1543519675996
12:58:11 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:58:44 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
12:58:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:58:55 INFO  : 
12:58:56 INFO  : Updating hardware inferred compiler options for Vision.
12:58:56 INFO  : Clearing existing target manager status.
13:00:15 INFO  : Disconnected from the channel tcfchan#1.
13:00:39 INFO  : Registering command handlers for SDK TCF services
13:00:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
13:00:45 INFO  : XSCT server has started successfully.
13:00:48 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
13:00:48 INFO  : Successfully done setting XSCT server connection channel  
13:00:53 INFO  : Successfully done setting SDK workspace  
13:00:55 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
13:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:01:36 INFO  : 'jtag frequency' command is executed.
13:01:36 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:37 INFO  : Context for 'APU' is selected.
13:01:37 INFO  : System reset is completed.
13:01:40 INFO  : 'after 3000' command is executed.
13:01:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:01:43 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:01:45 INFO  : Context for 'APU' is selected.
13:01:45 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:45 INFO  : Context for 'APU' is selected.
13:01:46 INFO  : 'ps7_init' command is executed.
13:01:46 INFO  : 'ps7_post_config' command is executed.
13:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:46 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:46 INFO  : Memory regions updated for context APU
13:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:47 INFO  : 'con' command is executed.
13:01:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:01:47 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:09:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543532967190,  Project:1543521477216
16:09:53 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:09:59 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
16:10:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:10:11 INFO  : 
16:10:12 INFO  : Updating hardware inferred compiler options for Vision.
16:10:12 INFO  : Clearing existing target manager status.
16:10:45 INFO  : Disconnected from the channel tcfchan#1.
16:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:11:05 INFO  : 'jtag frequency' command is executed.
16:11:05 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:05 INFO  : Context for 'APU' is selected.
16:11:05 INFO  : System reset is completed.
16:11:08 INFO  : 'after 3000' command is executed.
16:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:11:11 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:11:11 INFO  : Context for 'APU' is selected.
16:11:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:11:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:11 INFO  : Context for 'APU' is selected.
16:11:12 INFO  : 'ps7_init' command is executed.
16:11:12 INFO  : 'ps7_post_config' command is executed.
16:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:12 INFO  : Memory regions updated for context APU
16:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:12 INFO  : 'con' command is executed.
16:11:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:11:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:26:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543533995266,  Project:1543532967190
16:26:53 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:27:01 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
16:27:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:27:12 INFO  : 
16:27:13 INFO  : Updating hardware inferred compiler options for Vision.
16:27:13 INFO  : Clearing existing target manager status.
16:27:33 INFO  : Disconnected from the channel tcfchan#2.
16:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:29:07 INFO  : 'jtag frequency' command is executed.
16:29:07 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:07 INFO  : Context for 'APU' is selected.
16:29:07 INFO  : System reset is completed.
16:29:10 INFO  : 'after 3000' command is executed.
16:29:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:29:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:29:13 INFO  : Context for 'APU' is selected.
16:29:13 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:29:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:13 INFO  : Context for 'APU' is selected.
16:29:13 INFO  : 'ps7_init' command is executed.
16:29:13 INFO  : 'ps7_post_config' command is executed.
16:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:14 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:14 INFO  : Memory regions updated for context APU
16:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:14 INFO  : 'con' command is executed.
16:29:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:29:14 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:32:52 INFO  : Disconnected from the channel tcfchan#3.
16:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:32:54 INFO  : 'jtag frequency' command is executed.
16:32:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:54 INFO  : Context for 'APU' is selected.
16:32:54 INFO  : System reset is completed.
16:32:57 INFO  : 'after 3000' command is executed.
16:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:32:59 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:32:59 INFO  : Context for 'APU' is selected.
16:32:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:59 INFO  : Context for 'APU' is selected.
16:33:00 INFO  : 'ps7_init' command is executed.
16:33:00 INFO  : 'ps7_post_config' command is executed.
16:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:01 INFO  : Memory regions updated for context APU
16:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:01 INFO  : 'con' command is executed.
16:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:33:01 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:40:12 INFO  : Disconnected from the channel tcfchan#4.
16:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:40:13 INFO  : 'jtag frequency' command is executed.
16:40:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:14 INFO  : Context for 'APU' is selected.
16:40:14 INFO  : System reset is completed.
16:40:17 INFO  : 'after 3000' command is executed.
16:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:40:19 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:40:19 INFO  : Context for 'APU' is selected.
16:40:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:19 INFO  : Context for 'APU' is selected.
16:40:20 INFO  : 'ps7_init' command is executed.
16:40:20 INFO  : 'ps7_post_config' command is executed.
16:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:20 INFO  : Memory regions updated for context APU
16:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:20 INFO  : 'con' command is executed.
16:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:40:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:43:51 INFO  : Disconnected from the channel tcfchan#5.
16:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:43:53 INFO  : 'jtag frequency' command is executed.
16:43:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:53 INFO  : Context for 'APU' is selected.
16:43:53 INFO  : System reset is completed.
16:43:56 INFO  : 'after 3000' command is executed.
16:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:43:58 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:43:59 INFO  : Context for 'APU' is selected.
16:43:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:59 INFO  : Context for 'APU' is selected.
16:43:59 INFO  : 'ps7_init' command is executed.
16:43:59 INFO  : 'ps7_post_config' command is executed.
16:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:00 INFO  : Memory regions updated for context APU
16:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:00 INFO  : 'con' command is executed.
16:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:44:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:46:11 INFO  : Disconnected from the channel tcfchan#6.
16:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:46:12 INFO  : 'jtag frequency' command is executed.
16:46:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:12 INFO  : Context for 'APU' is selected.
16:46:12 INFO  : System reset is completed.
16:46:15 INFO  : 'after 3000' command is executed.
16:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:46:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:46:18 INFO  : Context for 'APU' is selected.
16:46:18 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:18 INFO  : Context for 'APU' is selected.
16:46:19 INFO  : 'ps7_init' command is executed.
16:46:19 INFO  : 'ps7_post_config' command is executed.
16:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:19 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:19 INFO  : Memory regions updated for context APU
16:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:19 INFO  : 'con' command is executed.
16:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:46:19 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:50:31 INFO  : Disconnected from the channel tcfchan#7.
16:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:50:32 INFO  : 'jtag frequency' command is executed.
16:50:32 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:32 INFO  : Context for 'APU' is selected.
16:50:32 INFO  : System reset is completed.
16:50:35 INFO  : 'after 3000' command is executed.
16:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:50:38 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:50:38 INFO  : Context for 'APU' is selected.
16:50:38 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:38 INFO  : Context for 'APU' is selected.
16:50:38 INFO  : 'ps7_init' command is executed.
16:50:39 INFO  : 'ps7_post_config' command is executed.
16:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:39 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:39 INFO  : Memory regions updated for context APU
16:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:39 INFO  : 'con' command is executed.
16:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:50:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:50:50 INFO  : Disconnected from the channel tcfchan#8.
16:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:50:51 INFO  : 'jtag frequency' command is executed.
16:50:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:51 INFO  : Context for 'APU' is selected.
16:50:51 INFO  : System reset is completed.
16:50:54 INFO  : 'after 3000' command is executed.
16:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:50:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:50:57 INFO  : Context for 'APU' is selected.
16:50:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:50:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:57 INFO  : Context for 'APU' is selected.
16:50:57 INFO  : 'ps7_init' command is executed.
16:50:57 INFO  : 'ps7_post_config' command is executed.
16:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:58 INFO  : Memory regions updated for context APU
16:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:58 INFO  : 'con' command is executed.
16:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:50:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:54:23 INFO  : Disconnected from the channel tcfchan#9.
16:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:54:25 INFO  : 'jtag frequency' command is executed.
16:54:25 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:25 INFO  : Context for 'APU' is selected.
16:54:25 INFO  : System reset is completed.
16:54:28 INFO  : 'after 3000' command is executed.
16:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:54:30 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:54:30 INFO  : Context for 'APU' is selected.
16:54:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:30 INFO  : Context for 'APU' is selected.
16:54:31 INFO  : 'ps7_init' command is executed.
16:54:31 INFO  : 'ps7_post_config' command is executed.
16:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:31 INFO  : Memory regions updated for context APU
16:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:32 INFO  : 'con' command is executed.
16:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:54:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:55:30 INFO  : Disconnected from the channel tcfchan#10.
16:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:55:31 INFO  : 'jtag frequency' command is executed.
16:55:31 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:31 INFO  : Context for 'APU' is selected.
16:55:32 INFO  : System reset is completed.
16:55:35 INFO  : 'after 3000' command is executed.
16:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:55:37 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:55:37 INFO  : Context for 'APU' is selected.
16:55:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:55:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:37 INFO  : Context for 'APU' is selected.
16:55:38 INFO  : 'ps7_init' command is executed.
16:55:38 INFO  : 'ps7_post_config' command is executed.
16:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:38 INFO  : Memory regions updated for context APU
16:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:38 INFO  : 'con' command is executed.
16:55:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:55:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:57:58 INFO  : Disconnected from the channel tcfchan#11.
16:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:57:59 INFO  : 'jtag frequency' command is executed.
16:57:59 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:59 INFO  : Context for 'APU' is selected.
16:57:59 INFO  : System reset is completed.
16:58:02 INFO  : 'after 3000' command is executed.
16:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:58:05 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:58:05 INFO  : Context for 'APU' is selected.
16:58:05 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:05 INFO  : Context for 'APU' is selected.
16:58:06 INFO  : 'ps7_init' command is executed.
16:58:06 INFO  : 'ps7_post_config' command is executed.
16:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:06 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:06 INFO  : Memory regions updated for context APU
16:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:06 INFO  : 'con' command is executed.
16:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:58:06 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:58:36 INFO  : Disconnected from the channel tcfchan#12.
16:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:58:37 INFO  : 'jtag frequency' command is executed.
16:58:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:38 INFO  : Context for 'APU' is selected.
16:58:38 INFO  : System reset is completed.
16:58:41 INFO  : 'after 3000' command is executed.
16:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:58:43 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:58:43 INFO  : Context for 'APU' is selected.
16:58:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:43 INFO  : Context for 'APU' is selected.
16:58:44 INFO  : 'ps7_init' command is executed.
16:58:44 INFO  : 'ps7_post_config' command is executed.
16:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:44 INFO  : Memory regions updated for context APU
16:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:44 INFO  : 'con' command is executed.
16:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:58:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:59:23 INFO  : Disconnected from the channel tcfchan#13.
16:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:59:25 INFO  : 'jtag frequency' command is executed.
16:59:25 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:25 INFO  : Context for 'APU' is selected.
16:59:25 INFO  : System reset is completed.
16:59:28 INFO  : 'after 3000' command is executed.
16:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:59:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:59:31 INFO  : Context for 'APU' is selected.
16:59:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:31 INFO  : Context for 'APU' is selected.
16:59:31 INFO  : 'ps7_init' command is executed.
16:59:31 INFO  : 'ps7_post_config' command is executed.
16:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:32 INFO  : Memory regions updated for context APU
16:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:32 INFO  : 'con' command is executed.
16:59:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:59:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:00:16 INFO  : Disconnected from the channel tcfchan#14.
17:00:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:00:18 INFO  : 'jtag frequency' command is executed.
17:00:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:18 INFO  : Context for 'APU' is selected.
17:00:18 INFO  : System reset is completed.
17:00:21 INFO  : 'after 3000' command is executed.
17:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:00:23 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:00:24 INFO  : Context for 'APU' is selected.
17:00:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:00:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:24 INFO  : Context for 'APU' is selected.
17:00:24 INFO  : 'ps7_init' command is executed.
17:00:24 INFO  : 'ps7_post_config' command is executed.
17:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:25 INFO  : Memory regions updated for context APU
17:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:25 INFO  : 'con' command is executed.
17:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:00:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:02:45 INFO  : Disconnected from the channel tcfchan#15.
17:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:02:47 INFO  : 'jtag frequency' command is executed.
17:02:47 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:47 INFO  : Context for 'APU' is selected.
17:02:47 INFO  : System reset is completed.
17:02:50 INFO  : 'after 3000' command is executed.
17:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:02:52 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:02:52 INFO  : Context for 'APU' is selected.
17:02:53 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:53 INFO  : Context for 'APU' is selected.
17:02:53 INFO  : 'ps7_init' command is executed.
17:02:53 INFO  : 'ps7_post_config' command is executed.
17:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:54 INFO  : Memory regions updated for context APU
17:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:54 INFO  : 'con' command is executed.
17:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:02:54 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:03:25 INFO  : Disconnected from the channel tcfchan#16.
17:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:03:27 INFO  : 'jtag frequency' command is executed.
17:03:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:27 INFO  : Context for 'APU' is selected.
17:03:27 INFO  : System reset is completed.
17:03:30 INFO  : 'after 3000' command is executed.
17:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:03:32 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:03:32 INFO  : Context for 'APU' is selected.
17:03:32 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:32 INFO  : Context for 'APU' is selected.
17:03:33 INFO  : 'ps7_init' command is executed.
17:03:33 INFO  : 'ps7_post_config' command is executed.
17:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:33 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:33 INFO  : Memory regions updated for context APU
17:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:33 INFO  : 'con' command is executed.
17:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:03:33 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:05:52 INFO  : Disconnected from the channel tcfchan#17.
17:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:05:53 INFO  : 'jtag frequency' command is executed.
17:05:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:53 INFO  : Context for 'APU' is selected.
17:05:53 INFO  : System reset is completed.
17:05:56 INFO  : 'after 3000' command is executed.
17:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:05:59 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:05:59 INFO  : Context for 'APU' is selected.
17:05:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:59 INFO  : Context for 'APU' is selected.
17:05:59 INFO  : 'ps7_init' command is executed.
17:05:59 INFO  : 'ps7_post_config' command is executed.
17:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:00 INFO  : Memory regions updated for context APU
17:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:00 INFO  : 'con' command is executed.
17:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:06:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:09:02 INFO  : Disconnected from the channel tcfchan#18.
17:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:09:03 INFO  : 'jtag frequency' command is executed.
17:09:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:03 INFO  : Context for 'APU' is selected.
17:09:03 INFO  : System reset is completed.
17:09:06 INFO  : 'after 3000' command is executed.
17:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:09:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:09:09 INFO  : Context for 'APU' is selected.
17:09:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:09:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:09 INFO  : Context for 'APU' is selected.
17:09:09 INFO  : 'ps7_init' command is executed.
17:09:09 INFO  : 'ps7_post_config' command is executed.
17:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:10 INFO  : Memory regions updated for context APU
17:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:10 INFO  : 'con' command is executed.
17:09:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:09:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:11:57 INFO  : Disconnected from the channel tcfchan#19.
17:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:11:59 INFO  : 'jtag frequency' command is executed.
17:11:59 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:59 INFO  : Context for 'APU' is selected.
17:11:59 INFO  : System reset is completed.
17:12:02 INFO  : 'after 3000' command is executed.
17:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:12:04 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:12:04 INFO  : Context for 'APU' is selected.
17:12:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:05 INFO  : Context for 'APU' is selected.
17:12:05 INFO  : 'ps7_init' command is executed.
17:12:05 INFO  : 'ps7_post_config' command is executed.
17:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:05 INFO  : Memory regions updated for context APU
17:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:06 INFO  : 'con' command is executed.
17:12:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:12:06 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:13:53 INFO  : Disconnected from the channel tcfchan#20.
17:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:13:55 INFO  : 'jtag frequency' command is executed.
17:13:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:55 INFO  : Context for 'APU' is selected.
17:13:55 INFO  : System reset is completed.
17:13:58 INFO  : 'after 3000' command is executed.
17:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:14:01 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:14:01 INFO  : Context for 'APU' is selected.
17:14:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:01 INFO  : Context for 'APU' is selected.
17:14:01 INFO  : 'ps7_init' command is executed.
17:14:01 INFO  : 'ps7_post_config' command is executed.
17:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:02 INFO  : Memory regions updated for context APU
17:14:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:02 INFO  : 'con' command is executed.
17:14:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:14:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:14:40 INFO  : Disconnected from the channel tcfchan#21.
17:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:14:41 INFO  : 'jtag frequency' command is executed.
17:14:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:41 INFO  : Context for 'APU' is selected.
17:14:41 INFO  : System reset is completed.
17:14:44 INFO  : 'after 3000' command is executed.
17:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:14:47 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:14:47 INFO  : Context for 'APU' is selected.
17:14:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:47 INFO  : Context for 'APU' is selected.
17:14:48 INFO  : 'ps7_init' command is executed.
17:14:48 INFO  : 'ps7_post_config' command is executed.
17:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:48 INFO  : Memory regions updated for context APU
17:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:48 INFO  : 'con' command is executed.
17:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:14:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:17:21 INFO  : Disconnected from the channel tcfchan#22.
17:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:17:22 INFO  : 'jtag frequency' command is executed.
17:17:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:22 INFO  : Context for 'APU' is selected.
17:17:22 INFO  : System reset is completed.
17:17:25 INFO  : 'after 3000' command is executed.
17:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:17:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:17:28 INFO  : Context for 'APU' is selected.
17:17:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:28 INFO  : Context for 'APU' is selected.
17:17:28 INFO  : 'ps7_init' command is executed.
17:17:28 INFO  : 'ps7_post_config' command is executed.
17:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:29 INFO  : Memory regions updated for context APU
17:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:29 INFO  : 'con' command is executed.
17:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:17:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:20:57 INFO  : Disconnected from the channel tcfchan#23.
17:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:20:59 INFO  : 'jtag frequency' command is executed.
17:20:59 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:59 INFO  : Context for 'APU' is selected.
17:20:59 INFO  : System reset is completed.
17:21:02 INFO  : 'after 3000' command is executed.
17:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:21:04 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:21:04 INFO  : Context for 'APU' is selected.
17:21:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:04 INFO  : Context for 'APU' is selected.
17:21:05 INFO  : 'ps7_init' command is executed.
17:21:05 INFO  : 'ps7_post_config' command is executed.
17:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:05 INFO  : Memory regions updated for context APU
17:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:06 INFO  : 'con' command is executed.
17:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:21:06 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:24:39 INFO  : Disconnected from the channel tcfchan#24.
17:24:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:24:41 INFO  : 'jtag frequency' command is executed.
17:24:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:41 INFO  : Context for 'APU' is selected.
17:24:41 INFO  : System reset is completed.
17:24:44 INFO  : 'after 3000' command is executed.
17:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:24:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:24:46 INFO  : Context for 'APU' is selected.
17:24:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:24:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:47 INFO  : Context for 'APU' is selected.
17:24:47 INFO  : 'ps7_init' command is executed.
17:24:47 INFO  : 'ps7_post_config' command is executed.
17:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:47 INFO  : Memory regions updated for context APU
17:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:48 INFO  : 'con' command is executed.
17:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:24:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:25:30 INFO  : Disconnected from the channel tcfchan#25.
17:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:25:32 INFO  : 'jtag frequency' command is executed.
17:25:32 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:32 INFO  : Context for 'APU' is selected.
17:25:32 INFO  : System reset is completed.
17:25:35 INFO  : 'after 3000' command is executed.
17:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:25:37 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:25:37 INFO  : Context for 'APU' is selected.
17:25:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:25:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:37 INFO  : Context for 'APU' is selected.
17:25:38 INFO  : 'ps7_init' command is executed.
17:25:38 INFO  : 'ps7_post_config' command is executed.
17:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:38 INFO  : Memory regions updated for context APU
17:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:39 INFO  : 'con' command is executed.
17:25:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:25:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:25:45 INFO  : Disconnected from the channel tcfchan#26.
17:25:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:25:47 INFO  : 'jtag frequency' command is executed.
17:25:47 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:47 INFO  : Context for 'APU' is selected.
17:25:47 INFO  : System reset is completed.
17:25:50 INFO  : 'after 3000' command is executed.
17:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:25:52 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:25:52 INFO  : Context for 'APU' is selected.
17:25:53 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:25:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:53 INFO  : Context for 'APU' is selected.
17:25:53 INFO  : 'ps7_init' command is executed.
17:25:53 INFO  : 'ps7_post_config' command is executed.
17:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:53 INFO  : Memory regions updated for context APU
17:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:54 INFO  : 'con' command is executed.
17:25:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:25:54 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:31:20 INFO  : Disconnected from the channel tcfchan#27.
17:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:31:21 INFO  : 'jtag frequency' command is executed.
17:31:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:21 INFO  : Context for 'APU' is selected.
17:31:21 INFO  : System reset is completed.
17:31:24 INFO  : 'after 3000' command is executed.
17:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:31:27 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:31:27 INFO  : Context for 'APU' is selected.
17:31:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:31:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:27 INFO  : Context for 'APU' is selected.
17:31:27 INFO  : 'ps7_init' command is executed.
17:31:27 INFO  : 'ps7_post_config' command is executed.
17:31:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:28 INFO  : Memory regions updated for context APU
17:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:28 INFO  : 'con' command is executed.
17:31:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:31:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:34:47 INFO  : Disconnected from the channel tcfchan#28.
17:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:34:49 INFO  : 'jtag frequency' command is executed.
17:34:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:49 INFO  : Context for 'APU' is selected.
17:34:49 INFO  : System reset is completed.
17:34:52 INFO  : 'after 3000' command is executed.
17:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:34:54 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:34:54 INFO  : Context for 'APU' is selected.
17:34:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:34:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:54 INFO  : Context for 'APU' is selected.
17:34:55 INFO  : 'ps7_init' command is executed.
17:34:55 INFO  : 'ps7_post_config' command is executed.
17:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:55 INFO  : Memory regions updated for context APU
17:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:55 INFO  : 'con' command is executed.
17:34:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:34:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:53:44 INFO  : Disconnected from the channel tcfchan#29.
18:53:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:53:45 INFO  : 'jtag frequency' command is executed.
18:53:45 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:46 INFO  : Context for 'APU' is selected.
18:53:46 INFO  : System reset is completed.
18:53:49 INFO  : 'after 3000' command is executed.
18:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:53:51 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:53:51 INFO  : Context for 'APU' is selected.
18:53:51 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:51 INFO  : Context for 'APU' is selected.
18:53:52 INFO  : 'ps7_init' command is executed.
18:53:52 INFO  : 'ps7_post_config' command is executed.
18:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:52 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:52 INFO  : Memory regions updated for context APU
18:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:52 INFO  : 'con' command is executed.
18:53:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:53:52 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:54:21 INFO  : Disconnected from the channel tcfchan#30.
18:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:54:22 INFO  : 'jtag frequency' command is executed.
18:54:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:22 INFO  : Context for 'APU' is selected.
18:54:22 INFO  : System reset is completed.
18:54:25 INFO  : 'after 3000' command is executed.
18:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:54:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:54:28 INFO  : Context for 'APU' is selected.
18:54:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:28 INFO  : Context for 'APU' is selected.
18:54:28 INFO  : 'ps7_init' command is executed.
18:54:28 INFO  : 'ps7_post_config' command is executed.
18:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:29 INFO  : Memory regions updated for context APU
18:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:29 INFO  : 'con' command is executed.
18:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:54:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:55:22 INFO  : Disconnected from the channel tcfchan#31.
18:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:55:24 INFO  : 'jtag frequency' command is executed.
18:55:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:24 INFO  : Context for 'APU' is selected.
18:55:24 INFO  : System reset is completed.
18:55:27 INFO  : 'after 3000' command is executed.
18:55:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:55:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:55:30 INFO  : Context for 'APU' is selected.
18:55:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:55:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:30 INFO  : Context for 'APU' is selected.
18:55:30 INFO  : 'ps7_init' command is executed.
18:55:30 INFO  : 'ps7_post_config' command is executed.
18:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:30 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:31 INFO  : Memory regions updated for context APU
18:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:31 INFO  : 'con' command is executed.
18:55:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:55:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:51:56 INFO  : Disconnected from the channel tcfchan#32.
19:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:51:57 INFO  : 'jtag frequency' command is executed.
19:51:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:57 INFO  : Context for 'APU' is selected.
19:51:57 INFO  : System reset is completed.
19:52:00 INFO  : 'after 3000' command is executed.
19:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:52:03 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:52:03 INFO  : Context for 'APU' is selected.
19:52:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:52:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:03 INFO  : Context for 'APU' is selected.
19:52:04 INFO  : 'ps7_init' command is executed.
19:52:04 INFO  : 'ps7_post_config' command is executed.
19:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:04 INFO  : Memory regions updated for context APU
19:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:04 INFO  : 'con' command is executed.
19:52:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:52:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:55:08 INFO  : Disconnected from the channel tcfchan#33.
19:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:55:10 INFO  : 'jtag frequency' command is executed.
19:55:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:10 INFO  : Context for 'APU' is selected.
19:55:10 INFO  : System reset is completed.
19:55:13 INFO  : 'after 3000' command is executed.
19:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:55:15 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:55:15 INFO  : Context for 'APU' is selected.
19:55:15 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:15 INFO  : Context for 'APU' is selected.
19:55:16 INFO  : 'ps7_init' command is executed.
19:55:16 INFO  : 'ps7_post_config' command is executed.
19:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:16 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:16 INFO  : Memory regions updated for context APU
19:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:17 INFO  : 'con' command is executed.
19:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:55:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:58:10 INFO  : Disconnected from the channel tcfchan#34.
19:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:58:12 INFO  : 'jtag frequency' command is executed.
19:58:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:12 INFO  : Context for 'APU' is selected.
19:58:12 INFO  : System reset is completed.
19:58:15 INFO  : 'after 3000' command is executed.
19:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:58:17 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:58:17 INFO  : Context for 'APU' is selected.
19:58:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:17 INFO  : Context for 'APU' is selected.
19:58:18 INFO  : 'ps7_init' command is executed.
19:58:18 INFO  : 'ps7_post_config' command is executed.
19:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:18 INFO  : Memory regions updated for context APU
19:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:19 INFO  : 'con' command is executed.
19:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:58:19 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:01:32 INFO  : Disconnected from the channel tcfchan#35.
20:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:01:33 INFO  : 'jtag frequency' command is executed.
20:01:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:33 INFO  : Context for 'APU' is selected.
20:01:33 INFO  : System reset is completed.
20:01:36 INFO  : 'after 3000' command is executed.
20:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:01:39 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:01:39 INFO  : Context for 'APU' is selected.
20:01:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:01:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:39 INFO  : Context for 'APU' is selected.
20:01:39 INFO  : 'ps7_init' command is executed.
20:01:39 INFO  : 'ps7_post_config' command is executed.
20:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:40 INFO  : Memory regions updated for context APU
20:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:40 INFO  : 'con' command is executed.
20:01:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:01:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:04:50 INFO  : Disconnected from the channel tcfchan#36.
20:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:04:51 INFO  : 'jtag frequency' command is executed.
20:04:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:52 INFO  : Context for 'APU' is selected.
20:04:52 INFO  : System reset is completed.
20:04:55 INFO  : 'after 3000' command is executed.
20:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:04:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:04:57 INFO  : Context for 'APU' is selected.
20:04:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:57 INFO  : Context for 'APU' is selected.
20:04:58 INFO  : 'ps7_init' command is executed.
20:04:58 INFO  : 'ps7_post_config' command is executed.
20:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:58 INFO  : Memory regions updated for context APU
20:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:59 INFO  : 'con' command is executed.
20:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:04:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:07:49 INFO  : Disconnected from the channel tcfchan#37.
20:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:07:50 INFO  : 'jtag frequency' command is executed.
20:07:50 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:50 INFO  : Context for 'APU' is selected.
20:07:50 INFO  : System reset is completed.
20:07:53 INFO  : 'after 3000' command is executed.
20:08:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:08:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:08:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:08:22 INFO  : 'jtag frequency' command is executed.
20:08:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:23 INFO  : Context for 'APU' is selected.
20:08:23 INFO  : System reset is completed.
20:08:26 INFO  : 'after 3000' command is executed.
20:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:08:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:08:28 INFO  : Context for 'APU' is selected.
20:08:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:08:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:29 INFO  : Context for 'APU' is selected.
20:08:29 INFO  : 'ps7_init' command is executed.
20:08:29 INFO  : 'ps7_post_config' command is executed.
20:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:30 INFO  : Memory regions updated for context APU
20:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:30 INFO  : 'con' command is executed.
20:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:08:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:08:52 INFO  : Disconnected from the channel tcfchan#38.
20:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:08:54 INFO  : 'jtag frequency' command is executed.
20:08:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:54 INFO  : Context for 'APU' is selected.
20:08:54 INFO  : System reset is completed.
20:08:57 INFO  : 'after 3000' command is executed.
20:08:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:08:59 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:09:00 INFO  : Context for 'APU' is selected.
20:09:00 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:09:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:00 INFO  : Context for 'APU' is selected.
20:09:01 INFO  : 'ps7_init' command is executed.
20:09:01 INFO  : 'ps7_post_config' command is executed.
20:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:01 INFO  : Memory regions updated for context APU
20:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:01 INFO  : 'con' command is executed.
20:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:09:01 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:09:06 INFO  : Disconnected from the channel tcfchan#39.
20:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:09:08 INFO  : 'jtag frequency' command is executed.
20:09:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:08 INFO  : Context for 'APU' is selected.
20:09:08 INFO  : System reset is completed.
20:09:11 INFO  : 'after 3000' command is executed.
20:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:09:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:09:14 INFO  : Context for 'APU' is selected.
20:09:14 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:09:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:14 INFO  : Context for 'APU' is selected.
20:09:14 INFO  : 'ps7_init' command is executed.
20:09:14 INFO  : 'ps7_post_config' command is executed.
20:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:15 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:15 INFO  : Memory regions updated for context APU
20:09:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:15 INFO  : 'con' command is executed.
20:09:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:09:15 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:12:46 INFO  : Disconnected from the channel tcfchan#40.
20:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:12:48 INFO  : 'jtag frequency' command is executed.
20:12:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:48 INFO  : Context for 'APU' is selected.
20:12:48 INFO  : System reset is completed.
20:12:51 INFO  : 'after 3000' command is executed.
20:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:12:54 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:12:54 INFO  : Context for 'APU' is selected.
20:12:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:12:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:54 INFO  : Context for 'APU' is selected.
20:12:54 INFO  : 'ps7_init' command is executed.
20:12:54 INFO  : 'ps7_post_config' command is executed.
20:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:55 INFO  : Memory regions updated for context APU
20:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:55 INFO  : 'con' command is executed.
20:12:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:12:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:40:10 INFO  : Disconnected from the channel tcfchan#41.
20:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:40:12 INFO  : 'jtag frequency' command is executed.
20:40:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:12 INFO  : Context for 'APU' is selected.
20:40:12 INFO  : System reset is completed.
20:40:15 INFO  : 'after 3000' command is executed.
20:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:40:17 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:40:17 INFO  : Context for 'APU' is selected.
20:40:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:40:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:17 INFO  : Context for 'APU' is selected.
20:40:18 INFO  : 'ps7_init' command is executed.
20:40:18 INFO  : 'ps7_post_config' command is executed.
20:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:18 INFO  : Memory regions updated for context APU
20:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:19 INFO  : 'con' command is executed.
20:40:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:40:19 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:41:07 INFO  : Disconnected from the channel tcfchan#42.
20:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:41:09 INFO  : 'jtag frequency' command is executed.
20:41:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:09 INFO  : Context for 'APU' is selected.
20:41:09 INFO  : System reset is completed.
20:41:12 INFO  : 'after 3000' command is executed.
20:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:41:14 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:41:14 INFO  : Context for 'APU' is selected.
20:41:14 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:41:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:14 INFO  : Context for 'APU' is selected.
20:41:15 INFO  : 'ps7_init' command is executed.
20:41:15 INFO  : 'ps7_post_config' command is executed.
20:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:15 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:15 INFO  : Memory regions updated for context APU
20:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:15 INFO  : 'con' command is executed.
20:41:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:41:15 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:46:50 INFO  : Disconnected from the channel tcfchan#43.
20:46:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:46:51 INFO  : 'jtag frequency' command is executed.
20:46:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:51 INFO  : Context for 'APU' is selected.
20:46:51 INFO  : System reset is completed.
20:46:54 INFO  : 'after 3000' command is executed.
20:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:46:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:46:57 INFO  : Context for 'APU' is selected.
20:46:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:46:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:57 INFO  : Context for 'APU' is selected.
20:46:57 INFO  : 'ps7_init' command is executed.
20:46:57 INFO  : 'ps7_post_config' command is executed.
20:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:58 INFO  : Memory regions updated for context APU
20:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:58 INFO  : 'con' command is executed.
20:46:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:46:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:51:34 INFO  : Disconnected from the channel tcfchan#44.
20:51:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:51:36 INFO  : 'jtag frequency' command is executed.
20:51:36 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:36 INFO  : Context for 'APU' is selected.
20:51:36 INFO  : System reset is completed.
20:51:39 INFO  : 'after 3000' command is executed.
20:51:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:51:41 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:51:41 INFO  : Context for 'APU' is selected.
20:51:41 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:51:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:41 INFO  : Context for 'APU' is selected.
20:51:42 INFO  : 'ps7_init' command is executed.
20:51:42 INFO  : 'ps7_post_config' command is executed.
20:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:42 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:42 INFO  : Memory regions updated for context APU
20:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:42 INFO  : 'con' command is executed.
20:51:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:51:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:52:09 INFO  : Disconnected from the channel tcfchan#45.
20:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:52:11 INFO  : 'jtag frequency' command is executed.
20:52:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:11 INFO  : Context for 'APU' is selected.
20:52:11 INFO  : System reset is completed.
20:52:14 INFO  : 'after 3000' command is executed.
20:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:52:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:52:17 INFO  : Context for 'APU' is selected.
20:52:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:17 INFO  : Context for 'APU' is selected.
20:52:17 INFO  : 'ps7_init' command is executed.
20:52:17 INFO  : 'ps7_post_config' command is executed.
20:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:18 INFO  : Memory regions updated for context APU
20:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:18 INFO  : 'con' command is executed.
20:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:52:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:52:32 INFO  : Disconnected from the channel tcfchan#46.
20:52:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:52:33 INFO  : 'jtag frequency' command is executed.
20:52:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:33 INFO  : Context for 'APU' is selected.
20:52:33 INFO  : System reset is completed.
20:52:36 INFO  : 'after 3000' command is executed.
20:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:52:39 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:52:39 INFO  : Context for 'APU' is selected.
20:52:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:52:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:39 INFO  : Context for 'APU' is selected.
20:52:39 INFO  : 'ps7_init' command is executed.
20:52:39 INFO  : 'ps7_post_config' command is executed.
20:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:40 INFO  : Memory regions updated for context APU
20:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:40 INFO  : 'con' command is executed.
20:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:52:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:31:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543552243294,  Project:1543533995266
21:31:16 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:31:21 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
21:31:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:31:34 INFO  : 
21:31:35 INFO  : Updating hardware inferred compiler options for Vision.
21:31:35 INFO  : Clearing existing target manager status.
21:31:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:31:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:34:36 INFO  : Disconnected from the channel tcfchan#47.
21:34:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:34:51 INFO  : 'jtag frequency' command is executed.
21:34:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:51 INFO  : Context for 'APU' is selected.
21:34:51 INFO  : System reset is completed.
21:34:54 INFO  : 'after 3000' command is executed.
21:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:34:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:34:56 INFO  : Context for 'APU' is selected.
21:34:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:57 INFO  : Context for 'APU' is selected.
21:34:57 INFO  : 'ps7_init' command is executed.
21:34:57 INFO  : 'ps7_post_config' command is executed.
21:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:57 INFO  : Memory regions updated for context APU
21:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:58 INFO  : 'con' command is executed.
21:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:34:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:42:15 INFO  : Disconnected from the channel tcfchan#48.
21:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:42:17 INFO  : 'jtag frequency' command is executed.
21:42:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:17 INFO  : Context for 'APU' is selected.
21:42:17 INFO  : System reset is completed.
21:42:20 INFO  : 'after 3000' command is executed.
21:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:42:22 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:42:22 INFO  : Context for 'APU' is selected.
21:42:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:42:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:23 INFO  : Context for 'APU' is selected.
21:42:23 INFO  : 'ps7_init' command is executed.
21:42:23 INFO  : 'ps7_post_config' command is executed.
21:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:24 INFO  : Memory regions updated for context APU
21:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:24 INFO  : 'con' command is executed.
21:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:42:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:44:37 INFO  : Disconnected from the channel tcfchan#49.
21:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:44:39 INFO  : 'jtag frequency' command is executed.
21:44:39 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:39 INFO  : Context for 'APU' is selected.
21:44:39 INFO  : System reset is completed.
21:44:42 INFO  : 'after 3000' command is executed.
21:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:44:44 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:44:45 INFO  : Context for 'APU' is selected.
21:44:45 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:45 INFO  : Context for 'APU' is selected.
21:44:45 INFO  : 'ps7_init' command is executed.
21:44:45 INFO  : 'ps7_post_config' command is executed.
21:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:46 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:46 INFO  : Memory regions updated for context APU
21:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:46 INFO  : 'con' command is executed.
21:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:44:46 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:45:57 INFO  : Disconnected from the channel tcfchan#50.
21:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:45:58 INFO  : 'jtag frequency' command is executed.
21:45:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:58 INFO  : Context for 'APU' is selected.
21:45:58 INFO  : System reset is completed.
21:46:01 INFO  : 'after 3000' command is executed.
21:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:46:04 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:46:04 INFO  : Context for 'APU' is selected.
21:46:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:04 INFO  : Context for 'APU' is selected.
21:46:04 INFO  : 'ps7_init' command is executed.
21:46:04 INFO  : 'ps7_post_config' command is executed.
21:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:05 INFO  : Memory regions updated for context APU
21:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:05 INFO  : 'con' command is executed.
21:46:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:46:05 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:48:19 INFO  : Disconnected from the channel tcfchan#51.
21:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:48:21 INFO  : 'jtag frequency' command is executed.
21:48:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:21 INFO  : Context for 'APU' is selected.
21:48:21 INFO  : System reset is completed.
21:48:24 INFO  : 'after 3000' command is executed.
21:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:48:27 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:48:27 INFO  : Context for 'APU' is selected.
21:48:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:48:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:27 INFO  : Context for 'APU' is selected.
21:48:27 INFO  : 'ps7_init' command is executed.
21:48:27 INFO  : 'ps7_post_config' command is executed.
21:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:28 INFO  : Memory regions updated for context APU
21:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:28 INFO  : 'con' command is executed.
21:48:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:48:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:51:29 INFO  : Disconnected from the channel tcfchan#52.
21:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:51:30 INFO  : 'jtag frequency' command is executed.
21:51:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:30 INFO  : Context for 'APU' is selected.
21:51:31 INFO  : System reset is completed.
21:51:34 INFO  : 'after 3000' command is executed.
21:51:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:51:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:51:36 INFO  : Context for 'APU' is selected.
21:51:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:51:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:36 INFO  : Context for 'APU' is selected.
21:51:37 INFO  : 'ps7_init' command is executed.
21:51:37 INFO  : 'ps7_post_config' command is executed.
21:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:37 INFO  : Memory regions updated for context APU
21:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:37 INFO  : 'con' command is executed.
21:51:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:51:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:53:02 INFO  : Disconnected from the channel tcfchan#53.
21:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:53:03 INFO  : 'jtag frequency' command is executed.
21:53:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:03 INFO  : Context for 'APU' is selected.
21:53:03 INFO  : System reset is completed.
21:53:06 INFO  : 'after 3000' command is executed.
21:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:53:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:53:09 INFO  : Context for 'APU' is selected.
21:53:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:09 INFO  : Context for 'APU' is selected.
21:53:09 INFO  : 'ps7_init' command is executed.
21:53:09 INFO  : 'ps7_post_config' command is executed.
21:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:10 INFO  : Memory regions updated for context APU
21:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:10 INFO  : 'con' command is executed.
21:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:53:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:57:09 INFO  : Disconnected from the channel tcfchan#54.
21:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:57:10 INFO  : 'jtag frequency' command is executed.
21:57:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:10 INFO  : Context for 'APU' is selected.
21:57:10 INFO  : System reset is completed.
21:57:13 INFO  : 'after 3000' command is executed.
21:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:57:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:57:16 INFO  : Context for 'APU' is selected.
21:57:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:57:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:16 INFO  : Context for 'APU' is selected.
21:57:16 INFO  : 'ps7_init' command is executed.
21:57:16 INFO  : 'ps7_post_config' command is executed.
21:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:17 INFO  : Memory regions updated for context APU
21:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:17 INFO  : 'con' command is executed.
21:57:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:57:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:58:20 INFO  : Disconnected from the channel tcfchan#55.
21:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:58:21 INFO  : 'jtag frequency' command is executed.
21:58:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:21 INFO  : Context for 'APU' is selected.
21:58:21 INFO  : System reset is completed.
21:58:24 INFO  : 'after 3000' command is executed.
21:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:58:27 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:58:27 INFO  : Context for 'APU' is selected.
21:58:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:27 INFO  : Context for 'APU' is selected.
21:58:27 INFO  : 'ps7_init' command is executed.
21:58:27 INFO  : 'ps7_post_config' command is executed.
21:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:28 INFO  : Memory regions updated for context APU
21:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:28 INFO  : 'con' command is executed.
21:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:58:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:07:18 INFO  : Disconnected from the channel tcfchan#56.
22:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:07:20 INFO  : 'jtag frequency' command is executed.
22:07:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:20 INFO  : Context for 'APU' is selected.
22:07:20 INFO  : System reset is completed.
22:07:23 INFO  : 'after 3000' command is executed.
22:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:07:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:07:25 INFO  : Context for 'APU' is selected.
22:07:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:25 INFO  : Context for 'APU' is selected.
22:07:26 INFO  : 'ps7_init' command is executed.
22:07:26 INFO  : 'ps7_post_config' command is executed.
22:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:26 INFO  : Memory regions updated for context APU
22:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:26 INFO  : 'con' command is executed.
22:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:07:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:07:41 INFO  : Disconnected from the channel tcfchan#57.
22:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:07:42 INFO  : 'jtag frequency' command is executed.
22:07:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:43 INFO  : Context for 'APU' is selected.
22:07:43 INFO  : System reset is completed.
22:07:46 INFO  : 'after 3000' command is executed.
22:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:07:48 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:07:48 INFO  : Context for 'APU' is selected.
22:07:48 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:48 INFO  : Context for 'APU' is selected.
22:07:49 INFO  : 'ps7_init' command is executed.
22:07:49 INFO  : 'ps7_post_config' command is executed.
22:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:49 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:49 INFO  : Memory regions updated for context APU
22:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:49 INFO  : 'con' command is executed.
22:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:07:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:08:16 INFO  : Disconnected from the channel tcfchan#58.
22:08:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:08:18 INFO  : 'jtag frequency' command is executed.
22:08:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:08:18 INFO  : Context for 'APU' is selected.
22:08:18 INFO  : System reset is completed.
22:08:21 INFO  : 'after 3000' command is executed.
22:08:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:08:23 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:08:23 INFO  : Context for 'APU' is selected.
22:08:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:23 INFO  : Context for 'APU' is selected.
22:08:24 INFO  : 'ps7_init' command is executed.
22:08:24 INFO  : 'ps7_post_config' command is executed.
22:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:24 INFO  : Memory regions updated for context APU
22:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:24 INFO  : 'con' command is executed.
22:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:08:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:10:08 INFO  : Disconnected from the channel tcfchan#59.
22:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:10:09 INFO  : 'jtag frequency' command is executed.
22:10:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:09 INFO  : Context for 'APU' is selected.
22:10:09 INFO  : System reset is completed.
22:10:12 INFO  : 'after 3000' command is executed.
22:10:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:10:15 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:10:15 INFO  : Context for 'APU' is selected.
22:10:15 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:15 INFO  : Context for 'APU' is selected.
22:10:15 INFO  : 'ps7_init' command is executed.
22:10:16 INFO  : 'ps7_post_config' command is executed.
22:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:16 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:16 INFO  : Memory regions updated for context APU
22:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:16 INFO  : 'con' command is executed.
22:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:10:16 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:10:40 INFO  : Disconnected from the channel tcfchan#60.
22:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:10:42 INFO  : 'jtag frequency' command is executed.
22:10:42 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:42 INFO  : Context for 'APU' is selected.
22:10:42 INFO  : System reset is completed.
22:10:45 INFO  : 'after 3000' command is executed.
22:10:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:10:47 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:10:47 INFO  : Context for 'APU' is selected.
22:10:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:48 INFO  : Context for 'APU' is selected.
22:10:48 INFO  : 'ps7_init' command is executed.
22:10:48 INFO  : 'ps7_post_config' command is executed.
22:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:48 INFO  : Memory regions updated for context APU
22:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:49 INFO  : 'con' command is executed.
22:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:10:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:32:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543555822992,  Project:1543552243294
22:32:05 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:32:07 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
22:32:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:32:19 INFO  : 
22:32:20 INFO  : Updating hardware inferred compiler options for Vision.
22:32:20 INFO  : Clearing existing target manager status.
22:32:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:32:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:33:10 INFO  : Disconnected from the channel tcfchan#61.
22:33:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:33:27 INFO  : 'jtag frequency' command is executed.
22:33:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:27 INFO  : Context for 'APU' is selected.
22:33:27 INFO  : System reset is completed.
22:33:30 INFO  : 'after 3000' command is executed.
22:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:33:33 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:33:33 INFO  : Context for 'APU' is selected.
22:33:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:33:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:33 INFO  : Context for 'APU' is selected.
22:33:33 INFO  : 'ps7_init' command is executed.
22:33:33 INFO  : 'ps7_post_config' command is executed.
22:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:34 INFO  : Memory regions updated for context APU
22:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:34 INFO  : 'con' command is executed.
22:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:33:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:35:33 INFO  : Disconnected from the channel tcfchan#62.
22:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:35:34 INFO  : 'jtag frequency' command is executed.
22:35:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:35 INFO  : Context for 'APU' is selected.
22:35:35 INFO  : System reset is completed.
22:35:38 INFO  : 'after 3000' command is executed.
22:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:35:40 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:35:40 INFO  : Context for 'APU' is selected.
22:35:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:35:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:40 INFO  : Context for 'APU' is selected.
22:35:41 INFO  : 'ps7_init' command is executed.
22:35:41 INFO  : 'ps7_post_config' command is executed.
22:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:41 INFO  : Memory regions updated for context APU
22:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:41 INFO  : 'con' command is executed.
22:35:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:35:41 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:37:28 INFO  : Disconnected from the channel tcfchan#63.
22:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:37:29 INFO  : 'jtag frequency' command is executed.
22:37:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:29 INFO  : Context for 'APU' is selected.
22:37:30 INFO  : System reset is completed.
22:37:33 INFO  : 'after 3000' command is executed.
22:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:37:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:37:35 INFO  : Context for 'APU' is selected.
22:37:35 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:37:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:35 INFO  : Context for 'APU' is selected.
22:37:36 INFO  : 'ps7_init' command is executed.
22:37:36 INFO  : 'ps7_post_config' command is executed.
22:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:36 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:36 INFO  : Memory regions updated for context APU
22:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:36 INFO  : 'con' command is executed.
22:37:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:37:36 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:39:24 INFO  : Disconnected from the channel tcfchan#64.
22:39:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:39:25 INFO  : 'jtag frequency' command is executed.
22:39:25 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:25 INFO  : Context for 'APU' is selected.
22:39:25 INFO  : System reset is completed.
22:39:28 INFO  : 'after 3000' command is executed.
22:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:39:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:39:31 INFO  : Context for 'APU' is selected.
22:39:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:39:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:31 INFO  : Context for 'APU' is selected.
22:39:32 INFO  : 'ps7_init' command is executed.
22:39:32 INFO  : 'ps7_post_config' command is executed.
22:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:32 INFO  : Memory regions updated for context APU
22:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:32 INFO  : 'con' command is executed.
22:39:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:39:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:40:16 INFO  : Disconnected from the channel tcfchan#65.
22:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:40:17 INFO  : 'jtag frequency' command is executed.
22:40:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:18 INFO  : Context for 'APU' is selected.
22:40:18 INFO  : System reset is completed.
22:40:21 INFO  : 'after 3000' command is executed.
22:40:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:40:23 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:40:23 INFO  : Context for 'APU' is selected.
22:40:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:23 INFO  : Context for 'APU' is selected.
22:40:24 INFO  : 'ps7_init' command is executed.
22:40:24 INFO  : 'ps7_post_config' command is executed.
22:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:24 INFO  : Memory regions updated for context APU
22:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:24 INFO  : 'con' command is executed.
22:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:40:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:41:17 INFO  : Disconnected from the channel tcfchan#66.
22:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:41:18 INFO  : 'jtag frequency' command is executed.
22:41:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:18 INFO  : Context for 'APU' is selected.
22:41:18 INFO  : System reset is completed.
22:41:21 INFO  : 'after 3000' command is executed.
22:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:41:24 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:41:24 INFO  : Context for 'APU' is selected.
22:41:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:41:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:24 INFO  : Context for 'APU' is selected.
22:41:24 INFO  : 'ps7_init' command is executed.
22:41:24 INFO  : 'ps7_post_config' command is executed.
22:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:25 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:25 INFO  : Memory regions updated for context APU
22:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:25 INFO  : 'con' command is executed.
22:41:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:41:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:01:18 INFO  : Disconnected from the channel tcfchan#67.
16:11:07 INFO  : Registering command handlers for SDK TCF services
16:11:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
16:11:13 INFO  : XSCT server has started successfully.
16:11:13 INFO  : Successfully done setting XSCT server connection channel  
16:11:16 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
16:11:16 INFO  : Successfully done setting SDK workspace  
16:11:16 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
16:31:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:31:24 INFO  : 'jtag frequency' command is executed.
16:31:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:25 INFO  : Context for 'APU' is selected.
16:31:25 INFO  : System reset is completed.
16:31:28 INFO  : 'after 3000' command is executed.
16:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:31:32 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:31:33 INFO  : Context for 'APU' is selected.
16:31:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:31:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:33 INFO  : Context for 'APU' is selected.
16:31:33 INFO  : 'ps7_init' command is executed.
16:31:33 INFO  : 'ps7_post_config' command is executed.
16:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:34 INFO  : Memory regions updated for context APU
16:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:34 INFO  : 'con' command is executed.
16:31:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:31:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:31:44 INFO  : Disconnected from the channel tcfchan#1.
16:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:31:45 INFO  : 'jtag frequency' command is executed.
16:31:45 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:45 INFO  : Context for 'APU' is selected.
16:31:45 INFO  : System reset is completed.
16:31:48 INFO  : 'after 3000' command is executed.
16:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:31:51 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:31:51 INFO  : Context for 'APU' is selected.
16:31:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:54 INFO  : Context for 'APU' is selected.
16:31:55 INFO  : 'ps7_init' command is executed.
16:31:55 INFO  : 'ps7_post_config' command is executed.
16:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:55 INFO  : Memory regions updated for context APU
16:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:55 INFO  : 'con' command is executed.
16:31:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:31:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:35:36 INFO  : Disconnected from the channel tcfchan#2.
16:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:35:38 INFO  : 'jtag frequency' command is executed.
16:35:38 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:38 INFO  : Context for 'APU' is selected.
16:35:38 INFO  : System reset is completed.
16:35:41 INFO  : 'after 3000' command is executed.
16:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:35:43 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:35:44 INFO  : Context for 'APU' is selected.
16:35:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:35:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:47 INFO  : Context for 'APU' is selected.
16:35:47 INFO  : 'ps7_init' command is executed.
16:35:47 INFO  : 'ps7_post_config' command is executed.
16:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:48 INFO  : Memory regions updated for context APU
16:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:48 INFO  : 'con' command is executed.
16:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:35:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:37:02 INFO  : Disconnected from the channel tcfchan#3.
16:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:37:04 INFO  : 'jtag frequency' command is executed.
16:37:04 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:04 INFO  : Context for 'APU' is selected.
16:37:04 INFO  : System reset is completed.
16:37:07 INFO  : 'after 3000' command is executed.
16:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:37:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:37:09 INFO  : Context for 'APU' is selected.
16:37:12 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:37:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:12 INFO  : Context for 'APU' is selected.
16:37:13 INFO  : 'ps7_init' command is executed.
16:37:13 INFO  : 'ps7_post_config' command is executed.
16:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:13 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:13 INFO  : Memory regions updated for context APU
16:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:13 INFO  : 'con' command is executed.
16:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:37:13 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:52:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543621845760,  Project:1543555822992
16:52:43 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:53:16 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
16:53:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:53:27 INFO  : 
16:53:28 INFO  : Updating hardware inferred compiler options for Vision.
16:53:28 INFO  : Clearing existing target manager status.
16:53:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:53:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:54:16 INFO  : Disconnected from the channel tcfchan#4.
16:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:54:31 INFO  : 'jtag frequency' command is executed.
16:54:31 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:31 INFO  : Context for 'APU' is selected.
16:54:31 INFO  : System reset is completed.
16:54:34 INFO  : 'after 3000' command is executed.
16:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:54:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:54:36 INFO  : Context for 'APU' is selected.
16:54:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:54:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:37 INFO  : Context for 'APU' is selected.
16:54:37 INFO  : 'ps7_init' command is executed.
16:54:37 INFO  : 'ps7_post_config' command is executed.
16:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:37 INFO  : Memory regions updated for context APU
16:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:38 INFO  : 'con' command is executed.
16:54:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:54:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:55:49 INFO  : Disconnected from the channel tcfchan#5.
16:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:55:50 INFO  : 'jtag frequency' command is executed.
16:55:50 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:51 INFO  : Context for 'APU' is selected.
16:55:51 INFO  : System reset is completed.
16:55:54 INFO  : 'after 3000' command is executed.
16:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:55:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:55:56 INFO  : Context for 'APU' is selected.
16:55:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:59 INFO  : Context for 'APU' is selected.
16:55:59 INFO  : 'ps7_init' command is executed.
16:55:59 INFO  : 'ps7_post_config' command is executed.
16:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:00 INFO  : Memory regions updated for context APU
16:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:00 INFO  : 'con' command is executed.
16:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:56:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:56:55 INFO  : Disconnected from the channel tcfchan#6.
16:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:56:57 INFO  : 'jtag frequency' command is executed.
16:56:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:57 INFO  : Context for 'APU' is selected.
16:56:57 INFO  : System reset is completed.
16:57:00 INFO  : 'after 3000' command is executed.
16:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:57:02 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:57:03 INFO  : Context for 'APU' is selected.
16:57:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:03 INFO  : Context for 'APU' is selected.
16:57:03 INFO  : 'ps7_init' command is executed.
16:57:03 INFO  : 'ps7_post_config' command is executed.
16:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:03 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:04 INFO  : Memory regions updated for context APU
16:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:04 INFO  : 'con' command is executed.
16:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:57:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:58:32 INFO  : Disconnected from the channel tcfchan#7.
16:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:58:33 INFO  : 'jtag frequency' command is executed.
16:58:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:33 INFO  : Context for 'APU' is selected.
16:58:33 INFO  : System reset is completed.
16:58:36 INFO  : 'after 3000' command is executed.
16:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:58:39 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:58:39 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:39 INFO  : Context for 'APU' is selected.
16:58:40 INFO  : 'ps7_init' command is executed.
16:58:40 INFO  : 'ps7_post_config' command is executed.
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:40 INFO  : Memory regions updated for context APU
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:40 INFO  : 'con' command is executed.
16:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:58:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:59:20 INFO  : Disconnected from the channel tcfchan#8.
16:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:59:22 INFO  : 'jtag frequency' command is executed.
16:59:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:22 INFO  : Context for 'APU' is selected.
16:59:22 INFO  : System reset is completed.
16:59:25 INFO  : 'after 3000' command is executed.
16:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:59:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:59:28 INFO  : Context for 'APU' is selected.
16:59:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:28 INFO  : Context for 'APU' is selected.
16:59:28 INFO  : 'ps7_init' command is executed.
16:59:28 INFO  : 'ps7_post_config' command is executed.
16:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:29 INFO  : Memory regions updated for context APU
16:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:29 INFO  : 'con' command is executed.
16:59:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:59:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:00:43 INFO  : Disconnected from the channel tcfchan#9.
17:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:00:44 INFO  : 'jtag frequency' command is executed.
17:00:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:44 INFO  : Context for 'APU' is selected.
17:00:45 INFO  : System reset is completed.
17:00:48 INFO  : 'after 3000' command is executed.
17:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:00:50 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:00:50 INFO  : Context for 'APU' is selected.
17:00:50 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:50 INFO  : Context for 'APU' is selected.
17:00:51 INFO  : 'ps7_init' command is executed.
17:00:51 INFO  : 'ps7_post_config' command is executed.
17:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:51 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:51 INFO  : Memory regions updated for context APU
17:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:51 INFO  : 'con' command is executed.
17:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:00:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:02:09 INFO  : Disconnected from the channel tcfchan#10.
17:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:02:11 INFO  : 'jtag frequency' command is executed.
17:02:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:11 INFO  : Context for 'APU' is selected.
17:02:11 INFO  : System reset is completed.
17:02:14 INFO  : 'after 3000' command is executed.
17:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:02:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:02:16 INFO  : Context for 'APU' is selected.
17:02:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:02:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:17 INFO  : Context for 'APU' is selected.
17:02:17 INFO  : 'ps7_init' command is executed.
17:02:17 INFO  : 'ps7_post_config' command is executed.
17:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:17 INFO  : Memory regions updated for context APU
17:02:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:18 INFO  : 'con' command is executed.
17:02:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:02:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:02:50 INFO  : Disconnected from the channel tcfchan#11.
17:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:02:52 INFO  : 'jtag frequency' command is executed.
17:02:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:52 INFO  : Context for 'APU' is selected.
17:02:52 INFO  : System reset is completed.
17:02:55 INFO  : 'after 3000' command is executed.
17:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:02:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:02:57 INFO  : Context for 'APU' is selected.
17:02:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:58 INFO  : Context for 'APU' is selected.
17:02:58 INFO  : 'ps7_init' command is executed.
17:02:58 INFO  : 'ps7_post_config' command is executed.
17:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:58 INFO  : Memory regions updated for context APU
17:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:59 INFO  : 'con' command is executed.
17:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:02:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:05:51 INFO  : Disconnected from the channel tcfchan#12.
17:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:05:53 INFO  : 'jtag frequency' command is executed.
17:05:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:53 INFO  : Context for 'APU' is selected.
17:05:53 INFO  : System reset is completed.
17:05:56 INFO  : 'after 3000' command is executed.
17:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:05:58 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:05:58 INFO  : Context for 'APU' is selected.
17:05:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:05:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:59 INFO  : Context for 'APU' is selected.
17:05:59 INFO  : 'ps7_init' command is executed.
17:05:59 INFO  : 'ps7_post_config' command is executed.
17:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:59 INFO  : Memory regions updated for context APU
17:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:00 INFO  : 'con' command is executed.
17:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:06:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:27:18 INFO  : Disconnected from the channel tcfchan#13.
17:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:27:19 INFO  : 'jtag frequency' command is executed.
17:27:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:19 INFO  : Context for 'APU' is selected.
17:27:19 INFO  : System reset is completed.
17:27:22 INFO  : 'after 3000' command is executed.
17:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:27:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:27:25 INFO  : Context for 'APU' is selected.
17:27:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:25 INFO  : Context for 'APU' is selected.
17:27:25 INFO  : 'ps7_init' command is executed.
17:27:25 INFO  : 'ps7_post_config' command is executed.
17:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:26 INFO  : Memory regions updated for context APU
17:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:26 INFO  : 'con' command is executed.
17:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:27:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:28:04 INFO  : Disconnected from the channel tcfchan#14.
17:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:28:05 INFO  : 'jtag frequency' command is executed.
17:28:05 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:05 INFO  : Context for 'APU' is selected.
17:28:05 INFO  : System reset is completed.
17:28:08 INFO  : 'after 3000' command is executed.
17:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:28:11 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:28:11 INFO  : Context for 'APU' is selected.
17:28:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:11 INFO  : Context for 'APU' is selected.
17:28:11 INFO  : 'ps7_init' command is executed.
17:28:11 INFO  : 'ps7_post_config' command is executed.
17:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:12 INFO  : Memory regions updated for context APU
17:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:12 INFO  : 'con' command is executed.
17:28:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:28:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:28:59 INFO  : Disconnected from the channel tcfchan#15.
17:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:29:01 INFO  : 'jtag frequency' command is executed.
17:29:01 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:01 INFO  : Context for 'APU' is selected.
17:29:01 INFO  : System reset is completed.
17:29:04 INFO  : 'after 3000' command is executed.
17:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:29:06 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:29:07 INFO  : Context for 'APU' is selected.
17:29:07 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:29:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:07 INFO  : Context for 'APU' is selected.
17:29:07 INFO  : 'ps7_init' command is executed.
17:29:07 INFO  : 'ps7_post_config' command is executed.
17:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:07 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:07 INFO  : Memory regions updated for context APU
17:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:08 INFO  : 'con' command is executed.
17:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:29:08 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:29:39 INFO  : Disconnected from the channel tcfchan#16.
17:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:29:40 INFO  : 'jtag frequency' command is executed.
17:29:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:41 INFO  : Context for 'APU' is selected.
17:29:41 INFO  : System reset is completed.
17:29:44 INFO  : 'after 3000' command is executed.
17:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:29:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:29:46 INFO  : Context for 'APU' is selected.
17:29:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:29:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:46 INFO  : Context for 'APU' is selected.
17:29:47 INFO  : 'ps7_init' command is executed.
17:29:47 INFO  : 'ps7_post_config' command is executed.
17:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:47 INFO  : Memory regions updated for context APU
17:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:47 INFO  : 'con' command is executed.
17:29:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:29:47 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:30:22 INFO  : Disconnected from the channel tcfchan#17.
17:30:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:30:23 INFO  : 'jtag frequency' command is executed.
17:30:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:23 INFO  : Context for 'APU' is selected.
17:30:24 INFO  : System reset is completed.
17:30:27 INFO  : 'after 3000' command is executed.
17:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:30:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:30:29 INFO  : Context for 'APU' is selected.
17:30:29 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:29 INFO  : Context for 'APU' is selected.
17:30:30 INFO  : 'ps7_init' command is executed.
17:30:30 INFO  : 'ps7_post_config' command is executed.
17:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:30 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:30 INFO  : Memory regions updated for context APU
17:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:30 INFO  : 'con' command is executed.
17:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:30:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:31:50 INFO  : Disconnected from the channel tcfchan#18.
17:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:31:52 INFO  : 'jtag frequency' command is executed.
17:31:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:52 INFO  : Context for 'APU' is selected.
17:31:52 INFO  : System reset is completed.
17:31:55 INFO  : 'after 3000' command is executed.
17:31:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:31:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:31:57 INFO  : Context for 'APU' is selected.
17:31:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:58 INFO  : Context for 'APU' is selected.
17:31:58 INFO  : 'ps7_init' command is executed.
17:31:58 INFO  : 'ps7_post_config' command is executed.
17:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:58 INFO  : Memory regions updated for context APU
17:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:59 INFO  : 'con' command is executed.
17:31:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:31:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:34:27 INFO  : Disconnected from the channel tcfchan#19.
17:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:34:28 INFO  : 'jtag frequency' command is executed.
17:34:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:28 INFO  : Context for 'APU' is selected.
17:34:28 INFO  : System reset is completed.
17:34:31 INFO  : 'after 3000' command is executed.
17:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:34:34 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:34:34 INFO  : Context for 'APU' is selected.
17:34:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:34 INFO  : Context for 'APU' is selected.
17:34:34 INFO  : 'ps7_init' command is executed.
17:34:34 INFO  : 'ps7_post_config' command is executed.
17:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:35 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:35 INFO  : Memory regions updated for context APU
17:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:35 INFO  : 'con' command is executed.
17:34:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:34:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:54:12 INFO  : Disconnected from the channel tcfchan#20.
17:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:54:13 INFO  : 'jtag frequency' command is executed.
17:54:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:13 INFO  : Context for 'APU' is selected.
17:54:13 INFO  : System reset is completed.
17:54:16 INFO  : 'after 3000' command is executed.
17:54:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:54:19 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:54:19 INFO  : Context for 'APU' is selected.
17:54:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:54:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:19 INFO  : Context for 'APU' is selected.
17:54:19 INFO  : 'ps7_init' command is executed.
17:54:19 INFO  : 'ps7_post_config' command is executed.
17:54:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:20 INFO  : Memory regions updated for context APU
17:54:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:20 INFO  : 'con' command is executed.
17:54:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:54:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:54:52 INFO  : Disconnected from the channel tcfchan#21.
17:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:54:53 INFO  : 'jtag frequency' command is executed.
17:54:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:53 INFO  : Context for 'APU' is selected.
17:54:54 INFO  : System reset is completed.
17:54:57 INFO  : 'after 3000' command is executed.
17:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:54:59 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:54:59 INFO  : Context for 'APU' is selected.
17:54:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:59 INFO  : Context for 'APU' is selected.
17:55:00 INFO  : 'ps7_init' command is executed.
17:55:00 INFO  : 'ps7_post_config' command is executed.
17:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:00 INFO  : Memory regions updated for context APU
17:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:00 INFO  : 'con' command is executed.
17:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:55:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:59:50 INFO  : Disconnected from the channel tcfchan#22.
17:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:59:52 INFO  : 'jtag frequency' command is executed.
17:59:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:52 INFO  : Context for 'APU' is selected.
17:59:52 INFO  : System reset is completed.
17:59:55 INFO  : 'after 3000' command is executed.
17:59:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:59:57 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:59:57 INFO  : Context for 'APU' is selected.
17:59:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:57 INFO  : Context for 'APU' is selected.
17:59:58 INFO  : 'ps7_init' command is executed.
17:59:58 INFO  : 'ps7_post_config' command is executed.
17:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:58 INFO  : Memory regions updated for context APU
17:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:59 INFO  : 'con' command is executed.
17:59:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:59:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:00:26 INFO  : Disconnected from the channel tcfchan#23.
18:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:00:27 INFO  : 'jtag frequency' command is executed.
18:00:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:00:27 INFO  : Context for 'APU' is selected.
18:00:27 INFO  : System reset is completed.
18:00:30 INFO  : 'after 3000' command is executed.
18:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:00:33 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:00:33 INFO  : Context for 'APU' is selected.
18:00:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:33 INFO  : Context for 'APU' is selected.
18:00:33 INFO  : 'ps7_init' command is executed.
18:00:33 INFO  : 'ps7_post_config' command is executed.
18:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:34 INFO  : Memory regions updated for context APU
18:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:34 INFO  : 'con' command is executed.
18:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:00:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:15:04 INFO  : Disconnected from the channel tcfchan#24.
18:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:15:05 INFO  : 'jtag frequency' command is executed.
18:15:05 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:05 INFO  : Context for 'APU' is selected.
18:15:05 INFO  : System reset is completed.
18:15:08 INFO  : 'after 3000' command is executed.
18:15:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:15:11 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:15:11 INFO  : Context for 'APU' is selected.
18:15:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:15:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:11 INFO  : Context for 'APU' is selected.
18:15:12 INFO  : 'ps7_init' command is executed.
18:15:12 INFO  : 'ps7_post_config' command is executed.
18:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:12 INFO  : Memory regions updated for context APU
18:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:12 INFO  : 'con' command is executed.
18:15:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:15:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:21:41 INFO  : Disconnected from the channel tcfchan#25.
18:21:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:21:43 INFO  : 'jtag frequency' command is executed.
18:21:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:43 INFO  : Context for 'APU' is selected.
18:21:43 INFO  : System reset is completed.
18:21:46 INFO  : 'after 3000' command is executed.
18:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:21:48 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:21:49 INFO  : Context for 'APU' is selected.
18:21:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:21:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:49 INFO  : Context for 'APU' is selected.
18:21:49 INFO  : 'ps7_init' command is executed.
18:21:49 INFO  : 'ps7_post_config' command is executed.
18:21:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:49 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:50 INFO  : Memory regions updated for context APU
18:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:50 INFO  : 'con' command is executed.
18:21:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:21:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:24:19 INFO  : Disconnected from the channel tcfchan#26.
18:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:24:20 INFO  : 'jtag frequency' command is executed.
18:24:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:20 INFO  : Context for 'APU' is selected.
18:24:21 INFO  : System reset is completed.
18:24:24 INFO  : 'after 3000' command is executed.
18:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:24:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:24:26 INFO  : Context for 'APU' is selected.
18:24:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:26 INFO  : Context for 'APU' is selected.
18:24:27 INFO  : 'ps7_init' command is executed.
18:24:27 INFO  : 'ps7_post_config' command is executed.
18:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:27 INFO  : Memory regions updated for context APU
18:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:27 INFO  : 'con' command is executed.
18:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:24:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:24:46 INFO  : Disconnected from the channel tcfchan#27.
18:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:24:48 INFO  : 'jtag frequency' command is executed.
18:24:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:48 INFO  : Context for 'APU' is selected.
18:24:48 INFO  : System reset is completed.
18:24:51 INFO  : 'after 3000' command is executed.
18:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:24:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:24:54 INFO  : Context for 'APU' is selected.
18:24:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:54 INFO  : Context for 'APU' is selected.
18:24:54 INFO  : 'ps7_init' command is executed.
18:24:54 INFO  : 'ps7_post_config' command is executed.
18:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:54 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:54 INFO  : Memory regions updated for context APU
18:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:55 INFO  : 'con' command is executed.
18:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:24:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:25:39 INFO  : Disconnected from the channel tcfchan#28.
18:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:25:41 INFO  : 'jtag frequency' command is executed.
18:25:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:41 INFO  : Context for 'APU' is selected.
18:25:41 INFO  : System reset is completed.
18:25:44 INFO  : 'after 3000' command is executed.
18:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:25:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:25:46 INFO  : Context for 'APU' is selected.
18:25:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:46 INFO  : Context for 'APU' is selected.
18:25:47 INFO  : 'ps7_init' command is executed.
18:25:47 INFO  : 'ps7_post_config' command is executed.
18:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:47 INFO  : Memory regions updated for context APU
18:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:48 INFO  : 'con' command is executed.
18:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:25:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:26:30 INFO  : Disconnected from the channel tcfchan#29.
18:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:26:31 INFO  : 'jtag frequency' command is executed.
18:26:31 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:31 INFO  : Context for 'APU' is selected.
18:26:31 INFO  : System reset is completed.
18:26:34 INFO  : 'after 3000' command is executed.
18:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:26:37 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:26:37 INFO  : Context for 'APU' is selected.
18:26:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:37 INFO  : Context for 'APU' is selected.
18:26:37 INFO  : 'ps7_init' command is executed.
18:26:37 INFO  : 'ps7_post_config' command is executed.
18:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:38 INFO  : Memory regions updated for context APU
18:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:38 INFO  : 'con' command is executed.
18:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:26:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:28:56 INFO  : Disconnected from the channel tcfchan#30.
18:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:28:57 INFO  : 'jtag frequency' command is executed.
18:28:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:57 INFO  : Context for 'APU' is selected.
18:28:57 INFO  : System reset is completed.
18:29:00 INFO  : 'after 3000' command is executed.
18:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:29:03 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:29:03 INFO  : Context for 'APU' is selected.
18:29:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:03 INFO  : Context for 'APU' is selected.
18:29:03 INFO  : 'ps7_init' command is executed.
18:29:03 INFO  : 'ps7_post_config' command is executed.
18:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:04 INFO  : Memory regions updated for context APU
18:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:04 INFO  : 'con' command is executed.
18:29:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:29:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:30:15 INFO  : Disconnected from the channel tcfchan#31.
18:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:30:17 INFO  : 'jtag frequency' command is executed.
18:30:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:17 INFO  : Context for 'APU' is selected.
18:30:17 INFO  : System reset is completed.
18:30:20 INFO  : 'after 3000' command is executed.
18:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:30:22 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:30:22 INFO  : Context for 'APU' is selected.
18:30:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:22 INFO  : Context for 'APU' is selected.
18:30:23 INFO  : 'ps7_init' command is executed.
18:30:23 INFO  : 'ps7_post_config' command is executed.
18:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:23 INFO  : Memory regions updated for context APU
18:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:24 INFO  : 'con' command is executed.
18:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:30:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:34:18 INFO  : Disconnected from the channel tcfchan#32.
18:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:34:20 INFO  : 'jtag frequency' command is executed.
18:34:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:20 INFO  : Context for 'APU' is selected.
18:34:20 INFO  : System reset is completed.
18:34:23 INFO  : 'after 3000' command is executed.
18:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:34:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:34:25 INFO  : Context for 'APU' is selected.
18:34:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:25 INFO  : Context for 'APU' is selected.
18:34:26 INFO  : 'ps7_init' command is executed.
18:34:26 INFO  : 'ps7_post_config' command is executed.
18:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:26 INFO  : Memory regions updated for context APU
18:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:27 INFO  : 'con' command is executed.
18:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:34:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:35:43 INFO  : Disconnected from the channel tcfchan#33.
18:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:35:44 INFO  : 'jtag frequency' command is executed.
18:35:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:44 INFO  : Context for 'APU' is selected.
18:35:44 INFO  : System reset is completed.
18:35:47 INFO  : 'after 3000' command is executed.
18:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:35:50 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:35:50 INFO  : Context for 'APU' is selected.
18:35:50 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:35:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:50 INFO  : Context for 'APU' is selected.
18:35:50 INFO  : 'ps7_init' command is executed.
18:35:50 INFO  : 'ps7_post_config' command is executed.
18:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:51 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:51 INFO  : Memory regions updated for context APU
18:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:51 INFO  : 'con' command is executed.
18:35:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:35:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:54:49 INFO  : Disconnected from the channel tcfchan#34.
18:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:54:51 INFO  : 'jtag frequency' command is executed.
18:54:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:51 INFO  : Context for 'APU' is selected.
18:54:51 INFO  : System reset is completed.
18:54:54 INFO  : 'after 3000' command is executed.
18:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:54:58 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:54:58 INFO  : Context for 'APU' is selected.
18:54:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:58 INFO  : Context for 'APU' is selected.
18:54:59 INFO  : 'ps7_init' command is executed.
18:54:59 INFO  : 'ps7_post_config' command is executed.
18:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:59 INFO  : Memory regions updated for context APU
18:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:59 INFO  : 'con' command is executed.
18:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:54:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:09:05 INFO  : Disconnected from the channel tcfchan#35.
19:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:09:07 INFO  : 'jtag frequency' command is executed.
19:09:07 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:07 INFO  : Context for 'APU' is selected.
19:09:08 INFO  : System reset is completed.
19:09:11 INFO  : 'after 3000' command is executed.
19:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:09:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:09:13 INFO  : Context for 'APU' is selected.
19:09:13 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:13 INFO  : Context for 'APU' is selected.
19:09:14 INFO  : 'ps7_init' command is executed.
19:09:14 INFO  : 'ps7_post_config' command is executed.
19:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:14 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:14 INFO  : Memory regions updated for context APU
19:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:14 INFO  : 'con' command is executed.
19:09:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:09:14 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:18:59 INFO  : Disconnected from the channel tcfchan#36.
19:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:19:00 INFO  : 'jtag frequency' command is executed.
19:19:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:00 INFO  : Context for 'APU' is selected.
19:19:00 INFO  : System reset is completed.
19:19:03 INFO  : 'after 3000' command is executed.
19:19:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:19:06 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:19:06 INFO  : Context for 'APU' is selected.
19:19:06 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:06 INFO  : Context for 'APU' is selected.
19:19:06 INFO  : 'ps7_init' command is executed.
19:19:06 INFO  : 'ps7_post_config' command is executed.
19:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:07 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:07 INFO  : Memory regions updated for context APU
19:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:07 INFO  : 'con' command is executed.
19:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:19:07 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:36:26 INFO  : Disconnected from the channel tcfchan#37.
19:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:36:27 INFO  : 'jtag frequency' command is executed.
19:36:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:27 INFO  : Context for 'APU' is selected.
19:36:27 INFO  : System reset is completed.
19:36:30 INFO  : 'after 3000' command is executed.
19:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:36:33 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:36:33 INFO  : Context for 'APU' is selected.
19:36:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:36:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:33 INFO  : Context for 'APU' is selected.
19:36:33 INFO  : 'ps7_init' command is executed.
19:36:33 INFO  : 'ps7_post_config' command is executed.
19:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:34 INFO  : Memory regions updated for context APU
19:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:34 INFO  : 'con' command is executed.
19:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:36:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:38:17 INFO  : Disconnected from the channel tcfchan#38.
19:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:38:19 INFO  : 'jtag frequency' command is executed.
19:38:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:20 INFO  : Context for 'APU' is selected.
19:38:20 INFO  : System reset is completed.
19:38:23 INFO  : 'after 3000' command is executed.
19:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:38:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:38:25 INFO  : Context for 'APU' is selected.
19:38:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:38:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:25 INFO  : Context for 'APU' is selected.
19:38:26 INFO  : 'ps7_init' command is executed.
19:38:26 INFO  : 'ps7_post_config' command is executed.
19:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:26 INFO  : Memory regions updated for context APU
19:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:26 INFO  : 'con' command is executed.
19:38:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:38:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:50:19 INFO  : Disconnected from the channel tcfchan#39.
19:50:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:50:20 INFO  : 'jtag frequency' command is executed.
19:50:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:20 INFO  : Context for 'APU' is selected.
19:50:20 INFO  : System reset is completed.
19:50:23 INFO  : 'after 3000' command is executed.
19:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:50:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:50:26 INFO  : Context for 'APU' is selected.
19:50:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:50:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:26 INFO  : Context for 'APU' is selected.
19:50:26 INFO  : 'ps7_init' command is executed.
19:50:26 INFO  : 'ps7_post_config' command is executed.
19:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:27 INFO  : Memory regions updated for context APU
19:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:27 INFO  : 'con' command is executed.
19:50:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:50:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:55:22 INFO  : Disconnected from the channel tcfchan#40.
19:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:55:23 INFO  : 'jtag frequency' command is executed.
19:55:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:23 INFO  : Context for 'APU' is selected.
19:55:24 INFO  : System reset is completed.
19:55:27 INFO  : 'after 3000' command is executed.
19:55:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:55:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:55:29 INFO  : Context for 'APU' is selected.
19:55:29 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:55:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:29 INFO  : Context for 'APU' is selected.
19:55:30 INFO  : 'ps7_init' command is executed.
19:55:30 INFO  : 'ps7_post_config' command is executed.
19:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:30 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:30 INFO  : Memory regions updated for context APU
19:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:30 INFO  : 'con' command is executed.
19:55:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:55:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:59:06 INFO  : Disconnected from the channel tcfchan#41.
19:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:59:07 INFO  : 'jtag frequency' command is executed.
19:59:07 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:08 INFO  : Context for 'APU' is selected.
19:59:08 INFO  : System reset is completed.
19:59:11 INFO  : 'after 3000' command is executed.
19:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:59:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:59:13 INFO  : Context for 'APU' is selected.
19:59:13 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:13 INFO  : Context for 'APU' is selected.
19:59:14 INFO  : 'ps7_init' command is executed.
19:59:14 INFO  : 'ps7_post_config' command is executed.
19:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:14 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:14 INFO  : Memory regions updated for context APU
19:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:14 INFO  : 'con' command is executed.
19:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:59:14 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:59:44 INFO  : Disconnected from the channel tcfchan#42.
19:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:59:45 INFO  : 'jtag frequency' command is executed.
19:59:45 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:45 INFO  : Context for 'APU' is selected.
19:59:45 INFO  : System reset is completed.
19:59:48 INFO  : 'after 3000' command is executed.
19:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:59:51 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:59:51 INFO  : Context for 'APU' is selected.
19:59:51 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:51 INFO  : Context for 'APU' is selected.
19:59:51 INFO  : 'ps7_init' command is executed.
19:59:51 INFO  : 'ps7_post_config' command is executed.
19:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:52 INFO  : Memory regions updated for context APU
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : 'con' command is executed.
19:59:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:59:52 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:04:03 INFO  : Disconnected from the channel tcfchan#43.
20:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:04:05 INFO  : 'jtag frequency' command is executed.
20:04:05 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:05 INFO  : Context for 'APU' is selected.
20:04:05 INFO  : System reset is completed.
20:04:08 INFO  : 'after 3000' command is executed.
20:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:04:10 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:04:10 INFO  : Context for 'APU' is selected.
20:04:10 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:04:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:10 INFO  : Context for 'APU' is selected.
20:04:11 INFO  : 'ps7_init' command is executed.
20:04:11 INFO  : 'ps7_post_config' command is executed.
20:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:11 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:11 INFO  : Memory regions updated for context APU
20:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:12 INFO  : 'con' command is executed.
20:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:04:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:05:53 INFO  : Disconnected from the channel tcfchan#44.
20:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:05:55 INFO  : 'jtag frequency' command is executed.
20:05:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:55 INFO  : Context for 'APU' is selected.
20:05:55 INFO  : System reset is completed.
20:05:58 INFO  : 'after 3000' command is executed.
20:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:06:01 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:06:01 INFO  : Context for 'APU' is selected.
20:06:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:06:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:01 INFO  : Context for 'APU' is selected.
20:06:01 INFO  : 'ps7_init' command is executed.
20:06:01 INFO  : 'ps7_post_config' command is executed.
20:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:02 INFO  : Memory regions updated for context APU
20:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:02 INFO  : 'con' command is executed.
20:06:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:06:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:13:03 INFO  : Disconnected from the channel tcfchan#45.
20:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:13:05 INFO  : 'jtag frequency' command is executed.
20:13:05 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:05 INFO  : Context for 'APU' is selected.
20:13:05 INFO  : System reset is completed.
20:13:08 INFO  : 'after 3000' command is executed.
20:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:13:10 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:13:10 INFO  : Context for 'APU' is selected.
20:13:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:13:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:11 INFO  : Context for 'APU' is selected.
20:13:11 INFO  : 'ps7_init' command is executed.
20:13:11 INFO  : 'ps7_post_config' command is executed.
20:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:11 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:12 INFO  : Memory regions updated for context APU
20:13:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:12 INFO  : 'con' command is executed.
20:13:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:13:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:22:27 INFO  : Disconnected from the channel tcfchan#46.
20:22:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:22:29 INFO  : 'jtag frequency' command is executed.
20:22:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:29 INFO  : Context for 'APU' is selected.
20:22:29 INFO  : System reset is completed.
20:22:32 INFO  : 'after 3000' command is executed.
20:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:22:34 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:22:34 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:35 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : 'ps7_init' command is executed.
20:22:35 INFO  : 'ps7_post_config' command is executed.
20:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:35 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:36 INFO  : Memory regions updated for context APU
20:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:36 INFO  : 'con' command is executed.
20:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:22:36 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:23:07 INFO  : Disconnected from the channel tcfchan#47.
20:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:23:09 INFO  : 'jtag frequency' command is executed.
20:23:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:09 INFO  : Context for 'APU' is selected.
20:23:09 INFO  : System reset is completed.
20:23:12 INFO  : 'after 3000' command is executed.
20:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:23:14 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:23:14 INFO  : Context for 'APU' is selected.
20:23:14 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:14 INFO  : Context for 'APU' is selected.
20:23:15 INFO  : 'ps7_init' command is executed.
20:23:15 INFO  : 'ps7_post_config' command is executed.
20:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:15 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:15 INFO  : Memory regions updated for context APU
20:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:16 INFO  : 'con' command is executed.
20:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:23:16 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:39:07 INFO  : Disconnected from the channel tcfchan#48.
20:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:39:08 INFO  : 'jtag frequency' command is executed.
20:39:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:08 INFO  : Context for 'APU' is selected.
20:39:08 INFO  : System reset is completed.
20:39:11 INFO  : 'after 3000' command is executed.
20:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:39:14 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:39:14 INFO  : Context for 'APU' is selected.
20:39:14 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:14 INFO  : Context for 'APU' is selected.
20:39:14 INFO  : 'ps7_init' command is executed.
20:39:14 INFO  : 'ps7_post_config' command is executed.
20:39:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:15 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:15 INFO  : Memory regions updated for context APU
20:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:15 INFO  : 'con' command is executed.
20:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:39:15 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:40:00 INFO  : Disconnected from the channel tcfchan#49.
20:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:40:01 INFO  : 'jtag frequency' command is executed.
20:40:01 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:01 INFO  : Context for 'APU' is selected.
20:40:01 INFO  : System reset is completed.
20:40:04 INFO  : 'after 3000' command is executed.
20:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:40:07 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:40:07 INFO  : Context for 'APU' is selected.
20:40:07 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:40:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:07 INFO  : Context for 'APU' is selected.
20:40:07 INFO  : 'ps7_init' command is executed.
20:40:07 INFO  : 'ps7_post_config' command is executed.
20:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:08 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:08 INFO  : Memory regions updated for context APU
20:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:08 INFO  : 'con' command is executed.
20:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:40:08 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:57:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543636029539,  Project:1543621845760
20:57:53 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:57:55 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
20:58:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:58:05 INFO  : 
20:58:06 INFO  : Updating hardware inferred compiler options for Vision.
20:58:06 INFO  : Clearing existing target manager status.
20:58:06 INFO  : Closing and re-opening the MSS file of ther project Vision_bsp
20:58:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:58:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:59:03 INFO  : Disconnected from the channel tcfchan#50.
20:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:59:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:59:23 INFO  : 'jtag frequency' command is executed.
20:59:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:23 INFO  : Context for 'APU' is selected.
20:59:23 INFO  : System reset is completed.
20:59:26 INFO  : 'after 3000' command is executed.
20:59:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:59:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:59:28 INFO  : Context for 'APU' is selected.
20:59:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:29 INFO  : Context for 'APU' is selected.
20:59:29 INFO  : 'ps7_init' command is executed.
20:59:29 INFO  : 'ps7_post_config' command is executed.
20:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:29 INFO  : Memory regions updated for context APU
20:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:30 INFO  : 'con' command is executed.
20:59:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:59:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:01:34 INFO  : Disconnected from the channel tcfchan#51.
21:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:01:36 INFO  : 'jtag frequency' command is executed.
21:01:36 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:36 INFO  : Context for 'APU' is selected.
21:01:36 INFO  : System reset is completed.
21:01:39 INFO  : 'after 3000' command is executed.
21:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:01:41 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:01:41 INFO  : Context for 'APU' is selected.
21:01:41 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:41 INFO  : Context for 'APU' is selected.
21:01:42 INFO  : 'ps7_init' command is executed.
21:01:42 INFO  : 'ps7_post_config' command is executed.
21:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:42 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:42 INFO  : Memory regions updated for context APU
21:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:42 INFO  : 'con' command is executed.
21:01:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:01:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:25:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543638241490,  Project:1543636029539
21:25:00 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:25:04 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
21:25:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:25:14 INFO  : 
21:25:15 INFO  : Updating hardware inferred compiler options for Vision.
21:25:15 INFO  : Clearing existing target manager status.
21:25:15 INFO  : Closing and re-opening the MSS file of ther project Vision_bsp
21:25:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:25:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:26:24 INFO  : Disconnected from the channel tcfchan#52.
21:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:26:44 INFO  : 'jtag frequency' command is executed.
21:26:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:44 INFO  : Context for 'APU' is selected.
21:26:44 INFO  : System reset is completed.
21:26:47 INFO  : 'after 3000' command is executed.
21:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:26:49 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:26:49 INFO  : Context for 'APU' is selected.
21:26:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:26:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:49 INFO  : Context for 'APU' is selected.
21:26:50 INFO  : 'ps7_init' command is executed.
21:26:50 INFO  : 'ps7_post_config' command is executed.
21:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:50 INFO  : Memory regions updated for context APU
21:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:50 INFO  : 'con' command is executed.
21:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:26:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:27:49 INFO  : Disconnected from the channel tcfchan#53.
21:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:27:50 INFO  : 'jtag frequency' command is executed.
21:27:50 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:51 INFO  : Context for 'APU' is selected.
21:27:51 INFO  : System reset is completed.
21:27:54 INFO  : 'after 3000' command is executed.
21:27:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:27:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:27:56 INFO  : Context for 'APU' is selected.
21:27:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:27:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:56 INFO  : Context for 'APU' is selected.
21:27:57 INFO  : 'ps7_init' command is executed.
21:27:57 INFO  : 'ps7_post_config' command is executed.
21:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:57 INFO  : Memory regions updated for context APU
21:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:57 INFO  : 'con' command is executed.
21:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:27:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:30:24 INFO  : Disconnected from the channel tcfchan#54.
21:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:30:26 INFO  : 'jtag frequency' command is executed.
21:30:26 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:26 INFO  : Context for 'APU' is selected.
21:30:26 INFO  : System reset is completed.
21:30:29 INFO  : 'after 3000' command is executed.
21:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:30:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:30:31 INFO  : Context for 'APU' is selected.
21:30:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:32 INFO  : Context for 'APU' is selected.
21:30:32 INFO  : 'ps7_init' command is executed.
21:30:32 INFO  : 'ps7_post_config' command is executed.
21:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:32 INFO  : Memory regions updated for context APU
21:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:33 INFO  : 'con' command is executed.
21:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:30:33 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:37:39 INFO  : Disconnected from the channel tcfchan#55.
21:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:37:41 INFO  : 'jtag frequency' command is executed.
21:37:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:41 INFO  : Context for 'APU' is selected.
21:37:41 INFO  : System reset is completed.
21:37:44 INFO  : 'after 3000' command is executed.
21:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:37:47 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:37:47 INFO  : Context for 'APU' is selected.
21:37:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:37:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:47 INFO  : Context for 'APU' is selected.
21:37:47 INFO  : 'ps7_init' command is executed.
21:37:47 INFO  : 'ps7_post_config' command is executed.
21:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:48 INFO  : Memory regions updated for context APU
21:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:48 INFO  : 'con' command is executed.
21:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:37:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:39:05 INFO  : Disconnected from the channel tcfchan#56.
21:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:39:06 INFO  : 'jtag frequency' command is executed.
21:39:06 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:07 INFO  : Context for 'APU' is selected.
21:39:07 INFO  : System reset is completed.
21:39:10 INFO  : 'after 3000' command is executed.
21:39:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:39:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:39:12 INFO  : Context for 'APU' is selected.
21:39:12 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:12 INFO  : Context for 'APU' is selected.
21:39:13 INFO  : 'ps7_init' command is executed.
21:39:13 INFO  : 'ps7_post_config' command is executed.
21:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:13 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:13 INFO  : Memory regions updated for context APU
21:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:13 INFO  : 'con' command is executed.
21:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:39:13 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:47:28 INFO  : Disconnected from the channel tcfchan#57.
21:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:47:30 INFO  : 'jtag frequency' command is executed.
21:47:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:30 INFO  : Context for 'APU' is selected.
21:47:30 INFO  : System reset is completed.
21:47:33 INFO  : 'after 3000' command is executed.
21:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:47:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:47:36 INFO  : Context for 'APU' is selected.
21:47:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:36 INFO  : Context for 'APU' is selected.
21:47:36 INFO  : 'ps7_init' command is executed.
21:47:36 INFO  : 'ps7_post_config' command is executed.
21:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:37 INFO  : Memory regions updated for context APU
21:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:37 INFO  : 'con' command is executed.
21:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:47:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:49:49 INFO  : Disconnected from the channel tcfchan#58.
21:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:49:50 INFO  : 'jtag frequency' command is executed.
21:49:50 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:50 INFO  : Context for 'APU' is selected.
21:49:50 INFO  : System reset is completed.
21:49:53 INFO  : 'after 3000' command is executed.
21:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:49:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:49:56 INFO  : Context for 'APU' is selected.
21:49:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:49:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:56 INFO  : Context for 'APU' is selected.
21:49:56 INFO  : 'ps7_init' command is executed.
21:49:56 INFO  : 'ps7_post_config' command is executed.
21:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:57 INFO  : Memory regions updated for context APU
21:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:57 INFO  : 'con' command is executed.
21:49:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:49:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:51:45 INFO  : Disconnected from the channel tcfchan#59.
21:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:51:47 INFO  : 'jtag frequency' command is executed.
21:51:47 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:47 INFO  : Context for 'APU' is selected.
21:51:47 INFO  : System reset is completed.
21:51:50 INFO  : 'after 3000' command is executed.
21:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:51:52 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:51:53 INFO  : Context for 'APU' is selected.
21:51:53 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:51:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:53 INFO  : Context for 'APU' is selected.
21:51:53 INFO  : 'ps7_init' command is executed.
21:51:53 INFO  : 'ps7_post_config' command is executed.
21:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:54 INFO  : Memory regions updated for context APU
21:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:54 INFO  : 'con' command is executed.
21:51:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:51:54 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:54:20 INFO  : Disconnected from the channel tcfchan#60.
21:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:54:21 INFO  : 'jtag frequency' command is executed.
21:54:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:21 INFO  : Context for 'APU' is selected.
21:54:21 INFO  : System reset is completed.
21:54:25 INFO  : 'after 3000' command is executed.
21:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:54:27 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:54:27 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:27 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : 'ps7_init' command is executed.
21:54:27 INFO  : 'ps7_post_config' command is executed.
21:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:28 INFO  : Memory regions updated for context APU
21:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:28 INFO  : 'con' command is executed.
21:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:54:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:56:38 INFO  : Disconnected from the channel tcfchan#61.
21:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:56:40 INFO  : 'jtag frequency' command is executed.
21:56:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:40 INFO  : Context for 'APU' is selected.
21:56:40 INFO  : System reset is completed.
21:56:44 INFO  : 'after 3000' command is executed.
21:56:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:56:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:56:46 INFO  : Context for 'APU' is selected.
21:56:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:56:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:46 INFO  : Context for 'APU' is selected.
21:56:47 INFO  : 'ps7_init' command is executed.
21:56:47 INFO  : 'ps7_post_config' command is executed.
21:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:47 INFO  : Memory regions updated for context APU
21:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:47 INFO  : 'con' command is executed.
21:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:56:47 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:08:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543640917738,  Project:1543638241490
22:08:54 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:09:10 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
22:09:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:09:21 INFO  : 
22:09:22 INFO  : Updating hardware inferred compiler options for Vision.
22:09:22 INFO  : Clearing existing target manager status.
22:09:22 INFO  : Closing and re-opening the MSS file of ther project Vision_bsp
22:09:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:09:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:10:06 INFO  : Disconnected from the channel tcfchan#62.
22:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:10:10 INFO  : 'jtag frequency' command is executed.
22:10:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:10 INFO  : Context for 'APU' is selected.
22:10:10 INFO  : System reset is completed.
22:10:13 INFO  : 'after 3000' command is executed.
22:10:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:10:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:10:16 INFO  : Context for 'APU' is selected.
22:10:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:16 INFO  : Context for 'APU' is selected.
22:10:16 INFO  : 'ps7_init' command is executed.
22:10:16 INFO  : 'ps7_post_config' command is executed.
22:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:17 INFO  : Memory regions updated for context APU
22:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:17 INFO  : 'con' command is executed.
22:10:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:10:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:11:33 INFO  : Disconnected from the channel tcfchan#63.
22:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:11:34 INFO  : 'jtag frequency' command is executed.
22:11:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:35 INFO  : Context for 'APU' is selected.
22:11:35 INFO  : System reset is completed.
22:11:38 INFO  : 'after 3000' command is executed.
22:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:11:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:11:42 INFO  : Context for 'APU' is selected.
22:11:42 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:43 INFO  : Context for 'APU' is selected.
22:11:43 INFO  : 'ps7_init' command is executed.
22:11:43 INFO  : 'ps7_post_config' command is executed.
22:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:43 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:43 INFO  : Memory regions updated for context APU
22:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:44 INFO  : 'con' command is executed.
22:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:11:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:12:11 INFO  : Disconnected from the channel tcfchan#64.
22:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:12:13 INFO  : 'jtag frequency' command is executed.
22:12:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:13 INFO  : Context for 'APU' is selected.
22:12:13 INFO  : System reset is completed.
22:12:16 INFO  : 'after 3000' command is executed.
22:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:12:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:12:18 INFO  : Context for 'APU' is selected.
22:12:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:12:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:19 INFO  : Context for 'APU' is selected.
22:12:19 INFO  : 'ps7_init' command is executed.
22:12:19 INFO  : 'ps7_post_config' command is executed.
22:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:19 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:20 INFO  : Memory regions updated for context APU
22:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:20 INFO  : 'con' command is executed.
22:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:12:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:14:18 INFO  : Disconnected from the channel tcfchan#65.
22:14:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:14:20 INFO  : 'jtag frequency' command is executed.
22:14:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:14:20 INFO  : Context for 'APU' is selected.
22:14:20 INFO  : System reset is completed.
22:14:23 INFO  : 'after 3000' command is executed.
22:14:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:14:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:14:25 INFO  : Context for 'APU' is selected.
22:14:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:14:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:25 INFO  : Context for 'APU' is selected.
22:14:26 INFO  : 'ps7_init' command is executed.
22:14:26 INFO  : 'ps7_post_config' command is executed.
22:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:26 INFO  : Memory regions updated for context APU
22:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:27 INFO  : 'con' command is executed.
22:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:14:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:39:42 INFO  : Disconnected from the channel tcfchan#66.
22:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:39:44 INFO  : 'jtag frequency' command is executed.
22:39:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:44 INFO  : Context for 'APU' is selected.
22:39:44 INFO  : System reset is completed.
22:39:47 INFO  : 'after 3000' command is executed.
22:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:39:49 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:39:49 INFO  : Context for 'APU' is selected.
22:39:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:49 INFO  : Context for 'APU' is selected.
22:39:50 INFO  : 'ps7_init' command is executed.
22:39:50 INFO  : 'ps7_post_config' command is executed.
22:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:50 INFO  : Memory regions updated for context APU
22:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:51 INFO  : 'con' command is executed.
22:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:39:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:48:57 INFO  : Disconnected from the channel tcfchan#67.
17:49:13 INFO  : Registering command handlers for SDK TCF services
17:49:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
17:49:19 INFO  : XSCT server has started successfully.
17:49:19 INFO  : Successfully done setting XSCT server connection channel  
17:49:22 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
17:49:22 INFO  : Successfully done setting SDK workspace  
17:49:22 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
18:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:17:57 INFO  : 'jtag frequency' command is executed.
18:17:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:58 INFO  : Context for 'APU' is selected.
18:17:58 INFO  : System reset is completed.
18:18:01 INFO  : 'after 3000' command is executed.
18:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:18:03 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:18:03 INFO  : Context for 'APU' is selected.
18:18:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:04 INFO  : Context for 'APU' is selected.
18:18:04 INFO  : 'ps7_init' command is executed.
18:18:04 INFO  : 'ps7_post_config' command is executed.
18:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:05 INFO  : Memory regions updated for context APU
18:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:05 INFO  : 'con' command is executed.
18:18:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:18:05 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:19:38 INFO  : Disconnected from the channel tcfchan#1.
18:19:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:19:39 INFO  : 'jtag frequency' command is executed.
18:19:39 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:39 INFO  : Context for 'APU' is selected.
18:19:39 INFO  : System reset is completed.
18:19:42 INFO  : 'after 3000' command is executed.
18:19:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:19:45 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:19:45 INFO  : Context for 'APU' is selected.
18:19:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:19:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:48 INFO  : Context for 'APU' is selected.
18:19:48 INFO  : 'ps7_init' command is executed.
18:19:48 INFO  : 'ps7_post_config' command is executed.
18:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:49 INFO  : Memory regions updated for context APU
18:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:49 INFO  : 'con' command is executed.
18:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:19:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:21:07 INFO  : Disconnected from the channel tcfchan#2.
18:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:21:08 INFO  : 'jtag frequency' command is executed.
18:21:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:08 INFO  : Context for 'APU' is selected.
18:21:08 INFO  : System reset is completed.
18:21:11 INFO  : 'after 3000' command is executed.
18:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:21:14 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:21:14 INFO  : Context for 'APU' is selected.
18:21:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:21:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:17 INFO  : Context for 'APU' is selected.
18:21:18 INFO  : 'ps7_init' command is executed.
18:21:18 INFO  : 'ps7_post_config' command is executed.
18:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:18 INFO  : Memory regions updated for context APU
18:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:18 INFO  : 'con' command is executed.
18:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:21:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:58:20 INFO  : Disconnected from the channel tcfchan#3.
18:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:58:22 INFO  : 'jtag frequency' command is executed.
18:58:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:22 INFO  : Context for 'APU' is selected.
18:58:22 INFO  : System reset is completed.
18:58:25 INFO  : 'after 3000' command is executed.
18:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:58:27 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:58:27 INFO  : Context for 'APU' is selected.
18:58:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:30 INFO  : Context for 'APU' is selected.
18:58:31 INFO  : 'ps7_init' command is executed.
18:58:31 INFO  : 'ps7_post_config' command is executed.
18:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:31 INFO  : Memory regions updated for context APU
18:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:32 INFO  : 'con' command is executed.
18:58:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:58:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:01:00 INFO  : Disconnected from the channel tcfchan#4.
19:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:01:01 INFO  : 'jtag frequency' command is executed.
19:01:02 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:01:02 INFO  : Context for 'APU' is selected.
19:01:02 INFO  : System reset is completed.
19:01:05 INFO  : 'after 3000' command is executed.
19:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:01:07 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:01:07 INFO  : Context for 'APU' is selected.
19:01:10 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:10 INFO  : Context for 'APU' is selected.
19:01:11 INFO  : 'ps7_init' command is executed.
19:01:11 INFO  : 'ps7_post_config' command is executed.
19:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:11 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:11 INFO  : Memory regions updated for context APU
19:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:12 INFO  : 'con' command is executed.
19:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:01:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:01:47 INFO  : Disconnected from the channel tcfchan#5.
19:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:01:49 INFO  : 'jtag frequency' command is executed.
19:01:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:01:49 INFO  : Context for 'APU' is selected.
19:01:49 INFO  : System reset is completed.
19:01:52 INFO  : 'after 3000' command is executed.
19:01:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:01:55 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:01:55 INFO  : Context for 'APU' is selected.
19:01:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:01:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:58 INFO  : Context for 'APU' is selected.
19:01:59 INFO  : 'ps7_init' command is executed.
19:01:59 INFO  : 'ps7_post_config' command is executed.
19:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:00 INFO  : Memory regions updated for context APU
19:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:00 INFO  : 'con' command is executed.
19:02:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:02:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:05:32 INFO  : Disconnected from the channel tcfchan#6.
19:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:05:33 INFO  : 'jtag frequency' command is executed.
19:05:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:34 INFO  : Context for 'APU' is selected.
19:05:34 INFO  : System reset is completed.
19:05:37 INFO  : 'after 3000' command is executed.
19:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:05:40 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:05:40 INFO  : Context for 'APU' is selected.
19:05:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:43 INFO  : Context for 'APU' is selected.
19:05:44 INFO  : 'ps7_init' command is executed.
19:05:44 INFO  : 'ps7_post_config' command is executed.
19:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:44 INFO  : Memory regions updated for context APU
19:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:44 INFO  : 'con' command is executed.
19:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:05:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:06:38 INFO  : Disconnected from the channel tcfchan#7.
19:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:06:39 INFO  : 'jtag frequency' command is executed.
19:06:39 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:40 INFO  : Context for 'APU' is selected.
19:06:40 INFO  : System reset is completed.
19:06:43 INFO  : 'after 3000' command is executed.
19:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:06:45 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:06:45 INFO  : Context for 'APU' is selected.
19:06:48 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:06:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:48 INFO  : Context for 'APU' is selected.
19:06:49 INFO  : 'ps7_init' command is executed.
19:06:49 INFO  : 'ps7_post_config' command is executed.
19:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:49 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:49 INFO  : Memory regions updated for context APU
19:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:50 INFO  : 'con' command is executed.
19:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:06:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:12:05 INFO  : Disconnected from the channel tcfchan#8.
19:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:12:07 INFO  : 'jtag frequency' command is executed.
19:12:07 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:07 INFO  : Context for 'APU' is selected.
19:12:07 INFO  : System reset is completed.
19:12:10 INFO  : 'after 3000' command is executed.
19:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:12:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:12:12 INFO  : Context for 'APU' is selected.
19:12:15 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:12:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:15 INFO  : Context for 'APU' is selected.
19:12:16 INFO  : 'ps7_init' command is executed.
19:12:16 INFO  : 'ps7_post_config' command is executed.
19:12:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:16 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:16 INFO  : Memory regions updated for context APU
19:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:17 INFO  : 'con' command is executed.
19:12:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:12:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:16:47 INFO  : Disconnected from the channel tcfchan#9.
19:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:16:49 INFO  : 'jtag frequency' command is executed.
19:16:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:49 INFO  : Context for 'APU' is selected.
19:16:50 INFO  : System reset is completed.
19:16:53 INFO  : 'after 3000' command is executed.
19:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:16:55 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:16:55 INFO  : Context for 'APU' is selected.
19:16:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:16:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:58 INFO  : Context for 'APU' is selected.
19:16:59 INFO  : 'ps7_init' command is executed.
19:16:59 INFO  : 'ps7_post_config' command is executed.
19:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:00 INFO  : Memory regions updated for context APU
19:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:00 INFO  : 'con' command is executed.
19:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:17:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:19:17 INFO  : Disconnected from the channel tcfchan#10.
19:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:19:19 INFO  : 'jtag frequency' command is executed.
19:19:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:19 INFO  : Context for 'APU' is selected.
19:19:19 INFO  : System reset is completed.
19:19:22 INFO  : 'after 3000' command is executed.
19:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:19:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:19:25 INFO  : Context for 'APU' is selected.
19:19:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:27 INFO  : Context for 'APU' is selected.
19:19:28 INFO  : 'ps7_init' command is executed.
19:19:28 INFO  : 'ps7_post_config' command is executed.
19:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:28 INFO  : Memory regions updated for context APU
19:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:29 INFO  : 'con' command is executed.
19:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:19:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:20:37 INFO  : Disconnected from the channel tcfchan#11.
19:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:20:39 INFO  : 'jtag frequency' command is executed.
19:20:39 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:39 INFO  : Context for 'APU' is selected.
19:20:39 INFO  : System reset is completed.
19:20:42 INFO  : 'after 3000' command is executed.
19:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:20:45 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:20:45 INFO  : Context for 'APU' is selected.
19:20:48 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:20:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:48 INFO  : Context for 'APU' is selected.
19:20:48 INFO  : 'ps7_init' command is executed.
19:20:48 INFO  : 'ps7_post_config' command is executed.
19:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:49 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:49 INFO  : Memory regions updated for context APU
19:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:49 INFO  : 'con' command is executed.
19:20:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:20:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:21:05 INFO  : Disconnected from the channel tcfchan#12.
19:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:21:07 INFO  : 'jtag frequency' command is executed.
19:21:07 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:07 INFO  : Context for 'APU' is selected.
19:21:07 INFO  : System reset is completed.
19:21:10 INFO  : 'after 3000' command is executed.
19:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:21:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:21:12 INFO  : Context for 'APU' is selected.
19:21:15 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:15 INFO  : Context for 'APU' is selected.
19:21:16 INFO  : 'ps7_init' command is executed.
19:21:16 INFO  : 'ps7_post_config' command is executed.
19:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:16 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:16 INFO  : Memory regions updated for context APU
19:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:17 INFO  : 'con' command is executed.
19:21:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:21:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:22:34 INFO  : Disconnected from the channel tcfchan#13.
19:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:22:35 INFO  : 'jtag frequency' command is executed.
19:22:35 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:36 INFO  : Context for 'APU' is selected.
19:22:36 INFO  : System reset is completed.
19:22:39 INFO  : 'after 3000' command is executed.
19:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:22:41 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:22:41 INFO  : Context for 'APU' is selected.
19:22:44 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:44 INFO  : Context for 'APU' is selected.
19:22:45 INFO  : 'ps7_init' command is executed.
19:22:45 INFO  : 'ps7_post_config' command is executed.
19:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:45 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:45 INFO  : Memory regions updated for context APU
19:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:46 INFO  : 'con' command is executed.
19:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:22:46 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:28:28 INFO  : Disconnected from the channel tcfchan#14.
19:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:28:30 INFO  : 'jtag frequency' command is executed.
19:28:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:30 INFO  : Context for 'APU' is selected.
19:28:30 INFO  : System reset is completed.
19:28:33 INFO  : 'after 3000' command is executed.
19:28:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:28:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:28:35 INFO  : Context for 'APU' is selected.
19:28:38 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:28:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:38 INFO  : Context for 'APU' is selected.
19:28:39 INFO  : 'ps7_init' command is executed.
19:28:39 INFO  : 'ps7_post_config' command is executed.
19:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:40 INFO  : Memory regions updated for context APU
19:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:40 INFO  : 'con' command is executed.
19:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:28:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:29:33 INFO  : Disconnected from the channel tcfchan#15.
19:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:29:34 INFO  : 'jtag frequency' command is executed.
19:29:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:34 INFO  : Context for 'APU' is selected.
19:29:34 INFO  : System reset is completed.
19:29:37 INFO  : 'after 3000' command is executed.
19:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:29:40 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:29:40 INFO  : Context for 'APU' is selected.
19:29:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:43 INFO  : Context for 'APU' is selected.
19:29:44 INFO  : 'ps7_init' command is executed.
19:29:44 INFO  : 'ps7_post_config' command is executed.
19:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:44 INFO  : Memory regions updated for context APU
19:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:44 INFO  : 'con' command is executed.
19:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:29:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:31:39 INFO  : Disconnected from the channel tcfchan#16.
19:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:31:41 INFO  : 'jtag frequency' command is executed.
19:31:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:41 INFO  : Context for 'APU' is selected.
19:31:41 INFO  : System reset is completed.
19:31:44 INFO  : 'after 3000' command is executed.
19:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:31:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:31:46 INFO  : Context for 'APU' is selected.
19:31:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:31:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:49 INFO  : Context for 'APU' is selected.
19:31:50 INFO  : 'ps7_init' command is executed.
19:31:50 INFO  : 'ps7_post_config' command is executed.
19:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:51 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:51 INFO  : Memory regions updated for context APU
19:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:51 INFO  : 'con' command is executed.
19:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:31:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:34:08 INFO  : Disconnected from the channel tcfchan#17.
19:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:34:09 INFO  : 'jtag frequency' command is executed.
19:34:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:10 INFO  : Context for 'APU' is selected.
19:34:10 INFO  : System reset is completed.
19:34:13 INFO  : 'after 3000' command is executed.
19:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:34:15 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:34:15 INFO  : Context for 'APU' is selected.
19:34:18 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:34:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:18 INFO  : Context for 'APU' is selected.
19:34:19 INFO  : 'ps7_init' command is executed.
19:34:19 INFO  : 'ps7_post_config' command is executed.
19:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:20 INFO  : Memory regions updated for context APU
19:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:20 INFO  : 'con' command is executed.
19:34:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:34:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:42:05 INFO  : Disconnected from the channel tcfchan#18.
19:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:42:07 INFO  : 'jtag frequency' command is executed.
19:42:07 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:08 INFO  : Context for 'APU' is selected.
19:42:08 INFO  : System reset is completed.
19:42:11 INFO  : 'after 3000' command is executed.
19:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:42:14 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:42:14 INFO  : Context for 'APU' is selected.
19:42:18 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:18 INFO  : Context for 'APU' is selected.
19:42:18 INFO  : 'ps7_init' command is executed.
19:42:18 INFO  : 'ps7_post_config' command is executed.
19:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:19 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:19 INFO  : Memory regions updated for context APU
19:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:19 INFO  : 'con' command is executed.
19:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:42:19 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:42:50 INFO  : Disconnected from the channel tcfchan#19.
19:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:42:51 INFO  : 'jtag frequency' command is executed.
19:42:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:51 INFO  : Context for 'APU' is selected.
19:42:52 INFO  : System reset is completed.
19:42:55 INFO  : 'after 3000' command is executed.
19:42:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:42:58 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:42:58 INFO  : Context for 'APU' is selected.
19:43:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:01 INFO  : Context for 'APU' is selected.
19:43:03 INFO  : 'ps7_init' command is executed.
19:43:03 INFO  : 'ps7_post_config' command is executed.
19:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:03 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:04 INFO  : Memory regions updated for context APU
19:43:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:04 INFO  : 'con' command is executed.
19:43:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:43:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:50:11 INFO  : Disconnected from the channel tcfchan#20.
19:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:50:13 INFO  : 'jtag frequency' command is executed.
19:50:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:13 INFO  : Context for 'APU' is selected.
19:50:13 INFO  : System reset is completed.
19:50:16 INFO  : 'after 3000' command is executed.
19:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:50:19 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:50:19 INFO  : Context for 'APU' is selected.
19:50:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:23 INFO  : Context for 'APU' is selected.
19:50:24 INFO  : 'ps7_init' command is executed.
19:50:24 INFO  : 'ps7_post_config' command is executed.
19:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:25 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:25 INFO  : Memory regions updated for context APU
19:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:25 INFO  : 'con' command is executed.
19:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:50:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:51:52 INFO  : Disconnected from the channel tcfchan#21.
19:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:51:54 INFO  : 'jtag frequency' command is executed.
19:51:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:54 INFO  : Context for 'APU' is selected.
19:51:54 INFO  : System reset is completed.
19:51:57 INFO  : 'after 3000' command is executed.
19:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:52:00 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:52:00 INFO  : Context for 'APU' is selected.
19:52:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:52:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:03 INFO  : Context for 'APU' is selected.
19:52:05 INFO  : 'ps7_init' command is executed.
19:52:05 INFO  : 'ps7_post_config' command is executed.
19:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:06 INFO  : Memory regions updated for context APU
19:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:06 INFO  : 'con' command is executed.
19:52:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:52:06 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:59:01 INFO  : Disconnected from the channel tcfchan#22.
19:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:59:13 INFO  : 'jtag frequency' command is executed.
19:59:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:13 INFO  : Context for 'APU' is selected.
19:59:13 INFO  : System reset is completed.
19:59:16 INFO  : 'after 3000' command is executed.
19:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:59:20 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:59:21 INFO  : Context for 'APU' is selected.
19:59:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:26 INFO  : Context for 'APU' is selected.
19:59:27 INFO  : 'ps7_init' command is executed.
19:59:27 INFO  : 'ps7_post_config' command is executed.
19:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:28 INFO  : Memory regions updated for context APU
19:59:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:28 INFO  : 'jtag frequency' command is executed.
19:59:28 INFO  : 'con' command is executed.
19:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:59:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:59:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:28 INFO  : Context for 'APU' is selected.
19:59:29 INFO  : System reset is completed.
19:59:32 INFO  : 'after 3000' command is executed.
19:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:59:34 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:59:34 INFO  : Context for 'APU' is selected.
19:59:35 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:35 INFO  : Context for 'APU' is selected.
19:59:36 INFO  : 'ps7_init' command is executed.
19:59:36 INFO  : 'ps7_post_config' command is executed.
19:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:36 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:37 INFO  : Memory regions updated for context APU
19:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:37 INFO  : 'con' command is executed.
19:59:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:59:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:02:04 INFO  : Disconnected from the channel tcfchan#23.
20:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:02:32 INFO  : 'jtag frequency' command is executed.
20:02:32 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:33 INFO  : Context for 'APU' is selected.
20:02:33 INFO  : System reset is completed.
20:02:36 INFO  : 'after 3000' command is executed.
20:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:02:39 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:02:39 INFO  : Context for 'APU' is selected.
20:02:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:02:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:43 INFO  : Context for 'APU' is selected.
20:02:43 INFO  : 'ps7_init' command is executed.
20:02:43 INFO  : 'ps7_post_config' command is executed.
20:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:44 INFO  : Memory regions updated for context APU
20:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:44 INFO  : 'con' command is executed.
20:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:02:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:07:53 INFO  : Disconnected from the channel tcfchan#24.
20:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:07:55 INFO  : 'jtag frequency' command is executed.
20:07:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:56 INFO  : Context for 'APU' is selected.
20:07:56 INFO  : System reset is completed.
20:07:59 INFO  : 'after 3000' command is executed.
20:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:08:01 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:08:01 INFO  : Context for 'APU' is selected.
20:08:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:08:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:04 INFO  : Context for 'APU' is selected.
20:08:04 INFO  : 'ps7_init' command is executed.
20:08:04 INFO  : 'ps7_post_config' command is executed.
20:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:05 INFO  : Memory regions updated for context APU
20:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:05 INFO  : 'con' command is executed.
20:08:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:08:05 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:11:28 INFO  : Disconnected from the channel tcfchan#25.
20:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:11:29 INFO  : 'jtag frequency' command is executed.
20:11:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:29 INFO  : Context for 'APU' is selected.
20:11:29 INFO  : System reset is completed.
20:11:32 INFO  : 'after 3000' command is executed.
20:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:11:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:11:35 INFO  : Context for 'APU' is selected.
20:11:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:11:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:37 INFO  : Context for 'APU' is selected.
20:11:38 INFO  : 'ps7_init' command is executed.
20:11:38 INFO  : 'ps7_post_config' command is executed.
20:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:38 INFO  : Memory regions updated for context APU
20:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:38 INFO  : 'con' command is executed.
20:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:11:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:52:14 INFO  : Disconnected from the channel tcfchan#26.
20:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:52:16 INFO  : 'jtag frequency' command is executed.
20:52:16 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:16 INFO  : Context for 'APU' is selected.
20:52:17 INFO  : System reset is completed.
20:52:20 INFO  : 'after 3000' command is executed.
20:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:52:23 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:52:23 INFO  : Context for 'APU' is selected.
20:52:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:25 INFO  : Context for 'APU' is selected.
20:52:26 INFO  : 'ps7_init' command is executed.
20:52:26 INFO  : 'ps7_post_config' command is executed.
20:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:26 INFO  : Memory regions updated for context APU
20:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:27 INFO  : 'con' command is executed.
20:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:52:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:57:28 INFO  : Disconnected from the channel tcfchan#27.
20:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:57:29 INFO  : 'jtag frequency' command is executed.
20:57:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:29 INFO  : Context for 'APU' is selected.
20:57:29 INFO  : System reset is completed.
20:57:32 INFO  : 'after 3000' command is executed.
20:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:57:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:57:35 INFO  : Context for 'APU' is selected.
20:57:38 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:38 INFO  : Context for 'APU' is selected.
20:57:38 INFO  : 'ps7_init' command is executed.
20:57:38 INFO  : 'ps7_post_config' command is executed.
20:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:39 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:39 INFO  : Memory regions updated for context APU
20:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:39 INFO  : 'con' command is executed.
20:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:57:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:59:06 INFO  : Disconnected from the channel tcfchan#28.
20:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:59:07 INFO  : 'jtag frequency' command is executed.
20:59:07 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:07 INFO  : Context for 'APU' is selected.
20:59:07 INFO  : System reset is completed.
20:59:10 INFO  : 'after 3000' command is executed.
20:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:59:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:59:13 INFO  : Context for 'APU' is selected.
20:59:15 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:59:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:15 INFO  : Context for 'APU' is selected.
20:59:16 INFO  : 'ps7_init' command is executed.
20:59:16 INFO  : 'ps7_post_config' command is executed.
20:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:16 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:16 INFO  : Memory regions updated for context APU
20:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:17 INFO  : 'con' command is executed.
20:59:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:59:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:03:26 INFO  : Disconnected from the channel tcfchan#29.
21:03:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:03:27 INFO  : 'jtag frequency' command is executed.
21:03:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:28 INFO  : Context for 'APU' is selected.
21:03:28 INFO  : System reset is completed.
21:03:31 INFO  : 'after 3000' command is executed.
21:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:03:34 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:03:34 INFO  : Context for 'APU' is selected.
21:03:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:03:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:37 INFO  : Context for 'APU' is selected.
21:03:37 INFO  : 'ps7_init' command is executed.
21:03:37 INFO  : 'ps7_post_config' command is executed.
21:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:38 INFO  : Memory regions updated for context APU
21:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:38 INFO  : 'con' command is executed.
21:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:03:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:06:44 INFO  : Disconnected from the channel tcfchan#30.
21:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:06:45 INFO  : 'jtag frequency' command is executed.
21:06:45 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:46 INFO  : Context for 'APU' is selected.
21:06:46 INFO  : System reset is completed.
21:06:49 INFO  : 'after 3000' command is executed.
21:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:06:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:06:53 INFO  : Context for 'APU' is selected.
21:06:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:06:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:55 INFO  : Context for 'APU' is selected.
21:06:56 INFO  : 'ps7_init' command is executed.
21:06:56 INFO  : 'ps7_post_config' command is executed.
21:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:56 INFO  : Memory regions updated for context APU
21:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:56 INFO  : 'con' command is executed.
21:06:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:06:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:08:12 INFO  : Disconnected from the channel tcfchan#31.
21:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:08:13 INFO  : 'jtag frequency' command is executed.
21:08:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:14 INFO  : Context for 'APU' is selected.
21:08:14 INFO  : System reset is completed.
21:08:17 INFO  : 'after 3000' command is executed.
21:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:08:20 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:08:20 INFO  : Context for 'APU' is selected.
21:08:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:23 INFO  : Context for 'APU' is selected.
21:08:23 INFO  : 'ps7_init' command is executed.
21:08:23 INFO  : 'ps7_post_config' command is executed.
21:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:24 INFO  : Memory regions updated for context APU
21:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:24 INFO  : 'con' command is executed.
21:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:08:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:09:59 INFO  : Disconnected from the channel tcfchan#32.
21:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:10:00 INFO  : 'jtag frequency' command is executed.
21:10:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:01 INFO  : Context for 'APU' is selected.
21:10:01 INFO  : System reset is completed.
21:10:04 INFO  : 'after 3000' command is executed.
21:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:10:08 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:10:08 INFO  : Context for 'APU' is selected.
21:10:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:11 INFO  : Context for 'APU' is selected.
21:10:11 INFO  : 'ps7_init' command is executed.
21:10:11 INFO  : 'ps7_post_config' command is executed.
21:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:11 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:12 INFO  : Memory regions updated for context APU
21:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:12 INFO  : 'con' command is executed.
21:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:10:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:12:39 INFO  : Disconnected from the channel tcfchan#33.
21:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:12:41 INFO  : 'jtag frequency' command is executed.
21:12:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:41 INFO  : Context for 'APU' is selected.
21:12:41 INFO  : System reset is completed.
21:12:44 INFO  : 'after 3000' command is executed.
21:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:12:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:12:46 INFO  : Context for 'APU' is selected.
21:12:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:49 INFO  : Context for 'APU' is selected.
21:12:49 INFO  : 'ps7_init' command is executed.
21:12:49 INFO  : 'ps7_post_config' command is executed.
21:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:50 INFO  : Memory regions updated for context APU
21:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:50 INFO  : 'con' command is executed.
21:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:12:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:19:17 INFO  : Disconnected from the channel tcfchan#34.
21:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:19:18 INFO  : 'jtag frequency' command is executed.
21:19:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:18 INFO  : Context for 'APU' is selected.
21:19:18 INFO  : System reset is completed.
21:19:21 INFO  : 'after 3000' command is executed.
21:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:19:24 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:19:24 INFO  : Context for 'APU' is selected.
21:19:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:19:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:26 INFO  : Context for 'APU' is selected.
21:19:27 INFO  : 'ps7_init' command is executed.
21:19:27 INFO  : 'ps7_post_config' command is executed.
21:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:27 INFO  : Memory regions updated for context APU
21:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:27 INFO  : 'con' command is executed.
21:19:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:19:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:24:54 INFO  : Disconnected from the channel tcfchan#35.
21:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:24:55 INFO  : 'jtag frequency' command is executed.
21:24:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:56 INFO  : Context for 'APU' is selected.
21:24:56 INFO  : System reset is completed.
21:24:59 INFO  : 'after 3000' command is executed.
21:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:25:02 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:25:02 INFO  : Context for 'APU' is selected.
21:25:05 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:25:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:05 INFO  : Context for 'APU' is selected.
21:25:05 INFO  : 'ps7_init' command is executed.
21:25:05 INFO  : 'ps7_post_config' command is executed.
21:25:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:06 INFO  : Memory regions updated for context APU
21:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:06 INFO  : 'con' command is executed.
21:25:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:25:06 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:26:44 INFO  : Disconnected from the channel tcfchan#36.
21:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:26:45 INFO  : 'jtag frequency' command is executed.
21:26:45 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:45 INFO  : Context for 'APU' is selected.
21:26:45 INFO  : System reset is completed.
21:26:48 INFO  : 'after 3000' command is executed.
21:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:26:51 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:26:51 INFO  : Context for 'APU' is selected.
21:26:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:26:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:54 INFO  : Context for 'APU' is selected.
21:26:54 INFO  : 'ps7_init' command is executed.
21:26:54 INFO  : 'ps7_post_config' command is executed.
21:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:54 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:55 INFO  : Memory regions updated for context APU
21:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:55 INFO  : 'con' command is executed.
21:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:26:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:30:19 INFO  : Disconnected from the channel tcfchan#37.
21:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:30:20 INFO  : 'jtag frequency' command is executed.
21:30:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:20 INFO  : Context for 'APU' is selected.
21:30:20 INFO  : System reset is completed.
21:30:23 INFO  : 'after 3000' command is executed.
21:30:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:30:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:30:26 INFO  : Context for 'APU' is selected.
21:30:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:30:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:28 INFO  : Context for 'APU' is selected.
21:30:29 INFO  : 'ps7_init' command is executed.
21:30:29 INFO  : 'ps7_post_config' command is executed.
21:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:29 INFO  : Memory regions updated for context APU
21:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:29 INFO  : 'con' command is executed.
21:30:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:30:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:43:14 INFO  : Disconnected from the channel tcfchan#38.
21:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:43:15 INFO  : 'jtag frequency' command is executed.
21:43:15 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:16 INFO  : Context for 'APU' is selected.
21:43:16 INFO  : System reset is completed.
21:43:19 INFO  : 'after 3000' command is executed.
21:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:43:22 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:43:22 INFO  : Context for 'APU' is selected.
21:43:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:43:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:24 INFO  : Context for 'APU' is selected.
21:43:25 INFO  : 'ps7_init' command is executed.
21:43:25 INFO  : 'ps7_post_config' command is executed.
21:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:25 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:25 INFO  : Memory regions updated for context APU
21:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:25 INFO  : 'con' command is executed.
21:43:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:43:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:56:53 INFO  : Disconnected from the channel tcfchan#39.
21:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:56:55 INFO  : 'jtag frequency' command is executed.
21:56:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:55 INFO  : Context for 'APU' is selected.
21:56:55 INFO  : System reset is completed.
21:56:58 INFO  : 'after 3000' command is executed.
21:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:57:00 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
21:57:00 INFO  : Context for 'APU' is selected.
21:57:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:03 INFO  : Context for 'APU' is selected.
21:57:03 INFO  : 'ps7_init' command is executed.
21:57:03 INFO  : 'ps7_post_config' command is executed.
21:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:04 INFO  : Memory regions updated for context APU
21:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:04 INFO  : 'con' command is executed.
21:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:57:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:05:58 INFO  : Disconnected from the channel tcfchan#40.
22:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:06:00 INFO  : 'jtag frequency' command is executed.
22:06:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:00 INFO  : Context for 'APU' is selected.
22:06:00 INFO  : System reset is completed.
22:06:03 INFO  : 'after 3000' command is executed.
22:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:06:05 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:06:05 INFO  : Context for 'APU' is selected.
22:06:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:06:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:08 INFO  : Context for 'APU' is selected.
22:06:08 INFO  : 'ps7_init' command is executed.
22:06:08 INFO  : 'ps7_post_config' command is executed.
22:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:09 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:09 INFO  : Memory regions updated for context APU
22:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:09 INFO  : 'con' command is executed.
22:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:06:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:19:34 INFO  : Disconnected from the channel tcfchan#41.
22:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:19:35 INFO  : 'jtag frequency' command is executed.
22:19:35 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:35 INFO  : Context for 'APU' is selected.
22:19:35 INFO  : System reset is completed.
22:19:38 INFO  : 'after 3000' command is executed.
22:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:19:41 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
22:19:41 INFO  : Context for 'APU' is selected.
22:19:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:43 INFO  : Context for 'APU' is selected.
22:19:44 INFO  : 'ps7_init' command is executed.
22:19:44 INFO  : 'ps7_post_config' command is executed.
22:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:44 INFO  : Memory regions updated for context APU
22:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:44 INFO  : 'con' command is executed.
22:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:19:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:39:33 INFO  : Disconnected from the channel tcfchan#42.
23:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:39:35 INFO  : 'jtag frequency' command is executed.
23:39:35 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:36 INFO  : Context for 'APU' is selected.
23:39:36 INFO  : System reset is completed.
23:39:39 INFO  : 'after 3000' command is executed.
23:39:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:39:41 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:39:41 INFO  : Context for 'APU' is selected.
23:39:45 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:45 INFO  : Context for 'APU' is selected.
23:39:45 INFO  : 'ps7_init' command is executed.
23:39:45 INFO  : 'ps7_post_config' command is executed.
23:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:45 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:46 INFO  : Memory regions updated for context APU
23:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:46 INFO  : 'con' command is executed.
23:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:39:46 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:43:31 INFO  : Disconnected from the channel tcfchan#43.
23:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:43:32 INFO  : 'jtag frequency' command is executed.
23:43:32 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:32 INFO  : Context for 'APU' is selected.
23:43:32 INFO  : System reset is completed.
23:43:35 INFO  : 'after 3000' command is executed.
23:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:43:38 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:43:38 INFO  : Context for 'APU' is selected.
23:43:41 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:43:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:41 INFO  : Context for 'APU' is selected.
23:43:41 INFO  : 'ps7_init' command is executed.
23:43:41 INFO  : 'ps7_post_config' command is executed.
23:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:42 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:42 INFO  : Memory regions updated for context APU
23:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:42 INFO  : 'con' command is executed.
23:43:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:43:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:45:07 INFO  : Disconnected from the channel tcfchan#44.
23:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:45:08 INFO  : 'jtag frequency' command is executed.
23:45:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:08 INFO  : Context for 'APU' is selected.
23:45:09 INFO  : System reset is completed.
23:45:12 INFO  : 'after 3000' command is executed.
23:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:45:14 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:45:14 INFO  : Context for 'APU' is selected.
23:45:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:45:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:17 INFO  : Context for 'APU' is selected.
23:45:17 INFO  : 'ps7_init' command is executed.
23:45:17 INFO  : 'ps7_post_config' command is executed.
23:45:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:18 INFO  : Memory regions updated for context APU
23:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:18 INFO  : 'con' command is executed.
23:45:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:45:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:45:49 INFO  : Disconnected from the channel tcfchan#45.
23:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:45:50 INFO  : 'jtag frequency' command is executed.
23:45:50 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:50 INFO  : Context for 'APU' is selected.
23:45:50 INFO  : System reset is completed.
23:45:53 INFO  : 'after 3000' command is executed.
23:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:45:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:45:56 INFO  : Context for 'APU' is selected.
23:45:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:59 INFO  : Context for 'APU' is selected.
23:45:59 INFO  : 'ps7_init' command is executed.
23:45:59 INFO  : 'ps7_post_config' command is executed.
23:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:00 INFO  : Memory regions updated for context APU
23:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:00 INFO  : 'con' command is executed.
23:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:46:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:54:31 INFO  : Disconnected from the channel tcfchan#46.
23:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:55:10 INFO  : 'jtag frequency' command is executed.
23:55:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:10 INFO  : Context for 'APU' is selected.
23:55:10 INFO  : System reset is completed.
23:55:13 INFO  : 'after 3000' command is executed.
23:55:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:55:17 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:55:17 INFO  : Context for 'APU' is selected.
23:55:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:20 INFO  : Context for 'APU' is selected.
23:55:20 INFO  : 'ps7_init' command is executed.
23:55:20 INFO  : 'ps7_post_config' command is executed.
23:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:21 INFO  : Memory regions updated for context APU
23:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:21 INFO  : 'con' command is executed.
23:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:55:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:55:45 INFO  : Disconnected from the channel tcfchan#47.
23:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:55:46 INFO  : 'jtag frequency' command is executed.
23:55:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:46 INFO  : Context for 'APU' is selected.
23:55:46 INFO  : System reset is completed.
23:55:49 INFO  : 'after 3000' command is executed.
23:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:55:52 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:55:52 INFO  : Context for 'APU' is selected.
23:55:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:55:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:55 INFO  : Context for 'APU' is selected.
23:55:55 INFO  : 'ps7_init' command is executed.
23:55:55 INFO  : 'ps7_post_config' command is executed.
23:55:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:56 INFO  : Memory regions updated for context APU
23:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:56 INFO  : 'con' command is executed.
23:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:55:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:58:01 INFO  : Disconnected from the channel tcfchan#48.
23:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:58:03 INFO  : 'jtag frequency' command is executed.
23:58:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:03 INFO  : Context for 'APU' is selected.
23:58:04 INFO  : System reset is completed.
23:58:07 INFO  : 'after 3000' command is executed.
23:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:58:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:58:09 INFO  : Context for 'APU' is selected.
23:58:12 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:12 INFO  : Context for 'APU' is selected.
23:58:12 INFO  : 'ps7_init' command is executed.
23:58:12 INFO  : 'ps7_post_config' command is executed.
23:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:13 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:13 INFO  : Memory regions updated for context APU
23:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:13 INFO  : 'con' command is executed.
23:58:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:58:13 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:58:39 INFO  : Disconnected from the channel tcfchan#49.
23:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:58:41 INFO  : 'jtag frequency' command is executed.
23:58:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:41 INFO  : Context for 'APU' is selected.
23:58:41 INFO  : System reset is completed.
23:58:44 INFO  : 'after 3000' command is executed.
23:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:58:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:58:46 INFO  : Context for 'APU' is selected.
23:58:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:58:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:49 INFO  : Context for 'APU' is selected.
23:58:50 INFO  : 'ps7_init' command is executed.
23:58:50 INFO  : 'ps7_post_config' command is executed.
23:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:50 INFO  : Memory regions updated for context APU
23:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:50 INFO  : 'con' command is executed.
23:58:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:58:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:59:20 INFO  : Disconnected from the channel tcfchan#50.
23:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:59:22 INFO  : 'jtag frequency' command is executed.
23:59:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:22 INFO  : Context for 'APU' is selected.
23:59:22 INFO  : System reset is completed.
23:59:25 INFO  : 'after 3000' command is executed.
23:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:59:27 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:59:28 INFO  : Context for 'APU' is selected.
23:59:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:30 INFO  : Context for 'APU' is selected.
23:59:31 INFO  : 'ps7_init' command is executed.
23:59:31 INFO  : 'ps7_post_config' command is executed.
23:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:31 INFO  : Memory regions updated for context APU
23:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:31 INFO  : 'con' command is executed.
23:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:59:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:03:41 INFO  : Disconnected from the channel tcfchan#51.
00:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:04:46 INFO  : 'jtag frequency' command is executed.
00:04:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:46 INFO  : Context for 'APU' is selected.
00:04:47 INFO  : System reset is completed.
00:04:50 INFO  : 'after 3000' command is executed.
00:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:04:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:04:53 INFO  : Context for 'APU' is selected.
00:04:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:56 INFO  : Context for 'APU' is selected.
00:04:57 INFO  : 'ps7_init' command is executed.
00:04:57 INFO  : 'ps7_post_config' command is executed.
00:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:57 INFO  : Memory regions updated for context APU
00:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:57 INFO  : 'con' command is executed.
00:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:04:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:05:42 INFO  : Disconnected from the channel tcfchan#52.
00:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:05:44 INFO  : 'jtag frequency' command is executed.
00:05:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:44 INFO  : Context for 'APU' is selected.
00:05:44 INFO  : System reset is completed.
00:05:47 INFO  : 'after 3000' command is executed.
00:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:05:49 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:05:49 INFO  : Context for 'APU' is selected.
00:05:52 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:52 INFO  : Context for 'APU' is selected.
00:05:52 INFO  : 'ps7_init' command is executed.
00:05:52 INFO  : 'ps7_post_config' command is executed.
00:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:53 INFO  : Memory regions updated for context APU
00:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:53 INFO  : 'con' command is executed.
00:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:05:53 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:07:48 INFO  : Disconnected from the channel tcfchan#53.
00:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:07:49 INFO  : 'jtag frequency' command is executed.
00:07:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:50 INFO  : Context for 'APU' is selected.
00:07:50 INFO  : System reset is completed.
00:07:53 INFO  : 'after 3000' command is executed.
00:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:07:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:07:56 INFO  : Context for 'APU' is selected.
00:07:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:58 INFO  : Context for 'APU' is selected.
00:07:59 INFO  : 'ps7_init' command is executed.
00:07:59 INFO  : 'ps7_post_config' command is executed.
00:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:59 INFO  : Memory regions updated for context APU
00:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:59 INFO  : 'con' command is executed.
00:07:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:07:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:09:55 INFO  : Disconnected from the channel tcfchan#54.
00:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:09:56 INFO  : 'jtag frequency' command is executed.
00:09:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:56 INFO  : Context for 'APU' is selected.
00:09:56 INFO  : System reset is completed.
00:09:59 INFO  : 'after 3000' command is executed.
00:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:10:02 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:10:02 INFO  : Context for 'APU' is selected.
00:10:05 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:10:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:05 INFO  : Context for 'APU' is selected.
00:10:05 INFO  : 'ps7_init' command is executed.
00:10:05 INFO  : 'ps7_post_config' command is executed.
00:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:06 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:06 INFO  : Memory regions updated for context APU
00:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:06 INFO  : 'con' command is executed.
00:10:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:10:06 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:10:40 INFO  : Disconnected from the channel tcfchan#55.
00:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:10:42 INFO  : 'jtag frequency' command is executed.
00:10:42 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:42 INFO  : Context for 'APU' is selected.
00:10:42 INFO  : System reset is completed.
00:10:45 INFO  : 'after 3000' command is executed.
00:10:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:10:47 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:10:48 INFO  : Context for 'APU' is selected.
00:10:50 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:10:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:50 INFO  : Context for 'APU' is selected.
00:10:50 INFO  : 'ps7_init' command is executed.
00:10:50 INFO  : 'ps7_post_config' command is executed.
00:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:51 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:51 INFO  : Memory regions updated for context APU
00:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:51 INFO  : 'con' command is executed.
00:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:10:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:11:40 INFO  : Disconnected from the channel tcfchan#56.
00:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:11:42 INFO  : 'jtag frequency' command is executed.
00:11:42 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:42 INFO  : Context for 'APU' is selected.
00:11:42 INFO  : System reset is completed.
00:11:45 INFO  : 'after 3000' command is executed.
00:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:11:47 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:11:47 INFO  : Context for 'APU' is selected.
00:11:50 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:50 INFO  : Context for 'APU' is selected.
00:11:51 INFO  : 'ps7_init' command is executed.
00:11:51 INFO  : 'ps7_post_config' command is executed.
00:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:51 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:51 INFO  : Memory regions updated for context APU
00:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:51 INFO  : 'con' command is executed.
00:11:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:11:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:25:17 INFO  : Disconnected from the channel tcfchan#57.
00:25:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:25:19 INFO  : 'jtag frequency' command is executed.
00:25:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:19 INFO  : Context for 'APU' is selected.
00:25:19 INFO  : System reset is completed.
00:25:22 INFO  : 'after 3000' command is executed.
00:25:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:25:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:25:25 INFO  : Context for 'APU' is selected.
00:25:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:28 INFO  : Context for 'APU' is selected.
00:25:28 INFO  : 'ps7_init' command is executed.
00:25:28 INFO  : 'ps7_post_config' command is executed.
00:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:29 INFO  : Memory regions updated for context APU
00:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:29 INFO  : 'con' command is executed.
00:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:25:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:25:47 INFO  : Disconnected from the channel tcfchan#58.
00:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:25:49 INFO  : 'jtag frequency' command is executed.
00:25:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:49 INFO  : Context for 'APU' is selected.
00:25:49 INFO  : System reset is completed.
00:25:52 INFO  : 'after 3000' command is executed.
00:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:25:54 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:25:54 INFO  : Context for 'APU' is selected.
00:25:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:57 INFO  : Context for 'APU' is selected.
00:25:58 INFO  : 'ps7_init' command is executed.
00:25:58 INFO  : 'ps7_post_config' command is executed.
00:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:58 INFO  : Memory regions updated for context APU
00:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:58 INFO  : 'con' command is executed.
00:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:25:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:26:17 INFO  : Disconnected from the channel tcfchan#59.
00:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:26:19 INFO  : 'jtag frequency' command is executed.
00:26:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:19 INFO  : Context for 'APU' is selected.
00:26:19 INFO  : System reset is completed.
00:26:22 INFO  : 'after 3000' command is executed.
00:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:26:24 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:26:24 INFO  : Context for 'APU' is selected.
00:26:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:27 INFO  : Context for 'APU' is selected.
00:26:27 INFO  : 'ps7_init' command is executed.
00:26:27 INFO  : 'ps7_post_config' command is executed.
00:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:28 INFO  : Memory regions updated for context APU
00:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:28 INFO  : 'con' command is executed.
00:26:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:26:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:26:49 INFO  : Disconnected from the channel tcfchan#60.
00:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:26:51 INFO  : 'jtag frequency' command is executed.
00:26:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:51 INFO  : Context for 'APU' is selected.
00:26:51 INFO  : System reset is completed.
00:26:54 INFO  : 'after 3000' command is executed.
00:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:26:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:26:57 INFO  : Context for 'APU' is selected.
00:26:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:59 INFO  : Context for 'APU' is selected.
00:26:59 INFO  : 'ps7_init' command is executed.
00:26:59 INFO  : 'ps7_post_config' command is executed.
00:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:00 INFO  : Memory regions updated for context APU
00:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:00 INFO  : 'con' command is executed.
00:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:27:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:28:48 INFO  : Disconnected from the channel tcfchan#61.
00:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:28:50 INFO  : 'jtag frequency' command is executed.
00:28:50 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:50 INFO  : Context for 'APU' is selected.
00:28:50 INFO  : System reset is completed.
00:28:53 INFO  : 'after 3000' command is executed.
00:28:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:28:55 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:28:55 INFO  : Context for 'APU' is selected.
00:28:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:58 INFO  : Context for 'APU' is selected.
00:28:59 INFO  : 'ps7_init' command is executed.
00:28:59 INFO  : 'ps7_post_config' command is executed.
00:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:59 INFO  : Memory regions updated for context APU
00:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:59 INFO  : 'con' command is executed.
00:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:28:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:47:19 INFO  : Inferring section assignments and sizes from elf file: C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\Debug\Vision.elf
01:05:02 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs
01:05:02 INFO  : Creating new bif file C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\Vision.bif
01:05:07 INFO  : Bootgen command execution is done.
01:37:26 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
01:37:30 INFO  : Bootgen command execution is done.
01:45:42 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
01:45:46 INFO  : Bootgen command execution is done.
02:28:24 INFO  : Disconnected from the channel tcfchan#62.
02:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
02:28:26 INFO  : 'jtag frequency' command is executed.
02:28:26 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:28:26 INFO  : Context for 'APU' is selected.
02:28:26 INFO  : System reset is completed.
02:28:29 INFO  : 'after 3000' command is executed.
02:28:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
02:28:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
02:28:31 INFO  : Context for 'APU' is selected.
02:28:35 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
02:28:35 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:35 INFO  : Context for 'APU' is selected.
02:28:35 INFO  : 'ps7_init' command is executed.
02:28:35 INFO  : 'ps7_post_config' command is executed.
02:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:36 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:36 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:36 INFO  : Memory regions updated for context APU
02:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:36 INFO  : 'con' command is executed.
02:28:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

02:28:36 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
02:29:32 INFO  : Disconnected from the channel tcfchan#63.
02:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
02:29:33 INFO  : 'jtag frequency' command is executed.
02:30:16 INFO  : Registering command handlers for SDK TCF services
02:30:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
02:30:22 INFO  : XSCT server has started successfully.
02:30:22 INFO  : Successfully done setting XSCT server connection channel  
02:30:25 INFO  : Successfully done setting SDK workspace  
02:30:25 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
02:30:26 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
02:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:31:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
02:31:05 INFO  : 'jtag frequency' command is executed.
02:31:05 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:31:05 INFO  : Context for 'APU' is selected.
02:31:05 INFO  : System reset is completed.
02:31:08 INFO  : 'after 3000' command is executed.
02:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
02:31:11 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
02:31:11 INFO  : Context for 'APU' is selected.
02:31:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
02:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:11 INFO  : Context for 'APU' is selected.
02:31:12 INFO  : 'ps7_init' command is executed.
02:31:12 INFO  : 'ps7_post_config' command is executed.
02:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:12 INFO  : Memory regions updated for context APU
02:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:12 INFO  : 'con' command is executed.
02:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

02:31:13 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
02:32:17 INFO  : Disconnected from the channel tcfchan#1.
02:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
02:32:18 INFO  : 'jtag frequency' command is executed.
02:32:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:32:18 INFO  : Context for 'APU' is selected.
02:32:18 INFO  : System reset is completed.
02:32:21 INFO  : 'after 3000' command is executed.
02:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
02:32:24 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
02:32:24 INFO  : Context for 'APU' is selected.
02:32:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
02:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:32:27 INFO  : Context for 'APU' is selected.
02:32:27 INFO  : 'ps7_init' command is executed.
02:32:27 INFO  : 'ps7_post_config' command is executed.
02:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:32:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

02:32:27 INFO  : Memory regions updated for context APU
02:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:28 INFO  : 'con' command is executed.
02:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

02:32:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
02:34:31 INFO  : Disconnected from the channel tcfchan#2.
02:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
02:34:32 INFO  : 'jtag frequency' command is executed.
02:34:32 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:34:32 INFO  : Context for 'APU' is selected.
02:34:32 INFO  : System reset is completed.
02:34:35 INFO  : 'after 3000' command is executed.
02:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
02:34:38 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
02:34:38 INFO  : Context for 'APU' is selected.
02:34:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
02:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:40 INFO  : Context for 'APU' is selected.
02:34:41 INFO  : 'ps7_init' command is executed.
02:34:41 INFO  : 'ps7_post_config' command is executed.
02:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

02:34:41 INFO  : Memory regions updated for context APU
02:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:41 INFO  : 'con' command is executed.
02:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

02:34:41 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
02:35:11 INFO  : Disconnected from the channel tcfchan#3.
02:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
02:35:12 INFO  : 'jtag frequency' command is executed.
02:35:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:35:12 INFO  : Context for 'APU' is selected.
02:35:12 INFO  : System reset is completed.
02:35:15 INFO  : 'after 3000' command is executed.
02:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
02:35:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
02:35:18 INFO  : Context for 'APU' is selected.
02:35:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
02:35:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:20 INFO  : Context for 'APU' is selected.
02:35:21 INFO  : 'ps7_init' command is executed.
02:35:21 INFO  : 'ps7_post_config' command is executed.
02:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:21 INFO  : Memory regions updated for context APU
02:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:21 INFO  : 'con' command is executed.
02:35:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

02:35:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
02:35:55 INFO  : Disconnected from the channel tcfchan#4.
02:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
02:35:56 INFO  : 'jtag frequency' command is executed.
02:35:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:35:56 INFO  : Context for 'APU' is selected.
02:35:57 INFO  : System reset is completed.
02:36:00 INFO  : 'after 3000' command is executed.
02:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
02:36:02 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
02:36:02 INFO  : Context for 'APU' is selected.
02:36:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
02:36:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:04 INFO  : Context for 'APU' is selected.
02:36:05 INFO  : 'ps7_init' command is executed.
02:36:05 INFO  : 'ps7_post_config' command is executed.
02:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:05 INFO  : Memory regions updated for context APU
02:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:06 INFO  : 'con' command is executed.
02:36:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

02:36:06 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
02:40:39 INFO  : Disconnected from the channel tcfchan#5.
02:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
02:40:40 INFO  : 'jtag frequency' command is executed.
02:40:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:40:40 INFO  : Context for 'APU' is selected.
02:40:40 INFO  : System reset is completed.
02:40:43 INFO  : 'after 3000' command is executed.
02:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
02:40:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
02:40:46 INFO  : Context for 'APU' is selected.
02:40:48 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
02:40:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:40:48 INFO  : Context for 'APU' is selected.
02:40:48 INFO  : 'ps7_init' command is executed.
02:40:48 INFO  : 'ps7_post_config' command is executed.
02:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:49 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

02:40:49 INFO  : Memory regions updated for context APU
02:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:49 INFO  : 'con' command is executed.
02:40:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

02:40:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
02:43:26 INFO  : Disconnected from the channel tcfchan#6.
02:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
02:43:27 INFO  : 'jtag frequency' command is executed.
02:43:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:43:28 INFO  : Context for 'APU' is selected.
02:43:28 INFO  : System reset is completed.
02:43:31 INFO  : 'after 3000' command is executed.
02:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
02:43:33 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
02:43:33 INFO  : Context for 'APU' is selected.
02:43:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
02:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:36 INFO  : Context for 'APU' is selected.
02:43:36 INFO  : 'ps7_init' command is executed.
02:43:36 INFO  : 'ps7_post_config' command is executed.
02:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:37 INFO  : Memory regions updated for context APU
02:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:37 INFO  : 'con' command is executed.
02:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

02:43:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:09:33 INFO  : Disconnected from the channel tcfchan#7.
03:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:09:35 INFO  : 'jtag frequency' command is executed.
03:09:35 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:09:35 INFO  : Context for 'APU' is selected.
03:09:35 INFO  : System reset is completed.
03:09:38 INFO  : 'after 3000' command is executed.
03:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:09:40 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:09:40 INFO  : Context for 'APU' is selected.
03:09:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:09:43 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:43 INFO  : Context for 'APU' is selected.
03:09:44 INFO  : 'ps7_init' command is executed.
03:09:44 INFO  : 'ps7_post_config' command is executed.
03:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:44 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:09:44 INFO  : Memory regions updated for context APU
03:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:45 INFO  : 'con' command is executed.
03:09:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:09:45 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:10:21 INFO  : Disconnected from the channel tcfchan#8.
03:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:10:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:10:22 INFO  : 'jtag frequency' command is executed.
03:10:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:10:22 INFO  : Context for 'APU' is selected.
03:10:22 INFO  : System reset is completed.
03:10:25 INFO  : 'after 3000' command is executed.
03:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:10:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:10:28 INFO  : Context for 'APU' is selected.
03:10:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:10:30 INFO  : 'configparams force-mem-access 1' command is executed.
03:10:30 INFO  : Context for 'APU' is selected.
03:10:31 INFO  : 'ps7_init' command is executed.
03:10:31 INFO  : 'ps7_post_config' command is executed.
03:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:10:31 INFO  : 'configparams force-mem-access 0' command is executed.
03:10:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:10:31 INFO  : Memory regions updated for context APU
03:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:31 INFO  : 'con' command is executed.
03:10:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:10:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:13:49 INFO  : Disconnected from the channel tcfchan#9.
03:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:13:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:13:51 INFO  : 'jtag frequency' command is executed.
03:13:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:13:51 INFO  : Context for 'APU' is selected.
03:13:51 INFO  : System reset is completed.
03:13:54 INFO  : 'after 3000' command is executed.
03:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:13:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:13:57 INFO  : Context for 'APU' is selected.
03:13:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:13:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:13:59 INFO  : Context for 'APU' is selected.
03:14:00 INFO  : 'ps7_init' command is executed.
03:14:00 INFO  : 'ps7_post_config' command is executed.
03:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:00 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:00 INFO  : Memory regions updated for context APU
03:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:00 INFO  : 'con' command is executed.
03:14:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:14:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:15:58 INFO  : Disconnected from the channel tcfchan#10.
03:15:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:15:59 INFO  : 'jtag frequency' command is executed.
03:15:59 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:15:59 INFO  : Context for 'APU' is selected.
03:16:00 INFO  : System reset is completed.
03:16:03 INFO  : 'after 3000' command is executed.
03:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:16:05 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:16:05 INFO  : Context for 'APU' is selected.
03:16:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:16:08 INFO  : 'configparams force-mem-access 1' command is executed.
03:16:08 INFO  : Context for 'APU' is selected.
03:16:08 INFO  : 'ps7_init' command is executed.
03:16:08 INFO  : 'ps7_post_config' command is executed.
03:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:09 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:16:09 INFO  : 'configparams force-mem-access 0' command is executed.
03:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:09 INFO  : Memory regions updated for context APU
03:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:09 INFO  : 'con' command is executed.
03:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:16:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:18:42 INFO  : Disconnected from the channel tcfchan#11.
03:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:18:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:18:43 INFO  : 'jtag frequency' command is executed.
03:18:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:18:43 INFO  : Context for 'APU' is selected.
03:18:43 INFO  : System reset is completed.
03:18:46 INFO  : 'after 3000' command is executed.
03:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:18:49 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:18:49 INFO  : Context for 'APU' is selected.
03:18:51 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
03:18:51 INFO  : Context for 'APU' is selected.
03:18:52 INFO  : 'ps7_init' command is executed.
03:18:52 INFO  : 'ps7_post_config' command is executed.
03:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:52 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:18:52 INFO  : 'configparams force-mem-access 0' command is executed.
03:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:18:52 INFO  : Memory regions updated for context APU
03:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:52 INFO  : 'con' command is executed.
03:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:18:52 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:20:13 INFO  : Disconnected from the channel tcfchan#12.
03:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:20:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:20:15 INFO  : 'jtag frequency' command is executed.
03:20:15 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:20:15 INFO  : Context for 'APU' is selected.
03:20:15 INFO  : System reset is completed.
03:20:18 INFO  : 'after 3000' command is executed.
03:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:20:20 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:20:20 INFO  : Context for 'APU' is selected.
03:20:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
03:20:23 INFO  : Context for 'APU' is selected.
03:20:24 INFO  : 'ps7_init' command is executed.
03:20:24 INFO  : 'ps7_post_config' command is executed.
03:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:20:24 INFO  : 'configparams force-mem-access 0' command is executed.
03:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:20:24 INFO  : Memory regions updated for context APU
03:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:24 INFO  : 'con' command is executed.
03:20:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:20:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:21:39 INFO  : Disconnected from the channel tcfchan#13.
03:21:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:21:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:21:41 INFO  : 'jtag frequency' command is executed.
03:21:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:21:41 INFO  : Context for 'APU' is selected.
03:21:41 INFO  : System reset is completed.
03:21:44 INFO  : 'after 3000' command is executed.
03:21:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:21:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:21:47 INFO  : Context for 'APU' is selected.
03:21:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:21:49 INFO  : 'configparams force-mem-access 1' command is executed.
03:21:49 INFO  : Context for 'APU' is selected.
03:21:49 INFO  : 'ps7_init' command is executed.
03:21:49 INFO  : 'ps7_post_config' command is executed.
03:21:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:21:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:21:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:21:50 INFO  : Memory regions updated for context APU
03:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:50 INFO  : 'con' command is executed.
03:21:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:21:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:24:06 INFO  : Disconnected from the channel tcfchan#14.
03:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:24:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:24:08 INFO  : 'jtag frequency' command is executed.
03:24:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:24:08 INFO  : Context for 'APU' is selected.
03:24:08 INFO  : System reset is completed.
03:24:11 INFO  : 'after 3000' command is executed.
03:24:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:24:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:24:13 INFO  : Context for 'APU' is selected.
03:24:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:24:16 INFO  : 'configparams force-mem-access 1' command is executed.
03:24:16 INFO  : Context for 'APU' is selected.
03:24:16 INFO  : 'ps7_init' command is executed.
03:24:16 INFO  : 'ps7_post_config' command is executed.
03:24:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:16 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
03:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:24:16 INFO  : Memory regions updated for context APU
03:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:17 INFO  : 'con' command is executed.
03:24:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:24:17 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:25:47 INFO  : Disconnected from the channel tcfchan#15.
03:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:25:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:25:48 INFO  : 'jtag frequency' command is executed.
03:25:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:25:48 INFO  : Context for 'APU' is selected.
03:25:48 INFO  : System reset is completed.
03:25:51 INFO  : 'after 3000' command is executed.
03:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:25:54 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:25:54 INFO  : Context for 'APU' is selected.
03:25:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
03:25:56 INFO  : Context for 'APU' is selected.
03:25:57 INFO  : 'ps7_init' command is executed.
03:25:57 INFO  : 'ps7_post_config' command is executed.
03:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
03:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:25:57 INFO  : Memory regions updated for context APU
03:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:57 INFO  : 'con' command is executed.
03:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:25:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:29:19 INFO  : Disconnected from the channel tcfchan#16.
03:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:29:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:29:21 INFO  : 'jtag frequency' command is executed.
03:29:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:29:21 INFO  : Context for 'APU' is selected.
03:29:21 INFO  : System reset is completed.
03:29:24 INFO  : 'after 3000' command is executed.
03:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:29:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:29:26 INFO  : Context for 'APU' is selected.
03:29:29 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
03:29:29 INFO  : Context for 'APU' is selected.
03:29:29 INFO  : 'ps7_init' command is executed.
03:29:29 INFO  : 'ps7_post_config' command is executed.
03:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:29 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:29:29 INFO  : 'configparams force-mem-access 0' command is executed.
03:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:29:30 INFO  : Memory regions updated for context APU
03:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:30 INFO  : 'con' command is executed.
03:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:29:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:33:01 INFO  : Disconnected from the channel tcfchan#17.
03:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:33:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:33:03 INFO  : 'jtag frequency' command is executed.
03:33:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:33:03 INFO  : Context for 'APU' is selected.
03:33:03 INFO  : System reset is completed.
03:33:06 INFO  : 'after 3000' command is executed.
03:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:33:08 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:33:08 INFO  : Context for 'APU' is selected.
03:33:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
03:33:11 INFO  : Context for 'APU' is selected.
03:33:11 INFO  : 'ps7_init' command is executed.
03:33:11 INFO  : 'ps7_post_config' command is executed.
03:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:33:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:33:12 INFO  : Memory regions updated for context APU
03:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:33:12 INFO  : 'con' command is executed.
03:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:33:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:34:14 INFO  : Disconnected from the channel tcfchan#18.
03:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:34:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
03:34:16 INFO  : 'jtag frequency' command is executed.
03:34:16 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:34:16 INFO  : Context for 'APU' is selected.
03:34:16 INFO  : System reset is completed.
03:34:19 INFO  : 'after 3000' command is executed.
03:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
03:34:21 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
03:34:22 INFO  : Context for 'APU' is selected.
03:34:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
03:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
03:34:24 INFO  : Context for 'APU' is selected.
03:34:24 INFO  : 'ps7_init' command is executed.
03:34:24 INFO  : 'ps7_post_config' command is executed.
03:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:25 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
03:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

03:34:25 INFO  : Memory regions updated for context APU
03:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:25 INFO  : 'con' command is executed.
03:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

03:34:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
03:37:36 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
03:37:40 INFO  : Bootgen command execution is done.
04:11:13 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
04:11:17 INFO  : Bootgen command execution is done.
05:02:14 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
05:02:18 INFO  : Bootgen command execution is done.
05:09:51 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
05:09:55 INFO  : Bootgen command execution is done.
05:18:06 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
05:18:10 INFO  : Bootgen command execution is done.
05:22:25 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
05:22:29 INFO  : Bootgen command execution is done.
11:10:57 INFO  : Registering command handlers for SDK TCF services
11:10:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
11:11:05 INFO  : XSCT server has started successfully.
11:11:08 INFO  : Successfully done setting XSCT server connection channel  
11:11:08 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
11:11:08 INFO  : Successfully done setting SDK workspace  
11:11:08 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
12:09:34 INFO  : Registering command handlers for SDK TCF services
12:09:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
12:09:40 INFO  : XSCT server has started successfully.
12:09:43 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
12:09:43 INFO  : Successfully done setting XSCT server connection channel  
12:09:43 INFO  : Successfully done setting SDK workspace  
12:09:43 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
12:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:18:00 INFO  : 'jtag frequency' command is executed.
12:18:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:00 INFO  : Context for 'APU' is selected.
12:18:01 INFO  : System reset is completed.
12:18:04 INFO  : 'after 3000' command is executed.
12:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:18:07 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
12:18:07 INFO  : Context for 'APU' is selected.
12:18:07 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:18:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:08 INFO  : Context for 'APU' is selected.
12:18:08 INFO  : 'ps7_init' command is executed.
12:18:08 INFO  : 'ps7_post_config' command is executed.
12:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:09 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:09 INFO  : Memory regions updated for context APU
12:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:09 INFO  : 'con' command is executed.
12:18:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:18:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:22:00 INFO  : Disconnected from the channel tcfchan#1.
12:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:22:02 INFO  : 'jtag frequency' command is executed.
12:22:02 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:02 INFO  : Context for 'APU' is selected.
12:22:02 INFO  : System reset is completed.
12:22:05 INFO  : 'after 3000' command is executed.
12:22:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:22:07 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
12:22:07 INFO  : Context for 'APU' is selected.
12:22:10 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:22:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:10 INFO  : Context for 'APU' is selected.
12:22:11 INFO  : 'ps7_init' command is executed.
12:22:11 INFO  : 'ps7_post_config' command is executed.
12:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:11 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:12 INFO  : Memory regions updated for context APU
12:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:12 INFO  : 'con' command is executed.
12:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:22:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:26:00 INFO  : Disconnected from the channel tcfchan#2.
12:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:26:01 INFO  : 'jtag frequency' command is executed.
12:26:01 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:01 INFO  : Context for 'APU' is selected.
12:26:02 INFO  : System reset is completed.
12:26:05 INFO  : 'after 3000' command is executed.
12:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:26:07 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
12:26:07 INFO  : Context for 'APU' is selected.
12:26:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:11 INFO  : Context for 'APU' is selected.
12:26:11 INFO  : 'ps7_init' command is executed.
12:26:11 INFO  : 'ps7_post_config' command is executed.
12:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:12 INFO  : Memory regions updated for context APU
12:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:12 INFO  : 'con' command is executed.
12:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:26:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:35:32 INFO  : Disconnected from the channel tcfchan#3.
12:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:35:34 INFO  : 'jtag frequency' command is executed.
12:35:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:34 INFO  : Context for 'APU' is selected.
12:35:34 INFO  : System reset is completed.
12:35:37 INFO  : 'after 3000' command is executed.
12:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:35:40 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
12:35:40 INFO  : Context for 'APU' is selected.
12:35:42 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:42 INFO  : Context for 'APU' is selected.
12:35:43 INFO  : 'ps7_init' command is executed.
12:35:43 INFO  : 'ps7_post_config' command is executed.
12:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:43 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:43 INFO  : Memory regions updated for context APU
12:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:43 INFO  : 'con' command is executed.
12:35:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:35:43 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:39:09 INFO  : Disconnected from the channel tcfchan#4.
12:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:39:10 INFO  : 'jtag frequency' command is executed.
12:39:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:10 INFO  : Context for 'APU' is selected.
12:39:10 INFO  : System reset is completed.
12:39:13 INFO  : 'after 3000' command is executed.
12:39:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:39:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
12:39:16 INFO  : Context for 'APU' is selected.
12:39:18 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:39:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:18 INFO  : Context for 'APU' is selected.
12:39:19 INFO  : 'ps7_init' command is executed.
12:39:19 INFO  : 'ps7_post_config' command is executed.
12:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:19 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:19 INFO  : Memory regions updated for context APU
12:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:20 INFO  : 'con' command is executed.
12:39:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:39:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:08:12 INFO  : Disconnected from the channel tcfchan#5.
13:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:08:14 INFO  : 'jtag frequency' command is executed.
13:08:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:14 INFO  : Context for 'APU' is selected.
13:08:14 INFO  : System reset is completed.
13:08:17 INFO  : 'after 3000' command is executed.
13:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:08:19 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:08:19 INFO  : Context for 'APU' is selected.
13:08:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:08:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:22 INFO  : Context for 'APU' is selected.
13:08:23 INFO  : 'ps7_init' command is executed.
13:08:23 INFO  : 'ps7_post_config' command is executed.
13:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:23 INFO  : Memory regions updated for context APU
13:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:23 INFO  : 'con' command is executed.
13:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:08:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:16:40 INFO  : Disconnected from the channel tcfchan#6.
23:53:21 INFO  : Registering command handlers for SDK TCF services
23:53:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
23:53:30 INFO  : XSCT server has started successfully.
23:53:35 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
23:53:35 INFO  : Successfully done setting XSCT server connection channel  
23:53:35 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
23:53:43 INFO  : Successfully done setting SDK workspace  
23:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:54:45 INFO  : 'jtag frequency' command is executed.
23:54:45 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:46 INFO  : Context for 'APU' is selected.
23:54:46 INFO  : System reset is completed.
23:54:49 INFO  : 'after 3000' command is executed.
23:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:54:54 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
23:54:54 INFO  : Context for 'APU' is selected.
23:54:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:54:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:54 INFO  : Context for 'APU' is selected.
23:54:54 INFO  : 'ps7_init' command is executed.
23:54:55 INFO  : 'ps7_post_config' command is executed.
23:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:55 INFO  : Memory regions updated for context APU
23:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:56 INFO  : 'con' command is executed.
23:54:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:54:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:00:06 INFO  : Disconnected from the channel tcfchan#1.
00:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:00:08 INFO  : 'jtag frequency' command is executed.
00:00:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:08 INFO  : Context for 'APU' is selected.
00:00:08 INFO  : System reset is completed.
00:00:11 INFO  : 'after 3000' command is executed.
00:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:00:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:00:13 INFO  : Context for 'APU' is selected.
00:00:16 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:16 INFO  : Context for 'APU' is selected.
00:00:17 INFO  : 'ps7_init' command is executed.
00:00:17 INFO  : 'ps7_post_config' command is executed.
00:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:17 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:17 INFO  : Memory regions updated for context APU
00:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:18 INFO  : 'con' command is executed.
00:00:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:00:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:09:10 INFO  : Disconnected from the channel tcfchan#2.
00:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:09:11 INFO  : 'jtag frequency' command is executed.
00:09:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:11 INFO  : Context for 'APU' is selected.
00:09:11 INFO  : System reset is completed.
00:09:14 INFO  : 'after 3000' command is executed.
00:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:09:17 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:09:17 INFO  : Context for 'APU' is selected.
00:09:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:09:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:19 INFO  : Context for 'APU' is selected.
00:09:20 INFO  : 'ps7_init' command is executed.
00:09:20 INFO  : 'ps7_post_config' command is executed.
00:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:20 INFO  : Memory regions updated for context APU
00:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:20 INFO  : 'con' command is executed.
00:09:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:09:20 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:10:15 INFO  : Disconnected from the channel tcfchan#3.
00:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:10:17 INFO  : 'jtag frequency' command is executed.
00:10:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:17 INFO  : Context for 'APU' is selected.
00:10:17 INFO  : System reset is completed.
00:10:20 INFO  : 'after 3000' command is executed.
00:10:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:10:22 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:10:22 INFO  : Context for 'APU' is selected.
00:10:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:10:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:25 INFO  : Context for 'APU' is selected.
00:10:25 INFO  : 'ps7_init' command is executed.
00:10:25 INFO  : 'ps7_post_config' command is executed.
00:10:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:26 INFO  : Memory regions updated for context APU
00:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:26 INFO  : 'con' command is executed.
00:10:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:10:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:11:21 INFO  : Disconnected from the channel tcfchan#4.
00:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:11:23 INFO  : 'jtag frequency' command is executed.
00:11:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:23 INFO  : Context for 'APU' is selected.
00:11:23 INFO  : System reset is completed.
00:11:26 INFO  : 'after 3000' command is executed.
00:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:11:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:11:28 INFO  : Context for 'APU' is selected.
00:11:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:31 INFO  : Context for 'APU' is selected.
00:11:31 INFO  : 'ps7_init' command is executed.
00:11:31 INFO  : 'ps7_post_config' command is executed.
00:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:32 INFO  : Memory regions updated for context APU
00:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:32 INFO  : 'con' command is executed.
00:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:11:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:17:01 INFO  : Disconnected from the channel tcfchan#5.
00:17:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:17:03 INFO  : 'jtag frequency' command is executed.
00:17:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:03 INFO  : Context for 'APU' is selected.
00:17:03 INFO  : System reset is completed.
00:17:06 INFO  : 'after 3000' command is executed.
00:17:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:17:08 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:17:08 INFO  : Context for 'APU' is selected.
00:17:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:11 INFO  : Context for 'APU' is selected.
00:17:12 INFO  : 'ps7_init' command is executed.
00:17:12 INFO  : 'ps7_post_config' command is executed.
00:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:12 INFO  : Memory regions updated for context APU
00:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:12 INFO  : 'con' command is executed.
00:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:17:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:18:27 INFO  : Disconnected from the channel tcfchan#6.
00:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:18:28 INFO  : 'jtag frequency' command is executed.
00:18:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:28 INFO  : Context for 'APU' is selected.
00:18:28 INFO  : System reset is completed.
00:18:31 INFO  : 'after 3000' command is executed.
00:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:18:34 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:18:34 INFO  : Context for 'APU' is selected.
00:18:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:37 INFO  : Context for 'APU' is selected.
00:18:37 INFO  : 'ps7_init' command is executed.
00:18:37 INFO  : 'ps7_post_config' command is executed.
00:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:38 INFO  : Memory regions updated for context APU
00:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:38 INFO  : 'con' command is executed.
00:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:18:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:21:22 INFO  : Disconnected from the channel tcfchan#7.
00:21:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:21:24 INFO  : 'jtag frequency' command is executed.
00:21:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:24 INFO  : Context for 'APU' is selected.
00:21:24 INFO  : System reset is completed.
00:21:27 INFO  : 'after 3000' command is executed.
00:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:21:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:21:29 INFO  : Context for 'APU' is selected.
00:21:32 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:21:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:32 INFO  : Context for 'APU' is selected.
00:21:32 INFO  : 'ps7_init' command is executed.
00:21:32 INFO  : 'ps7_post_config' command is executed.
00:21:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:33 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:33 INFO  : Memory regions updated for context APU
00:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:33 INFO  : 'con' command is executed.
00:21:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:21:33 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:22:45 INFO  : Disconnected from the channel tcfchan#8.
00:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:22:47 INFO  : 'jtag frequency' command is executed.
00:22:47 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:47 INFO  : Context for 'APU' is selected.
00:22:47 INFO  : System reset is completed.
00:22:50 INFO  : 'after 3000' command is executed.
00:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:22:52 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:22:53 INFO  : Context for 'APU' is selected.
00:22:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:22:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:55 INFO  : Context for 'APU' is selected.
00:22:56 INFO  : 'ps7_init' command is executed.
00:22:56 INFO  : 'ps7_post_config' command is executed.
00:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:56 INFO  : Memory regions updated for context APU
00:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:56 INFO  : 'con' command is executed.
00:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:22:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:26:41 INFO  : Disconnected from the channel tcfchan#9.
00:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:26:42 INFO  : 'jtag frequency' command is executed.
00:26:42 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:42 INFO  : Context for 'APU' is selected.
00:26:42 INFO  : System reset is completed.
00:26:45 INFO  : 'after 3000' command is executed.
00:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:26:48 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:26:48 INFO  : Context for 'APU' is selected.
00:26:51 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:51 INFO  : Context for 'APU' is selected.
00:26:51 INFO  : 'ps7_init' command is executed.
00:26:51 INFO  : 'ps7_post_config' command is executed.
00:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:52 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:52 INFO  : Memory regions updated for context APU
00:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:52 INFO  : 'con' command is executed.
00:26:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:26:52 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:30:53 INFO  : Disconnected from the channel tcfchan#10.
00:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:30:55 INFO  : 'jtag frequency' command is executed.
00:30:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:55 INFO  : Context for 'APU' is selected.
00:30:55 INFO  : System reset is completed.
00:30:58 INFO  : 'after 3000' command is executed.
00:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:31:00 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:31:01 INFO  : Context for 'APU' is selected.
00:31:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:31:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:03 INFO  : Context for 'APU' is selected.
00:31:03 INFO  : 'ps7_init' command is executed.
00:31:03 INFO  : 'ps7_post_config' command is executed.
00:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:04 INFO  : Memory regions updated for context APU
00:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:04 INFO  : 'con' command is executed.
00:31:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:31:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:35:33 INFO  : Disconnected from the channel tcfchan#11.
00:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:35:34 INFO  : 'jtag frequency' command is executed.
00:35:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:34 INFO  : Context for 'APU' is selected.
00:35:34 INFO  : System reset is completed.
00:35:37 INFO  : 'after 3000' command is executed.
00:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:35:40 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:35:40 INFO  : Context for 'APU' is selected.
00:35:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:35:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:43 INFO  : Context for 'APU' is selected.
00:35:43 INFO  : 'ps7_init' command is executed.
00:35:43 INFO  : 'ps7_post_config' command is executed.
00:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:43 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:44 INFO  : Memory regions updated for context APU
00:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:44 INFO  : 'con' command is executed.
00:35:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:35:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:37:23 INFO  : Disconnected from the channel tcfchan#12.
00:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:37:24 INFO  : 'jtag frequency' command is executed.
00:37:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:24 INFO  : Context for 'APU' is selected.
00:37:24 INFO  : System reset is completed.
00:37:27 INFO  : 'after 3000' command is executed.
00:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:37:30 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:37:30 INFO  : Context for 'APU' is selected.
00:37:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:33 INFO  : Context for 'APU' is selected.
00:37:33 INFO  : 'ps7_init' command is executed.
00:37:33 INFO  : 'ps7_post_config' command is executed.
00:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:34 INFO  : Memory regions updated for context APU
00:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:34 INFO  : 'con' command is executed.
00:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:37:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:38:02 INFO  : Disconnected from the channel tcfchan#13.
00:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:38:03 INFO  : 'jtag frequency' command is executed.
00:38:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:03 INFO  : Context for 'APU' is selected.
00:38:03 INFO  : System reset is completed.
00:38:06 INFO  : 'after 3000' command is executed.
00:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:38:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:38:09 INFO  : Context for 'APU' is selected.
00:38:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:11 INFO  : Context for 'APU' is selected.
00:38:11 INFO  : 'ps7_init' command is executed.
00:38:11 INFO  : 'ps7_post_config' command is executed.
00:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:12 INFO  : Memory regions updated for context APU
00:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:12 INFO  : 'con' command is executed.
00:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:38:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:39:30 INFO  : Disconnected from the channel tcfchan#14.
00:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:39:31 INFO  : 'jtag frequency' command is executed.
00:39:31 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:31 INFO  : Context for 'APU' is selected.
00:39:31 INFO  : System reset is completed.
00:39:34 INFO  : 'after 3000' command is executed.
00:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:39:37 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:39:37 INFO  : Context for 'APU' is selected.
00:39:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:39:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:39 INFO  : Context for 'APU' is selected.
00:39:40 INFO  : 'ps7_init' command is executed.
00:39:40 INFO  : 'ps7_post_config' command is executed.
00:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:40 INFO  : Memory regions updated for context APU
00:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:40 INFO  : 'con' command is executed.
00:39:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:39:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:41:53 INFO  : Disconnected from the channel tcfchan#15.
00:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:41:55 INFO  : 'jtag frequency' command is executed.
00:41:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:55 INFO  : Context for 'APU' is selected.
00:41:55 INFO  : System reset is completed.
00:41:58 INFO  : 'after 3000' command is executed.
00:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:42:00 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:42:00 INFO  : Context for 'APU' is selected.
00:42:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:03 INFO  : Context for 'APU' is selected.
00:42:03 INFO  : 'ps7_init' command is executed.
00:42:03 INFO  : 'ps7_post_config' command is executed.
00:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:04 INFO  : Memory regions updated for context APU
00:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:04 INFO  : 'con' command is executed.
00:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:42:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:44:37 INFO  : Disconnected from the channel tcfchan#16.
00:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:44:38 INFO  : 'jtag frequency' command is executed.
00:44:38 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:38 INFO  : Context for 'APU' is selected.
00:44:39 INFO  : System reset is completed.
00:44:42 INFO  : 'after 3000' command is executed.
00:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:44:44 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:44:44 INFO  : Context for 'APU' is selected.
00:44:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:44:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:47 INFO  : Context for 'APU' is selected.
00:44:47 INFO  : 'ps7_init' command is executed.
00:44:47 INFO  : 'ps7_post_config' command is executed.
00:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:48 INFO  : Memory regions updated for context APU
00:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:48 INFO  : 'con' command is executed.
00:44:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:44:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:51:32 INFO  : Disconnected from the channel tcfchan#17.
00:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:51:33 INFO  : 'jtag frequency' command is executed.
00:51:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:33 INFO  : Context for 'APU' is selected.
00:51:34 INFO  : System reset is completed.
00:51:37 INFO  : 'after 3000' command is executed.
00:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:51:39 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:51:39 INFO  : Context for 'APU' is selected.
00:51:42 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:51:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:42 INFO  : Context for 'APU' is selected.
00:51:42 INFO  : 'ps7_init' command is executed.
00:51:42 INFO  : 'ps7_post_config' command is executed.
00:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:43 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:43 INFO  : Memory regions updated for context APU
00:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:43 INFO  : 'con' command is executed.
00:51:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:51:43 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:54:24 INFO  : Disconnected from the channel tcfchan#18.
00:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:54:25 INFO  : 'jtag frequency' command is executed.
00:54:25 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:26 INFO  : Context for 'APU' is selected.
00:54:26 INFO  : System reset is completed.
00:54:29 INFO  : 'after 3000' command is executed.
00:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:54:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:54:31 INFO  : Context for 'APU' is selected.
00:54:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:54:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:34 INFO  : Context for 'APU' is selected.
00:54:34 INFO  : 'ps7_init' command is executed.
00:54:34 INFO  : 'ps7_post_config' command is executed.
00:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:34 INFO  : Memory regions updated for context APU
00:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:35 INFO  : 'con' command is executed.
00:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:54:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
00:56:13 INFO  : Disconnected from the channel tcfchan#19.
00:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:56:14 INFO  : 'jtag frequency' command is executed.
00:56:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:56:14 INFO  : Context for 'APU' is selected.
00:56:14 INFO  : System reset is completed.
00:56:17 INFO  : 'after 3000' command is executed.
00:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:56:20 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
00:56:20 INFO  : Context for 'APU' is selected.
00:56:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
00:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:22 INFO  : Context for 'APU' is selected.
00:56:23 INFO  : 'ps7_init' command is executed.
00:56:23 INFO  : 'ps7_post_config' command is executed.
00:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:23 INFO  : Memory regions updated for context APU
00:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:24 INFO  : 'con' command is executed.
00:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:56:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:05:24 INFO  : Disconnected from the channel tcfchan#20.
01:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:05:26 INFO  : 'jtag frequency' command is executed.
01:05:26 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:26 INFO  : Context for 'APU' is selected.
01:05:26 INFO  : System reset is completed.
01:05:29 INFO  : 'after 3000' command is executed.
01:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:05:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:05:31 INFO  : Context for 'APU' is selected.
01:05:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:05:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:34 INFO  : Context for 'APU' is selected.
01:05:34 INFO  : 'ps7_init' command is executed.
01:05:34 INFO  : 'ps7_post_config' command is executed.
01:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:35 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:35 INFO  : Memory regions updated for context APU
01:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:35 INFO  : 'con' command is executed.
01:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:05:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:06:34 INFO  : Disconnected from the channel tcfchan#21.
01:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:06:36 INFO  : 'jtag frequency' command is executed.
01:06:36 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:06:36 INFO  : Context for 'APU' is selected.
01:06:36 INFO  : System reset is completed.
01:06:39 INFO  : 'after 3000' command is executed.
01:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:06:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:06:42 INFO  : Context for 'APU' is selected.
01:06:44 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:44 INFO  : Context for 'APU' is selected.
01:06:45 INFO  : 'ps7_init' command is executed.
01:06:45 INFO  : 'ps7_post_config' command is executed.
01:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:45 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:45 INFO  : Memory regions updated for context APU
01:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:46 INFO  : 'con' command is executed.
01:06:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:06:46 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:30:27 INFO  : Disconnected from the channel tcfchan#22.
01:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:30:28 INFO  : 'jtag frequency' command is executed.
01:30:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:29 INFO  : Context for 'APU' is selected.
01:30:29 INFO  : System reset is completed.
01:30:32 INFO  : 'after 3000' command is executed.
01:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:30:34 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:30:34 INFO  : Context for 'APU' is selected.
01:30:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:37 INFO  : Context for 'APU' is selected.
01:30:37 INFO  : 'ps7_init' command is executed.
01:30:37 INFO  : 'ps7_post_config' command is executed.
01:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:38 INFO  : Memory regions updated for context APU
01:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:38 INFO  : 'con' command is executed.
01:30:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:30:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:31:56 INFO  : Disconnected from the channel tcfchan#23.
01:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:31:57 INFO  : 'jtag frequency' command is executed.
01:31:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:57 INFO  : Context for 'APU' is selected.
01:31:58 INFO  : System reset is completed.
01:32:01 INFO  : 'after 3000' command is executed.
01:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:32:03 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:32:03 INFO  : Context for 'APU' is selected.
01:32:06 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:06 INFO  : Context for 'APU' is selected.
01:32:07 INFO  : 'ps7_init' command is executed.
01:32:07 INFO  : 'ps7_post_config' command is executed.
01:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:07 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:07 INFO  : Memory regions updated for context APU
01:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:07 INFO  : 'con' command is executed.
01:32:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:32:07 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:35:20 INFO  : Disconnected from the channel tcfchan#24.
01:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:35:21 INFO  : 'jtag frequency' command is executed.
01:35:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:35:21 INFO  : Context for 'APU' is selected.
01:35:21 INFO  : System reset is completed.
01:35:24 INFO  : 'after 3000' command is executed.
01:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:35:27 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:35:27 INFO  : Context for 'APU' is selected.
01:35:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:35:30 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:30 INFO  : Context for 'APU' is selected.
01:35:30 INFO  : 'ps7_init' command is executed.
01:35:30 INFO  : 'ps7_post_config' command is executed.
01:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:31 INFO  : Memory regions updated for context APU
01:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:31 INFO  : 'con' command is executed.
01:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:35:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:40:01 INFO  : Disconnected from the channel tcfchan#25.
01:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:40:02 INFO  : 'jtag frequency' command is executed.
01:40:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:40:03 INFO  : Context for 'APU' is selected.
01:40:03 INFO  : System reset is completed.
01:40:06 INFO  : 'after 3000' command is executed.
01:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:40:08 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:40:08 INFO  : Context for 'APU' is selected.
01:40:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:40:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:40:11 INFO  : Context for 'APU' is selected.
01:40:12 INFO  : 'ps7_init' command is executed.
01:40:12 INFO  : 'ps7_post_config' command is executed.
01:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:40:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:40:12 INFO  : Memory regions updated for context APU
01:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:12 INFO  : 'con' command is executed.
01:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:40:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:43:42 INFO  : Disconnected from the channel tcfchan#26.
01:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:43:43 INFO  : 'jtag frequency' command is executed.
01:43:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:43 INFO  : Context for 'APU' is selected.
01:43:44 INFO  : System reset is completed.
01:43:47 INFO  : 'after 3000' command is executed.
01:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:43:49 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:43:49 INFO  : Context for 'APU' is selected.
01:43:51 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:43:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:51 INFO  : Context for 'APU' is selected.
01:43:52 INFO  : 'ps7_init' command is executed.
01:43:52 INFO  : 'ps7_post_config' command is executed.
01:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:52 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:52 INFO  : Memory regions updated for context APU
01:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:53 INFO  : 'con' command is executed.
01:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:43:53 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:46:00 INFO  : Disconnected from the channel tcfchan#27.
01:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:46:01 INFO  : 'jtag frequency' command is executed.
01:46:01 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:46:01 INFO  : Context for 'APU' is selected.
01:46:01 INFO  : System reset is completed.
01:46:04 INFO  : 'after 3000' command is executed.
01:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:46:07 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:46:07 INFO  : Context for 'APU' is selected.
01:46:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:09 INFO  : Context for 'APU' is selected.
01:46:10 INFO  : 'ps7_init' command is executed.
01:46:10 INFO  : 'ps7_post_config' command is executed.
01:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:10 INFO  : Memory regions updated for context APU
01:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:11 INFO  : 'con' command is executed.
01:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:46:11 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:48:35 INFO  : Disconnected from the channel tcfchan#28.
01:48:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:48:37 INFO  : 'jtag frequency' command is executed.
01:48:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:48:37 INFO  : Context for 'APU' is selected.
01:48:37 INFO  : System reset is completed.
01:48:40 INFO  : 'after 3000' command is executed.
01:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:48:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:48:43 INFO  : Context for 'APU' is selected.
01:48:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:46 INFO  : Context for 'APU' is selected.
01:48:47 INFO  : 'ps7_init' command is executed.
01:48:47 INFO  : 'ps7_post_config' command is executed.
01:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:48:47 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:47 INFO  : Memory regions updated for context APU
01:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:47 INFO  : 'con' command is executed.
01:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:48:47 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:50:40 INFO  : Disconnected from the channel tcfchan#29.
01:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:50:41 INFO  : 'jtag frequency' command is executed.
01:50:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:50:41 INFO  : Context for 'APU' is selected.
01:50:41 INFO  : System reset is completed.
01:50:44 INFO  : 'after 3000' command is executed.
01:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:50:47 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:50:47 INFO  : Context for 'APU' is selected.
01:50:50 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:50:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:50 INFO  : Context for 'APU' is selected.
01:50:50 INFO  : 'ps7_init' command is executed.
01:50:50 INFO  : 'ps7_post_config' command is executed.
01:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:51 INFO  : Memory regions updated for context APU
01:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:51 INFO  : 'con' command is executed.
01:50:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:50:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
01:54:48 INFO  : Disconnected from the channel tcfchan#30.
01:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
01:54:50 INFO  : 'jtag frequency' command is executed.
01:54:50 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:54:50 INFO  : Context for 'APU' is selected.
01:54:50 INFO  : System reset is completed.
01:54:53 INFO  : 'after 3000' command is executed.
01:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
01:54:55 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
01:54:55 INFO  : Context for 'APU' is selected.
01:54:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
01:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:54:58 INFO  : Context for 'APU' is selected.
01:54:59 INFO  : 'ps7_init' command is executed.
01:54:59 INFO  : 'ps7_post_config' command is executed.
01:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

01:54:59 INFO  : Memory regions updated for context APU
01:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:59 INFO  : 'con' command is executed.
01:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

01:54:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:49:38 INFO  : Registering command handlers for SDK TCF services
14:49:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
14:49:46 INFO  : XSCT server has started successfully.
14:49:46 INFO  : Successfully done setting XSCT server connection channel  
14:49:54 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
14:49:54 INFO  : Successfully done setting SDK workspace  
14:49:56 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
14:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:51:04 INFO  : 'jtag frequency' command is executed.
14:51:05 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:05 INFO  : Context for 'APU' is selected.
14:51:06 INFO  : System reset is completed.
14:51:09 INFO  : 'after 3000' command is executed.
14:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:51:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:51:12 INFO  : Context for 'APU' is selected.
14:51:12 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:51:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:12 INFO  : Context for 'APU' is selected.
14:51:13 INFO  : 'ps7_init' command is executed.
14:51:13 INFO  : 'ps7_post_config' command is executed.
14:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:14 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1
fpga -file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:14 INFO  : Memory regions updated for context APU
14:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:15 INFO  : 'con' command is executed.
14:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:51:15 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:29:14 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
15:29:18 INFO  : Bootgen command execution is done.
16:26:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544138523149,  Project:1543640917738
16:26:05 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:28:01 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
16:28:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:28:18 INFO  : 
16:28:21 INFO  : 
16:28:22 INFO  : Updating hardware inferred compiler options for Vision.
16:28:22 INFO  : Updating hardware inferred compiler options for boot_loader.
16:28:23 INFO  : Clearing existing target manager status.
18:26:37 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
18:26:41 INFO  : Bootgen command execution is done.
20:54:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544154188538,  Project:1544138523149
20:54:16 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:54:22 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
20:54:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:54:35 INFO  : 
20:54:38 INFO  : 
20:54:39 INFO  : Updating hardware inferred compiler options for Vision.
20:54:40 INFO  : Updating hardware inferred compiler options for boot_loader.
20:54:40 INFO  : Clearing existing target manager status.
23:40:20 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
23:40:24 INFO  : Bootgen command execution is done.
01:56:03 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
01:56:08 INFO  : Bootgen command execution is done.
02:23:31 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
02:23:35 INFO  : Bootgen command execution is done.
04:16:50 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
04:16:55 INFO  : Bootgen command execution is done.
06:13:09 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
06:13:14 INFO  : Bootgen command execution is done.
06:20:56 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
06:21:01 INFO  : Bootgen command execution is done.
06:27:22 INFO  : Invoking Bootgen: bootgen -image Vision.bif -arch zynq -o C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\bootimage\BOOT.mcs -w on
06:27:28 INFO  : Bootgen command execution is done.
06:53:11 INFO  : Disconnected from the channel tcfchan#1.
