[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS7A4701RGWR production of TEXAS INSTRUMENTS from the text:TPS7A47xx\nRF LDO\nAmplifier\nTPS7A33\nNegative-Voltage\nRegulator\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\nTPS7A470x 36-V,1-A,4-µVRMS,RFLDOVoltage Regulator\n1Features 3Description\nThe TPS7A47 isafamily ofpositive voltage (+36 V),\n1•Input Voltage Range: +3Vto+36V\nultralow-noise (4µVRMS)low-dropout linear regulators•Output Voltage Noise:(LDO) capable ofsourcing a1-Aload.4µVRMS(10Hz,100kHz)\nThe TPS7A4700 output voltages are user-•Power-Supply Ripple Rejection:programmable (upto20.5 V)using aprinted circuit–82dB(100 Hz)board (PCB) layout without the need ofexternal\nresistors orfeed-forward capacitors, thus reducing –≥55dB(10Hz,10MHz)\noverall component count.•Two Output Voltage Modes:\nThe TPS7A4701 output voltage can beconfigured –ANY-OUT ™Version (User-Programmable\nwith auser-programmable PCB layout (upto20.5 V), Output viaPCB Layout):\noradjustable (up to34V)with external feedback–NoExternal Feedback Resistors orFeed-resistors.Forward Capacitors Required\nThe TPS7A47 isdesigned with bipolar technology–Output Voltage Range: +1.4 Vto+20.5 Vprimarily for high-accuracy, high-precision–Adjustable Version (TPS7A4701 only):instrumentation applications where clean voltage rails\n–Output Voltage Range: +1.4 Vto+34V are critical tomaximize system performance. This\nfeature makes the device ideal for powering •Output Current: 1A\noperational amplifiers, analog-to-digital converters•Dropout Voltage: 307mVat1A(ADCs), digital-to-analog converters (DACs), and\n•CMOS Logic Level-Compatible Enable Pin other high-performance analog circuitry incritical\napplications such asmedical, radio frequency (RF), •Built-In Fixed Current Limit and\nandtest-and-measurement. Thermal Shutdown\n•Available inHigh-Performance Thermal Package: Inaddition, the TPS7A47 isideal forpost dc-dc\nconverter regulation. Byfiltering out the output 5-mm ×5-mm QFN\nvoltage ripple inherent to dc-dc switching•Operating Temperature Range:conversions, maximum system performance is–40°Cto125°Censured insensitive instrumentation, test-and-\nmeasurement, audio, andRFapplications.2Applications\nFor applications where positive and negative low-•Voltage-Controlled Oscillators (VCO)noise rails arerequired, consider TI\'sTPS7A33 family\n•Frequency Synthesizers of negative high-voltage, ultralow-noise linear\nregulators. •Test andMeasurement\n•Instrumentation, Medical, andAudioDevice Information(1)\n•RX,TX,andPACircuitryPART NUMBER PACKAGE BODY SIZE (NOM)\n•Supply Rails forOperational Amplifiers,TPS7A470x VQFN (20) 5mm×5mmDACs, ADCs, andOther High-Precision Analog\n(1)Forallavailable packages, see theorderable addendum atCircuitrytheendofthedatasheet.\n•Post DC-DC Converter Regulation and\nRipple Filtering\n•Base Stations andTelecom Infrastructure\n•+12-V and+24-V Industrial Buses\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 16\n8.1 Application Information ............................................ 16 2Applications ........................................................... 1\n8.2 Typical Application ................................................. 16 3Description ............................................................. 1\n9Power Supply Recommendations ...................... 20 4Revision History ..................................................... 2\n9.1 Power Dissipation (PD) ........................................... 205PinConfiguration andFunctions ......................... 4\n10Layout ................................................................... 216Specifications ......................................................... 5\n10.1 Layout Guidelines ................................................. 216.1 Absolute Maximum Ratings ...................................... 5\n10.2 Layout Example .................................................... 216.2 Handling Ratings ....................................................... 6\n10.3 Thermal Protection ................................................ 226.3 Recommended Operating Conditions ....................... 6\n10.4 Estimating Junction Temperature ......................... 226.4 Thermal Information .................................................. 6\n11Device andDocumentation Support ................. 23 6.5 Electrical Characteristics ........................................... 7\n11.1 Documentation Support ........................................ 23 6.6 Typical Characteristics .............................................. 8\n11.2 Related Links ........................................................ 237Detailed Description ............................................ 12\n11.3 Trademarks ........................................................... 237.1 Overview ................................................................. 12\n11.4 Electrostatic Discharge Caution ............................ 237.2 Functional Block Diagram ....................................... 12\n11.5 Glossary ................................................................ 237.3 Feature Description ................................................. 12\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 13\nInformation ........................................................... 237.5 Programming ........................................................... 13\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(January 2014) toRevision F Page\n•Added Handling Rating table, Feature Description section, Device Functional Modes ,Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section ............................................................... 1\n•Reworded ninth bullet inFeatures list.................................................................................................................................... 1\n•Changed polarity ofopamp shown onright side ofthefunctional block diagram .............................................................. 12\n•Reworded second paragraph inSoft-Start And Inrush Current section .............................................................................. 13\n•Revised Capacitor Recommendations section ..................................................................................................................... 16\n•Changed paragraph 2ofDropout Voltage (VDO)section forclarity ..................................................................................... 17\n•Revised paragraph 1ofStartup section .............................................................................................................................. 17\n•Rewrote paragraph 1ofPower-Supply Rejection Ratio (PSRR) section toeliminate confusion ........................................ 18\n•Changed paragraph 1ofPower Supply Recommendations section ................................................................................... 20\n•Changed paragraph 1andparagraph 4ofPower Dissipation (PD)section ......................................................................... 20\n•Revised paragraph 2ofLayout Guidelines section ............................................................................................................. 21\n•Changed second paragraph ofThermal Protection section ................................................................................................ 22\nChanges from Revision D(December 2013) toRevision E Page\n•Changed Output Voltage Noise value from 4.17 µVto4µVinthree instances onfront page .............................................. 1\n•Changed 2ndand3rdparagraphs ofDescription section ...................................................................................................... 1\n•Added "Thermal Pad"topinconfiguration drawing ................................................................................................................ 4\n•Changed ENpindescription ................................................................................................................................................... 4\n•Changed SENSE/FB pintobeforTPS7A4701 only.............................................................................................................. 5\n•Added new rowtoPinDescriptions table forSENSE pin(forTPS7A4700 only)................................................................... 5\n•Added new rowtoPinDescriptions table forthermal pad..................................................................................................... 5\n•Added VREFparameter ............................................................................................................................................................ 7\n2 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\n•Added TPS7A4701 device totestconditions forVNRparameter ............................................................................................ 7\n•Added Feedback PinCurrent parameter toElectrical Characteristics .................................................................................. 7\n•Deleted Dropout Voltage vsOutput Current graph ................................................................................................................ 8\n•Added ENpintoFunctional Block Diagram ......................................................................................................................... 12\n•Added sentence toANY-OUT Programmable Output Voltage section toclarify ANY-OUT isforboth devices .................. 13\n•Changed lasttwoparagraphs ofAdjustable Operation section ........................................................................................... 14\n•Added "TPS7A4701 Only "toAdjustable Operation section title.......................................................................................... 14\n•Deleted equation inFigure 23.............................................................................................................................................. 14\n•Changed Equation 3............................................................................................................................................................. 14\nChanges from Revision C(July 2013) toRevision D Page\n•Changed data sheeet status from production mixtoproduction data.................................................................................... 1\n•Changed TPS7A4701 ESD rating from >1kVto2.5kV....................................................................................................... 1\n•Changed noise reduction pinvoltage parameter toshow both devices ................................................................................. 7\n•Added textclarifying VREFtypical value tolastparagraph onpage ...................................................................................... 14\nChanges from Revision B(April 2013) toRevision C Page\n•Deleted TPS7A4702 preview device from data sheet ............................................................................................................ 1\nChanges from Revision A(July 2012) toRevision B Page\n•Changed TPS7A47 toTPS7A4700 ........................................................................................................................................ 1\n•Added TPS7A4701 andTPS7A4702 preview devices todata sheet ..................................................................................... 1\n•Changed front-page figure ...................................................................................................................................................... 1\n•Added FBtoSENSE pintoFunctional Block Diagram ........................................................................................................ 12\n•Added new paragraph after Table 1..................................................................................................................................... 14\n•Added new Table 2............................................................................................................................................................... 14\n•Added Adjustable Operation section .................................................................................................................................... 14\nChanges from Original (June 2012) toRevision A Page\n•Moved tofullproduction data (changes throughout document) ............................................................................................. 1\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS7A4700 TPS7A4701\nOUT NC NC NC IN\n1\n2\n3\n4\n5\n620\n719\n818\n917\n1016\n15\n14\n13\n12\n11OUT IN\nNR\nEN\n0P1V\n0P2V\n3P2V GND 1P6V 0P8V 0P4VNC\nSENSE/FB\n6P4V2\n6P4V1(Thermal Pad)\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\n5PinConfiguration andFunctions\nRGW Package\n5-mm ×5-mm VQFN-20\n(Top View)\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nWhen connected toGND, thispinadds 0.1Vtothenominal output voltage oftheregulator.\n0P1V 12 I\nDonotconnect anyvoltage other than GND tothispin.Ifnotused, leave thispinfloating.\nWhen connected toGND, thispinadds 0.2Vtothenominal output voltage oftheregulator.\n0P2V 11 I\nDonotconnect anyvoltage other than GND tothispin.Ifnotused, leave thispinfloating.\nWhen connected toGND, thispinadds 0.4Vtothenominal output voltage oftheregulator.\n0P4V 10 I\nDonotconnect anyvoltage other than GND tothispin.Ifnotused, leave thispinfloating.\nWhen connected toGND, thispinadds 0.8Vtothenominal output voltage oftheregulator.\n0P8V 9 I\nDonotconnect anyvoltage other than GND tothispin.Ifnotused, leave thispinfloating.\nWhen connected toGND, thispinadds 1.6Vtothenominal output voltage oftheregulator.\n1P6V 8 I\nDonotconnect anyvoltage other than GND tothispin.Ifnotused, leave thispinfloating.\nWhen connected toGND, thispinadds 3.2Vtothenominal output voltage oftheregulator.\n3P2V 6 I\nDonotconnect anyvoltage other than GND tothispin.Ifnotused, leave thispinfloating.\nWhen connected toGND, thispinadds 6.4Vtothenominal output voltage oftheregulator.\n6P4V1 5 I\nDonotconnect anyvoltage other than GND tothispin.Ifnotused, leave thispinfloating.\nWhen connected toGND, thispinadds 6.4Vtothenominal output voltage oftheregulator.\n6P4V2 4 I\nDonotconnect anyvoltage other than GND tothispin.Ifnotused, leave thispinfloating.\nEnable pin.Thedevice isenabled when thevoltage onthispinexceeds themaximumEN 13 Ienable voltage, VEN(HI) .Ifenable isnotrequired, tieENtoIN.\nGND 7 — Ground\nInput supply. Acapacitor greater than orequal to1µFmust betiedfrom thispintoground to\nassure stability.\nIN 15,16 I A10-µFcapacitor isrecommended tobeconnected from INtoGND (asclose tothedevice\naspossible) toreduce circuit sensitivity toprinted circuit board (PCB) layout, especially when\nlong input traces orhigh source impedances areencountered.\nNC 2,17-19 — This pincanbeleftopen ortiedtoanyvoltage between GND andIN.\nNoise reduction pin.When acapacitor isconnected from thispintoGND, RMS noise canbe\nreduced tovery lowlevels. Acapacitor greater than orequal to10nFmust betiedfrom thisNR 14 —pintoground toassure stability. A1-µFcapacitor isrecommended tobeconnected from NR\ntoGND (asclose tothedevice aspossible) tomaximize acperformance andminimize noise.\n4 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\nPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nRegulator output. Acapacitor greater than orequal to10µFmust betiedfrom thispinto\nground toassure stability. A47-µFceramic output capacitor ishighly recommended tobeOUT 1,20 Oconnected from OUT toGND (asclose tothedevice aspossible) tomaximize ac\nperformance.\nControl-loop error amplifier input (TPS7A4701 only).\nThis istheSENSE pinifthedevice output voltage isprogrammed using ANY-OUT (no\nexternal feedback resistors). This pinmust beconnected toOUT. Connect thispintotheSENSE/FB 3 Ipoint ofload tomaximize accuracy.\nThis istheFBpinifthedevice output voltage issetusing external resistors. See the\nAdjustable Operation section formore details.\nControl-loop error amplifier input (TPS7A4700 only).\nSENSE 3 I This istheSENSE pinofthedevice andmust beconnected toOUT. Connect thispintothe\npoint ofload tomaximize accuracy.\nConnect thethermal padtoalarge-area ground plane. Thethermal padisinternallyThermal Pad —connected toGND.\n6Specifications\n6.1 Absolute Maximum Ratings\nOver junction temperature range, unless otherwise noted.(1)\nMIN MAX UNIT\nINpintoGND pin –0.4 +36 V\nENpintoGND pin –0.4 +36 V\nENpintoINpin –36 +0.4 V\nOUT pintoGND pin –0.4 +36 V\nNRpintoGND pin –0.4 +36 V\nSENSE/FB pintoGND pin –0.4 +36 V\n0P1V pintoGND pin –0.4 +36 V\nVoltage(2)\n0P2V pintoGND pin –0.4 +36 V\n0P4V pintoGND pin –0.4 +36 V\n0P8V pintoGND pin –0.4 +36 V\n1P6V pintoGND pin –0.4 +36 V\n3P2V pintoGND pin –0.4 +36 V\n6P4V1 pintoGND pin –0.4 +36 V\n6P4V2 pintoGND pin –0.4 +36 V\nCurrent Peak output Internally limited\nTemperature Operating virtual junction, TJ –40 125 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability..\n(2) Allvoltages arewith respect tonetwork ground terminal.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS7A4700 TPS7A4701\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\n6.2 Handling Ratings\nMIN MAX UNIT\nTstg Storage temperature range –65 150 °C\nHuman body model (HBM), per–1000 1000ANSI/ESDA/JEDEC JS-001, allpins(1)\nTPS7A4700 V\nCharged device model (CDM), perJEDEC–500 500specification JESD22-C101, allpins(2)ElectrostaticV(ESD)discharge Human body model (HBM), per–2500 2500ANSI/ESDA/JEDEC JS-001, allpins(1)\nTPS7A4701 V\nCharged device model (CDM), perJEDEC–500 500specification JESD22-C101, allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVI 3.0 35.0 V\nVO 1.4 34.0 V\nVEN 0 VIN V\nIO 0 1.0 A\n6.4 Thermal Information\nTPS7A47xx\nTHERMAL METRIC(1)RGW UNIT\n20PINS\nRθJA Junction-to-ambient thermal resistance 32.5\nRθJC(top) Junction-to-case (top) thermal resistance 27\nRθJB Junction-to-board thermal resistance 11.9\n°C/W\nψJT Junction-to-top characterization parameter 0.3\nψJB Junction-to-board characterization parameter 11.9\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.7\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n6 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\n6.5 Electrical Characteristics\nAt–40°C≤TJ≤125°C;VI=VO(nom) +1.0VorVI=3.0V(whichever isgreater); VEN=VI;IO=0mA; CIN=10µF;COUT=10\nµF;CNR=10nF;SENSE/FB tiedtoOUT; and0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless\notherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVI Input voltage range 3 35 V\nVIrising 2.67 V\nVUVLO Under-voltage lockout threshold\nVIfalling 2.5 V\nV(REF) Reference voltage V(REF) =V(FB),TPS7A4701 only 1.4 V\nVUVLO(HYS) Under-voltage lockout hysteresis 177 mV\nTPS7A4700, TPS7A4701 using ANY-OUTVOUT VoptionVNR Noise reduction pinvoltage\nTPS7A4701 inadjustable mode only 1.4 V\nTPS7A4700,\nTPS7A47011.4 20.5 Vusing ANY-\nVI≥VO(nom) +1.0Vor3V OUT option\nOutput voltage range (whichever isgreater),\nTPS7A4701 COUT=20µF\nusing VO 1.4 34 Vadjustable\noption\nNominal accuracy TJ=25°C,COUT=20µF –1.0 1.0 %V O\nVO(nom) +1.0V≤VI≤35V,Overall accuracy –2.5 2.5 %V O0mA≤IO≤1A,COUT=20µF\nΔVO(ΔVI) Line regulation VO(nom) +1.0V≤VI≤35V 0.092 %V O\nΔVO(ΔIO) Load regulation 0mA≤IO≤1A 0.3 %V O\nVI=95% VO(nom) ,IO=0.5A 216 mV\nV(DO) Dropout voltage\nVI=95% VO(nom) ,IO=1A 307 450 mV\nI(CL) Current limit VO=90% VO(nom) 1 1.26 A\nIO=0mA 0.58 1.0 mA\nI(GND) Ground pincurrent\nIO=1A 6.1 mA\nVEN=VI 0.78 2 µA\nI(EN) Enable pincurrent\nVI=VEN=35V 0.81 2 µA\nVEN=0.4V 2.55 8 µA\nI(SHDN) Shutdown supply current\nVEN=0.4V,VI=35V 3.04 60 µA\nV+EN(HI) Enable high-level voltage 2.0 VI V\nV+EN(LO) Enable low-level voltage 0.0 0.4 V\nI(FB) Feedback pincurrent 350 nA\nVI=16V,VO(nom) =15V,COUT=50µF,PSRR Power-supply rejection ratio 78 dBIO=500mA, CNR=1µF,f=1kHz\nVI=3V,VO(nom) =1.4V,COUT=50µF,4.17 µVRMSCNR=1µF,BW=10Hzto100kHz\nVn Output noise voltage\nVIN=6V,VO(nom) =5V,COUT=50µF,4.67 µVRMSCNR=1µF,BW=10Hzto100kHz\nShutdown, temperature increasing 170 °C\nTsd Thermal shutdown temperature\nReset, temperature decreasing 150 °C\nTJ Operating junction temperature –40 125 °C\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS7A4700 TPS7A4701\n00.30.60.91.21.51.82.12.42.73\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)VEN (V)\nG005 \n02004006008001000\n0 5 10 15 20 25 30 35 40\nInput Voltage (V)IQ (µA)\n−40°C\n0°C\n+25°C\n+105°C\n+125°C IOUT = 0 µA\nG006 \n−4−3−2−101234\n0 100 200 300 400 500 600 700 800 900 1000\nOutput Current (mA)VOUT(NOM) (%)−40°C\n0°C\n+25°C\n+85°C\n+125°C\nG002 \n22.12.22.32.42.52.62.72.82.93\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)VIN (V)UVLO Threshold Off\nUVLO Threshold On\nG004 \n0.010.1110100\n10 100 1k 10k 100k 1M\nFrequency (Hz)Noise (µVHz)VOUT = 1.4 V, V NOISE = 4.17 µVRMS\nVOUT = 5 V, V NOISE = 4.67 µVRMS\nVOUT = 10 V, V NOISE = 7.25 µVRMS\nVOUT = 15 V, V NOISE = 12.28 µVRMS\nIOUT = 500 mA\nCOUT = 50 µF\nCNR = 1 µF\nBWRMSNOISE (10 Hz, 100 kHz)\nG020 \n−4−3−2−101234\n0 5 10 15 20 25 30 35 40\nInput Voltage (V)VOUT(NOM) (%)−40°C\n0°C\n+25°C\n+85°C\n+125°C\nG001 \nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\n6.6 Typical Characteristics\nAt–40°C≤TJ≤125°C;VI=VO(nom) +1.0VorVI=3.0V(whichever isgreater); VEN=VI;IO=0mA; CIN=10µF;COUT=10\nµF;CNR=1µF;SENSE/FB tiedtoOUT; and0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless\notherwise noted.\nFigure 1.Noise vsOutput Voltage Figure 2.Line Regulation\nFigure 3.Load Regulation Figure 4.UVLO Threshold vsTemperature\nFigure 5.Enable Voltage Threshold vsTemperature Figure 6.Quiescent Current vsInput Voltage\n8 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nCNR = 0.01 µF\nCNR = 0.1 µF\nCNR = 1 µF\nCNR = 2.2 µFIOUT = 1 A\nCOUT = 50 µF\nVIN = 3 V\nVOUT = 1.4 V\nG011 \n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nCNR = 0.01 µF\nCNR = 0.1 µF\nCNR = 1 µF\nCNR = 2.2 µFIOUT = 0.5 A\nCOUT = 50 µF\nVIN = 3 V\nVOUT = 1.4 V\nG012 \n012345678910\n0 5 10 15 20 25 30 35 40\nInput Voltage (V)ISHDN (µA)−40°C\n0°C\n+25°C\n+105°C\n+125°C\nG009 \n00.511.522.53\n0 4 8 12 16 20\nInput Voltage (V)ICL (A)\n−40°C\n0°C\n+25°C\n+85°C\n+125°CVOUT = 90% V OUT(NOM)\nG010 \n0.1110\n1 10 100 1000\nOutput Current (mA)IGND (mA)\n−40°C\n0°C\n+25°C\n+85°C\n+125°C\nG007 \n0.00.20.40.60.81.01.21.41.61.82.0\n0 5 10 15 20 25 30 35 40\nInput Voltage (V)IEN (µA)−40°C\n0°C\n+25°C\n+85°C\n+125°C\nG008 \nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\nTypical Characteristics (continued)\nAt–40°C≤TJ≤125°C;VI=VO(nom) +1.0VorVI=3.0V(whichever isgreater); VEN=VI;IO=0mA; CIN=10µF;COUT=10\nµF;CNR=1µF;SENSE/FB tiedtoOUT; and0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless\notherwise noted.\nFigure 7.Ground Current vsOutput Current Figure 8.Enable Current vsInput Voltage\nFigure 9.Shutdown Current vsInput Voltage Figure 10.Current Limit vsInput Voltage\nFigure 11.Power-Supply Rejection Ratio vsCNR Figure 12.Power-Supply Rejection Ratio vsCNR\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS7A4700 TPS7A4701\n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)VOUT = 1.4 V\nVOUT = 3.3 V\nVOUT = 5V\nVOUT = 10V\nVOUT = 15 VCNR = 1 µF\nCOUT = 50 µF\nIOUT = 500 mA\nG017 \n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)VOUT = 1.4V\nVOUT = 3.3V\nVOUT = 5V\nVOUT = 10V\nVOUT = 15VCNR = 1µF\nCOUT = 50µF\nIOUT = 1000mA\nG018 \n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)VDO = 200 mV\nVDO = 300 mVVDO = 500 mV\nVDO = 1 V\nVOUT = 3.3 V, I OUT = 500 mA\nCNR = 1 µF, COUT = 50 µF\nG015 \n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)VDO = 200 mV\nVDO = 300 mVVDO = 500 mV\nVDO = 1 V\nVOUT = 3.3 V\nCNR = 1 µF\nCOUT = 50 µF\nIOUT = 1 A\nG016 \n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nIOUT = 0 mA\nIOUT = 50 mA\nIOUT = 500 mA\nIOUT = 1000 mACNR = 1 µF\nCOUT = 50 µF\nVIN = 3 V\nVOUT = 1.4 V\nG013 \n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nVDO = 200 mV\nVDO = 300 mV\nVDO = 500 mV\nVDO = 1 VVOUT = 3.3 V\nCNR = 1 µF\nCOUT = 50 µF\nIOUT = 50 mA\nG014 \nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Characteristics (continued)\nAt–40°C≤TJ≤125°C;VI=VO(nom) +1.0VorVI=3.0V(whichever isgreater); VEN=VI;IO=0mA; CIN=10µF;COUT=10\nµF;CNR=1µF;SENSE/FB tiedtoOUT; and0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless\notherwise noted.\nFigure 13.Power-Supply Rejection Ratio vsIO Figure 14.Power-Supply Rejection Ratio vsDropout\nFigure 15.Power-Supply Rejection Ratio vsDropout Figure 16.Power-Supply Rejection Ratio vsDropout\nFigure 17.Power-Supply Rejection Ratio vsOutput Voltage Figure 18.Power-Supply Rejection Ratio vsOutput Voltage\n10 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\n0.010.1110100\n10 100 1k 10k 100k 1M\nFrequency (Hz)Noise (µVHz)IOUT = 50 mA, V NOISE = 5 µVRMS\nIOUT = 20 mA, V NOISE = 5.9 µVRMS\nVOUT = 4.7 V\nCOUT = 10 µF\nCNR = 1 µF\nBWRMSNOISE [10 Hz, 100 kHz]\nG019 \nTime (50 ms/div)G062V\n(2 V/div)OUTV\n(2 V/div)EN\nI\n(200 mA/div)OUTStartup Time = 65 ms\nV = 6 V, V = 5 V\nI = 500 mA\nC = 10 F\nC = 50 FIN OUT\nOUT\nIN\nOUT/c109\n/c109\nTime (500 ms/div)G060V\n(10 mV/div)OUTI\n(1 A/div)OUT\nV = 5 V\nV = 3.3 V\nI = 10 mA to 845 mAIN\nOUT\nOUT\nTime (5 ms/div)G061V\n(10 V/div)IN\nV\n(10 mV/div)OUTV = 5 V to 15 V\nV = 3.3 V\nI = 845 mAIN\nOUT\nOUT\nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\nTypical Characteristics (continued)\nAt–40°C≤TJ≤125°C;VI=VO(nom) +1.0VorVI=3.0V(whichever isgreater); VEN=VI;IO=0mA; CIN=10µF;COUT=10\nµF;CNR=1µF;SENSE/FB tiedtoOUT; and0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless\notherwise noted.\nFigure 19.Load Transient Figure 20.Line Transient\nFigure 21.Startup\nFigure 22.Noise vsOutput Current\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS7A4700 TPS7A4701\n200 k\n/c87400 k /c87800 k /c871.6 M /c873.2 M /c87\n0P8V0P4V0P2V0P1V\n1P6V100 k\n/c87\n3P2V50 k\n/c87\n6P4V50 k\n/c87\n6P4VBand\nGap\n265.5 k /c87100 k /c87\n1.572 M /c87ININ\nCIN\nFast\nChargeCurrent\nLimitOUTOUT\nCOUT\nNR\nCNRUVLOThermal\nShutdown\nSENSE/FB\nEnable EN\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS7A4700 and TPS7A4701 (TPS7A470x) arepositive voltage (+36 V),ultralow-noise (4µVRMS)LDOs\ncapable ofsourcing a1-Aload. The TPS7A470x isdesigned with bipolar technology primarily forhigh-accuracy,\nhigh-precision instrumentation applications where clean voltage rails are critical tomaximize system\nperformance. This feature makes thedevice ideal forpowering operational amplifiers, analog-to-digital converters\n(ADCs), digital-to-analog converters (DACs), andother high-performance analog circuitry.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Internal Current Limit (ICL)\nTheinternal current limit circuit isused toprotect theLDO against high-load current faults orshorting events. The\nLDO isnotdesigned tooperate atasteady-state current limit. During acurrent-limit event, theLDO sources\nconstant current. Therefore, theoutput voltage falls while load impedance decreases. Note also that when a\ncurrent limit occurs while theresulting output voltage islow, excessive power isdissipated across theLDO,\nwhich results inathermal shutdown oftheoutput.\n7.3.2 Enable (EN) And Under-Voltage Lockout (UVLO)\nThe TPS7A470x only turns onwhen both ENandUVLO areabove therespective voltage thresholds. The UVLO\ncircuit monitors input voltage (VI)toprevent device turn-on before VIrises above thelockout voltage. The UVLO\ncircuit also causes ashutdown when VIfalls below lockout. The ENsignal allows independent logic-level turn-on\nand shutdown oftheLDO when theinput voltage ispresent. ENcanbeconnected directly toVIifindependent\nturn-on isnotneeded.\n12 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\nV = V + ( ANY-OUT Pins to Ground)OUT REF /c83\nI =OUT(t)COUT OUT/c180dV (t)\ndtVOUT(t)\nRLOAD+\nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\nFeature Description (continued)\n7.3.3 Soft-Start And Inrush Current\nSoft-start refers totheramp-up characteristic oftheoutput voltage during LDO turn-on after ENandUVLO have\nachieved threshold voltage. The noise reduction capacitor serves adual purpose ofboth governing output noise\nreduction andprogramming thesoft-start ramp during turn-on.\nInrush current isdefined asthecurrent through theLDO from INtoOUT during thetime oftheturn-on ramp up.\nInrush current then consists primarily ofthesum ofload and charge current totheoutput capacitor. Inrush\ncurrent canbeestimated byEquation 1:\nwhere:\n•VOUT(t)istheinstantaneous output voltage oftheturn-on ramp,\n•dVOUT(t)/dt istheslope oftheVOramp, and\n•RLOAD istheresistive load impedance (1)\n7.4 Device Functional Modes\nTheTPS7A470x hasthefollowing functional modes:\n1.Enabled: When ENgoes above V+EN(HI) ,thedevice isenabled.\n2.Disabled: When ENgoes below V+EN(LO) ,thedevice isdisabled. During thistime, OUT ishigh impedance,\nandthecurrent intoINdoes notexceed I(SHDN) .\n7.5 Programming\n7.5.1 ANY-OUT Programmable Output Voltage\nBoth devices canbeused inANY-OUT mode. ForANY-OUT operation, theTPS7A4700 andTPS7A4701 donot\nuseexternal resistors tosettheoutput voltage, butusedevice pins 4,5,6,8,9,10,11,and12toprogram the\nregulated output voltage. Each piniseither connected toground (active) orisleftopen (floating). The ANY-OUT\nprogramming issetbyEquation 2asthesum oftheinternal reference voltage (V(REF) =1.4V)plus the\naccumulated sum oftherespective voltages assigned toeach active pin;that is,100 mV(pin 12), 200 mV(pin\n11), 400 mV(pin 10), 800 mV(pin 9),1.6V(pin 8),3.2V(pin 6),6.4V(pin 5),or6.4V(pin 4).Table 1\nsummarizes these voltage values associated with each active pinsetting forreference. Byleaving allprogram\npins open, orfloating, theoutput isthereby programmed totheminimum possible output voltage equal toV(REF).\n(2)\nTable 1.ANY-OUT Programmable Output Voltage\nANY-OUT PROGRAM PINS (Active Low) ADDITIVE OUTPUT VOLTAGE LEVEL\nPin4(6P4V2) 6.4V\nPin5(6P4V1) 6.4V\nPin6(3P2) 3.2V\nPin8(1P6) 1.6V\nPin9(0P8) 800mV\nPin10(0P4) 400mV\nPin11(0P2) 200mV\nPin12(0P1) 100mV\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS7A4700 TPS7A4701\nOUT REF\n1\nREF\nFB\n2V VR =VIR/c45\n/c43\nTPS7A4701OUT\nFB\nGNDC\n10 FIN\n/c109\nC\n1 FNR/SS\n/c109R1\nR2C\n47 FOUT\n/c109IN\nEN\nNRVIN VOUT\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\nTable 2shows alistofthemost common output voltages andthecorresponding pinsettings. The voltage setting\npins have abinary weight; therefore, theoutput voltage canbeprogrammed toanyvalue from 1.4Vto20.5 Vin\n100-mV steps.\nTable 2.Common Output Voltages andCorresponding PinSettings\nPINNAMES AND VOLTAGE PER PIN\n0P1V 0P2V 0P4V 0P8V 1P6V 3P2V 6P4V1 6P4V2\nVO(V) 100mV 200mV 400mV 800mV 1.6V 3.2V 6.4V 6.4V\n1.4 Open Open Open Open Open Open Open Open\n1.5 GND Open Open Open Open Open Open Open\n1.8 Open Open GND Open Open Open Open Open\n2.5 GND GND Open GND Open Open Open Open\n3 Open Open Open Open GND Open Open Open\n3.3 GND GND Open Open GND Open Open Open\n4.5 GND GND GND GND GND Open Open Open\n5 Open Open GND Open Open GND Open Open\n10 Open GND GND Open GND Open GND Open\n12 Open GND Open GND Open GND GND Open\n15 Open Open Open GND Open Open GND GND\n18 Open GND GND Open Open GND GND GND\n20.5 GND GND GND GND GND GND GND GND\n7.5.2 Adjustable Operation (TPS7A4701 Only)\nThe TPS7A4701 hasanoutput voltage range of1.4Vto34V.Foradjustable operation, setthenominal output\nvoltage ofthedevice using twoexternal resistors, asshown inFigure 23.\nFigure 23.Adjustable Operation forMaximum ACPerformance\nR1and R2canbecalculated foranyoutput voltage within theoperational range. The current through feedback\nresistor R2must beatleast 5µAtoensure stability. Additionally, thecurrent intotheFBpin(I(FB),typically 350\nnA) creates anadditional output voltage offset that depends ontheresistance ofR1.For high-accuracy\napplications, select R2such thatthecurrent through R2isatleast 35µAtominimize anyeffects ofI(FB)variation\nontheoutput voltage; 10kΩisrecommended. R1canbecalculated using Equation 3.\nwhere\n•VREF=1.4V\n•IFB=350nA (3)\nUse 0.1% tolerance resistors tominimize theeffects ofresistor inaccuracy ontheoutput voltage.\n14 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\nTable 3shows theresistor combinations toachieve some standard railvoltages with commercially-available 1%\ntolerance resistors. Theresulting output voltages yield anominal error of<0.5%.\nTable 3.Suggested Resistors forCommon Voltage Rails\nVOUT R1,Calculated R1,Closest 1%Value R2\n1.4V 0Ω 0Ω ∞\n1.8V 2.782 kΩ 2.8kΩ 9.76 kΩ\n3.3V 13.213 kΩ 13.3 kΩ 9.76 kΩ\n5V 25.650 kΩ 25.5 kΩ 10kΩ\n12V 77.032 kΩ 76.8 kΩ 10.2 kΩ\n15V 101.733 kΩ 102kΩ 10.5 kΩ\n18V 118.276 kΩ 118kΩ 10kΩ\n24V 164.238 kΩ 165kΩ 10.2 kΩ\nToachieve higher nominal accuracy, tworesistors canbeused intheplace ofR1.Select thetworesistor values\nsuch thatthesum results inavalue asclose aspossible tothecalculated R1value.\nThere areseveral alternative ways tosettheoutput voltage. The program pins canbepulled lowusing external\ngeneral-purpose input/output pins (GPIOs), orcanbehardwired bythegiven layout oftheprinted circuit board\n(PCB) tosettheANY-OUT voltage. The TPS7A4701 evaluation module (EVM) ,available forpurchase from the\nTIeStore ,allows theoutput voltage tobeprogrammed using jumpers.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS7A4700 TPS7A4701\nIN\nEN\nNR\n0P1V\n0P2VOUT\nSENSE\nGND\n0P4V 0P8V 1P6V 3P2V 6P4V1 6P4V247 F/c109\n1 F/c10910 F/c109\nLoadV = 3.3 VOUT V = 5 VIN\nTPS7A4700\nTPS7A4701\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS7A740x isahigh-voltage, low-noise, 1-A LDO. Low-noise performance makes this LDO ideal for\nproviding railvoltages tonoise-sensitive loads, such asPLLs, oscillators, andhigh-speed ADCs.\n8.2 Typical Application\nOutput voltage issetbygrounding theappropriate control pins, asshown inFigure 24.When grounded, all\ncontrol pins add aspecific voltage ontopoftheinternal reference voltage (V(REF) =1.4V).Forexample, when\ngrounding pins 0P1V, 0P2V, and 1P6V, thevoltage values 0.1V,0.2V,and 1.6Vareadded tothe1.4-V\ninternal reference voltage forVO(nom) equal to3.3V,asdescribed intheProgramming section.\nFigure 24.Typical Application, VOUT=3.3V\n8.2.1 Design Requirements\nPARAMETER DESIGN REQUIREMENT\nInput Voltage 5.0V,±10%\nOutput Voltage 3.3V,±3%\nOutput Current 500mA\nPeak-to-Peak Noise, 10Hzto100kHz 50µVp-p\n8.2.2 Detailed Design Procedure\n8.2.2.1 Capacitor Recommendations\nThese LDOs aredesigned tobestable using lowequivalent series resistance (ESR), ceramic capacitors atthe\ninput, output, andatthenoise reduction pin(NR, pin14).Multilayer ceramic capacitors have become theindustry\nstandard forthese types ofapplications and arerecommended here, butmust beused with good judgment.\nCeramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good\ncapacitive stability across temperature, buttheuseofY5V-rated capacitors isdiscouraged precisely because the\ncapacitance varies sowidely. Inallcases, ceramic capacitance varies agreat deal with operating voltage andthe\ndesign engineer must beaware ofthese characteristics. Itisrecommended toapply a50% derating ofthe\nnominal capacitance inthedesign.\n16 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\n/c87 /c87 R\nSS NRV 5 t 100,000 C ln5/c0e/ca7 /cb7 /c20 /ca8 /cb8 /ca9 /cb9 \nR =DS(ON)VDO\nIRATED\nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\nAttention must begiven totheinput capacitance tominimize transient input droop during load current steps\nbecause theTPS7A470x hasavery fastload transient response. Large input capacitors arenecessary forgood\ntransient load response, and have nodetrimental influence onthestability ofthedevice. Note, however, that\nusing large ceramic input capacitances canalso cause unwanted ringing attheoutput iftheinput capacitor, in\ncombination with thewire lead inductance, creates ahigh-Q peaking effect during transients. Forexample, a5-\nnHlead inductance anda10-µFinput capacitor form anLCfilter with aresonance frequency of712kHz atthe\nedge ofthecontrol loop bandwidth. Short, well-designed interconnect leads totheup-stream supply minimize\nthis effect without adding damping. Damping ofunwanted ringing can beaccomplished byusing atantalum\ncapacitor, with afewhundred milliohms ofESR, inparallel with theceramic input capacitor.\n8.2.2.1.1 Input andOutput Capacitor Requirements\nThe TPS7A470x isdesigned and characterized foroperation with ceramic capacitors of10µForgreater atthe\ninput andoutput. Optimal noise performance ischaracterized using atotal output capacitor value of50µF.Note\nespecially that input and output capacitances must belocated asnear aspractical totherespective input and\noutput pins.\n8.2.2.1.2 Noise Reduction Capacitor (CNR)\nThe noise reduction capacitor, connected totheNRpinoftheLDO, forms anRCfilter forfiltering outnoise that\nmight ordinarily beamplified bythecontrol loop andappear ontheoutput voltage. Larger capacitances, upto1\nµF,affect noise reduction atlower frequencies while also tending tofurther reduce noise athigher frequencies.\nNote that CNRalso serves asecondary purpose inprogramming theturn-on risetime oftheoutput voltage and\nthereby controls theturn-on surge current.\n8.2.2.2 Dropout Voltage (VDO)\nGenerally speaking, thedropout voltage often refers tothevoltage difference between theinput and output\nvoltage (V(DO)=VI–VO).However, intheElectrical Characteristics V(DO)isdefined astheVI–VOvoltage atthe\nrated current (I(RATED) ),where themain current pass-FET isfully onintheOhmic region ofoperation and is\ncharacterized bytheclassic RDS(on) oftheFET. V(DO)indirectly specifies aminimum input voltage above the\nnominal programmed output voltage atwhich theoutput voltage isexpected toremain within itsaccuracy\nboundary. Iftheinput falls below thisV(DO)limit (VI<VO+V(DO)),then theoutput voltage decreases inorder to\nfollow theinput voltage.\nDropout voltage isalways determined bytheRDS(on) ofthemain pass-FET. Therefore, iftheLDO operates below\ntherated current, theV(DO)isdirectly proportional totheoutput current andcanbereduced bythesame factor.\nTheRDS(on) fortheTPS7A470x canbecalculated using Equation 4:\n(4)\n8.2.2.3 Output Voltage Accuracy\nThe output voltage accuracy specifies minimum and maximum output voltage error, relative totheexpected\nnominal output voltage stated asapercent. This accuracy error typically includes theerrors introduced bythe\ninternal reference and theload and line regulation across thefullrange ofrated load and line operating\nconditions over temperature, unless otherwise specified bythe Electrical Characteristics .Output voltage\naccuracy also accounts forallvariations between manufacturing lots.\n8.2.2.4 Startup\nThe startup time fortheTPS7A470x depends ontheoutput voltage and thecapacitance oftheCNRcapacitor.\nEquation 5calculates thestartup time foratypical device.\nwhere\n•CNR=capacitance oftheCNRcapacitor\n•VR=VOvoltage ifusing theANY-OUT configuration, or1.4Vifusing theadjustable configuration (5)\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS7A4700 TPS7A4701\nPSRR (dB) = 20 Log10V (f)S(IN)\nV (f)S(OUT)\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.2.2.5 ACPerformance\nACperformance oftheLDO istypically understood toinclude power-supply rejection ratio, load step transient\nresponse, and output noise. These metrics areprimarily afunction ofopen-loop gain and bandwidth, phase\nmargin, andreference noise.\n8.2.2.5.1 Power-Supply Rejection Ratio (PSRR)\nPSRR isameasure ofhow well theLDO control loop rejects ripple noise from theinput source tomake thedc\noutput voltage asnoise-free aspossible across thefrequency spectrum (usually 10Hzto10MHz). Equation 6\ngives thePSRR calculation asafunction offrequency where input noise voltage [VS(IN)(f)]and output noise\nvoltage [VS(OUT) (f)]areunderstood tobepurely acsignals.\n(6)\nNoise that couples from theinput totheinternal reference voltage forthecontrol loop isalso aprimary\ncontributor toreduced PSRR magnitude and bandwidth. This reference noise isgreatly filtered bythenoise\nreduction capacitor attheNRpinoftheLDO incombination with aninternal filter resistor (RSS)foroptimal\nPSRR.\nThe LDO isoften employed notonly asadc/dc regulator, butalso toprovide exceptionally clean power-supply\nvoltages thatarefreeofnoise andripple topower-sensitive system components. This usage isespecially truefor\ntheTPS7A470x.\n8.2.2.5.2 Load Step Transient Response\nThe load step transient response istheoutput voltage response bytheLDO toastep change inload current\nwhereby output voltage regulation ismaintained. The worst-case response ischaracterized foraload step of\n10mAto1A(at1Apermicrosecond) andshows aclassic, critically-damped response ofavery stable system.\nThe voltage response shows asmall dipintheoutput voltage when charge isinitially depleted from theoutput\ncapacitor and then theoutput recovers asthecontrol loop adjusts itself. The depth ofthecharge depletion\nimmediately after theload step isdirectly proportional totheamount ofoutput capacitance. However, tosome\nextent, thespeed ofrecovery isinversely proportional tothat same output capacitance. Inother words, larger\noutput capacitances acttodecrease anyvoltage diporpeak occurring during aload step butalso decrease the\ncontrol-loop bandwidth, thereby slowing response.\nThe worst-case, off-loading step characterization occurs when thecurrent step transitions from 1Ato0mA.\nInitially, theLDO loop cannot respond fastenough toprevent asmall increase inoutput voltage charge onthe\noutput capacitor. Because theLDO cannot sink charge current, thecontrol loop must turn offthemain pass-FET\ntowait forthecharge todeplete, thus giving theoff-load step itstypical monotonic decay (which appears\ntriangular inshape).\n8.2.2.5.3 Noise\nThe TPS7A470x isdesigned, inparticular, forsystem applications where minimizing noise onthepower-supply\nrailiscritical tosystem performance. This scenario isthecase forphase-locked loop (PLL)-based clocking\ncircuits forinstance, where minimum phase noise isallimportant, orin-test and measurement systems where\neven small power-supply noise fluctuations can distort instantaneous measurement accuracy. Because the\nTPS7A470x isalso designed forhigher voltage industrial applications, thenoise characteristic iswell designed to\nminimize anyincrease asafunction oftheoutput voltage.\nLDO noise isdefined astheinternally-generated intrinsic noise created bythesemiconductor circuits alone. This\nnoise isthesum ofvarious types ofnoise (such asshot noise associated with current-through-pin junctions,\nthermal noise caused bythermal agitation ofcharge carriers, flicker or1/fnoise thatisaproperty ofresistors and\ndominates atlower frequencies asafunction of1/f,burst noise, andavalanche noise).\nTocalculate theLDO RMS output noise, aspectrum analyzer must firstmeasure thespectral noise across the\nbandwidth ofchoice (typically 10Hzto100 kHz inunits ofµV/√Hz). The RMS noise isthen calculated inthe\nusual manner astheintegrated square root ofthesquared spectral noise over theband, then averaged bythe\nbandwidth.\n18 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\nVEN (2 V/DIV)  \nVOUT (1 V/DIV)  \nILOAD (500 mA/DIV)  \nVOUT (10 µV/DIV)  \nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\n8.2.3 Application Curves\nFigure 25.Startup with ENPinrising (10ms/DIV) Figure 26.Output Noise Voltage, 10Hzto100kHz(10\nms/DIV)\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS7A4700 TPS7A4701\n120\n100\n80\n60\n40\n20\n0/c113JA( C/W)/c176\n0 1 2 3 4 5 6 7 8 9 10\nBoard□Copper□Area□(in )2/c113JA(RGW)\nT = T + ( PJ A JA D /c113 /c180 )\nP = (V V ) ID OUT IN OUT /c45 /c180\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\n9Power Supply Recommendations\nThe device isdesigned tooperate from aninput voltage supply range of3Vto35V.Iftheinput supply isnoisy,\nadditional input capacitors with lowESR canhelp improve theoutput noise performance.\n9.1 Power Dissipation (PD)\nPower dissipation must beconsidered inthePCB design. Inorder tominimize riskofdevice operation above\n125°C,use asmuch copper area asavailable forthermal dissipation. Donotlocate other power-dissipating\ndevices near theLDO.\nPower dissipation intheregulator depends ontheinput tooutput voltage difference andload conditions. PDcan\nbecalculated using Equation 7:\n(7)\nItisimportant tonote that power dissipation canbeminimized, and thus greater efficiency achieved, byproper\nselection ofthesystem voltage rails. Proper selection allows theminimum input voltage necessary foroutput\nregulation tobeobtained.\nThe primary heat conduction path fortheQFN (RGW) package isthrough thethermal pad tothePCB. The\nthermal pad must besoldered toacopper pad area under thedevice. Thermal vias arerecommended to\nimprove thethermal conduction toother layers ofthePCB.\nThe maximum power dissipation determines themaximum allowable junction temperature (TJ)forthedevice.\nPower dissipation andjunction temperature aremost often related bythejunction-to-ambient thermal resistance\n(θJA)ofthecombined PCB and device package and thetemperature oftheambient air(TA),according to\nEquation 8.\n(8)\nUnfortunately, this thermal resistance (θJA)depends primarily ontheheat-spreading capability built into the\nparticular PCB design, andtherefore varies according tothetotal copper area, copper weight, andlocation ofthe\nspreading planes. TheθJArecorded intheThermal Information table isdetermined bytheJEDEC standard,\nPCB, andcopper-spreading area andistobeused only asarelative measure ofpackage thermal performance.\nNote that forawell-designed thermal layout,θJAisactually thesum oftheQFN package junction-to-case\n(bottom) thermal resistance (θJCbot)plus thethermal resistance contribution bythePCB copper. Byknowing\nθJCbot,theminimum amount ofappropriate heat sinking canbeused toestimate θJAwith Figure 27.θJCbot canbe\nfound intheThermal Information table.\nNOTE:θJAvalue ataboard size of9-in2(that is,3-in×3-in) isaJEDEC standard.\nFigure 27.ΘJAvsBoard Size\n20 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\nxxxxxxxxxxxxxxxxxxxxx\n20NC\n156 10\n161511\nCNRR1Signal Ground\nPower \nGround\nCIN COUTInput OutputConnect if \nANYOUT \noperation is \nused.EN\nNR\nGNDNCNCNC\nOrient input and output capacitors \nvertically, so that the grounds are \nseparated.SN/FBUse R 1 and R2 \nwith adjustable \noperation R2\nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\n10Layout\n10.1 Layout Guidelines\nForbest overall performance, allcircuit components arerecommended tobelocated onthesame side ofthe\ncircuit board and asnear aspractical totherespective LDO pinconnections. Ground return connections tothe\ninput and output capacitor, and totheLDO ground pin, must also beasclose toeach other aspossible and\nconnected byawide, component-side, copper surface. The use ofvias and long traces tocreate LDO circuit\nconnections isstrongly discouraged and negatively affects system performance. This grounding and layout\nscheme minimizes inductive parasitics and thereby reduces load-current transients, minimizes noise, and\nincreases circuit stability.\nAground reference plane isalso recommended. This reference plane serves toassure accuracy oftheoutput\nvoltage, shield noise, andbehaves similar toathermal plane tospread (orsink) heat from theLDO device when\nconnected tothe PowerPAD ™.Inmost applications, this ground plane isnecessary tomeet thermal\nrequirements.\nUse theTPS7A4701 evaluation module (EVM) ,available forpurchase from theTIeStore ,asareference for\nlayout andapplication design.\n10.2 Layout Example\nFigure 28.Layout Example\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS7A4700 TPS7A4701\n/c89\n/c89 /c89 /c180JT J T JT D: T = T + P /c89 /c180\nJB J B JB D: T = T + P\nTPS7A4700 ,TPS7A4701\nSBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014 www.ti.com\n10.3 Thermal Protection\nThe TPS7A470x contains athermal shutdown protection circuit toturn offtheoutput current when excessive\nheat isdissipated intheLDO. Thermal shutdown occurs when thethermal junction temperature (TJ)ofthemain\npass-FET exceeds 170°C(typical). Thermal shutdown hysteresis assures that theLDO again resets (turns on)\nwhen thetemperature falls to150°C(typical). Because theTPS7A470x iscapable ofsupporting high input\nvoltages, agreat deal ofpower canbeexpected tobedissipated across thedevice atlowoutput voltages, which\ncauses athermal shutdown. The thermal time-constant ofthesemiconductor dieisfairly short, and thus the\noutput oscillates onandoffatahigh ratewhen thermal shutdown isreached until power dissipation isreduced.\nForreliable operation, thejunction temperature must belimited toamaximum of125°C.Toestimate thethermal\nmargin inagiven layout, increase theambient temperature until thethermal protection shutdown istriggered\nusing worst-case load and highest input voltage conditions. Forgood reliability, thermal shutdown must be\ndesigned tooccur atleast 45°Cabove themaximum expected ambient temperature condition fortheapplication.\nThis configuration produces aworst-case junction temperature of125°Catthehighest expected ambient\ntemperature andworst-case load.\nThe internal protection circuitry oftheTPS7A470x isdesigned toprotect against thermal overload conditions.\nThe circuitry isnotintended toreplace proper heat sinking. Continuously running theTPS7A470x intothermal\nshutdown degrades device reliability.\n10.4 Estimating Junction Temperature\nJEDEC standards now recommend theuseofPSIthermal metrics toestimate thejunction temperatures ofthe\nLDO while in-circuit onatypical PCB board application. These metrics are notstrictly speaking thermal\nresistances, butrather offer practical andrelative means ofestimating junction temperatures. These PSImetrics\naredetermined tobesignificantly independent ofcopper-spreading area. The keythermal metrics (ΨJTandΨJB)\naregiven intheThermal Information table andareused inaccordance with Equation 9.\nwhere:\n•PDisthepower dissipated asexplained inEquation 7,\n•TTisthetemperature atthecenter-top ofthedevice package, and\n•TBisthePCB surface temperature measured 1mm from thedevice package and centered onthe\npackage edge (9)\n22 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS7A4700 TPS7A4701\nTPS7A4700 ,TPS7A4701\nwww.ti.com SBVS204F –JUNE 2012 –REVISED SEPTEMBER 2014\n11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing (available fordownload atwww.ti.com ):\n•TPS7A47XXEVM-094 Evaluation Module .User Guide SLVU741A\n•Pros andCons ofUsing aFeed-Forward Capacitor with aLow Dropout Regulator .Application Note SBVA042\n11.2 Related Links\nTable 4lists quick access links. Categories include technical documents, support and community resources,\ntools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nTPS7A4700 Click here Click here Click here Click here Click here\nTPS7A4701 Click here Click here Click here Click here Click here\n11.3 Trademarks\nANY-OUT, PowerPAD aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS7A4700 TPS7A4701\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS7A4700RGWR ACTIVE VQFN RGW 203000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PXSQ\nTPS7A4700RGWT ACTIVE VQFN RGW 20250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PXSQ\nTPS7A4701RGWR ACTIVE VQFN RGW 203000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 7A4701\nTPS7A4701RGWT ACTIVE VQFN RGW 20250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 7A4701\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS7A47 :\n•Automotive: TPS7A47-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS7A4700RGWR VQFN RGW 203000 330.0 12.4 5.35.31.18.012.0 Q2\nTPS7A4700RGWT VQFN RGW 20250 180.0 12.4 5.35.31.18.012.0 Q2\nTPS7A4701RGWR VQFN RGW 203000 330.0 12.4 5.35.31.18.012.0 Q2\nTPS7A4701RGWT VQFN RGW 20250 180.0 12.4 5.35.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 18-Aug-2014\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS7A4700RGWR VQFN RGW 203000 367.0 367.0 35.0\nTPS7A4700RGWT VQFN RGW 20250 210.0 185.0 35.0\nTPS7A4701RGWR VQFN RGW 203000 367.0 367.0 35.0\nTPS7A4701RGWT VQFN RGW 20250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 18-Aug-2014\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGW 20\nPLASTIC QUAD FLATPACK - NO LEAD 5 x 5, 0.65 mm pitch\n4227157/A\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.PACKAGE OUTLINE\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height\nPLASTIC QUAD FLATPACK-NO LEADRGW0020A\nC\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMMPIN 1 INDEX AREA5.1\n4.9\n5.1\n4.9\n1 MAX\n0.05\n0.00SEATING PLANE\n(0.1) TYP   3.15±0.1\n2X\n2.616X 0.65\n20X 0.65\n0.4520X 0.36\n0.262X 2.6\nPIN1 ID\n(OPTIONAL)15\n1511\n216 10\n16 20\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271  (www.ti.com/lit/slua271) .\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\n          on this view. It is recommended that vias under paste be filled, plugged or tented.EXAMPLE BOARD LAYOUT\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height RGW0020A\nPLASTIC QUAD FLATPACK-NO LEAD\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE: 15X\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINEDMETAL\nSOLDER MASK\nOPENINGSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASKEXPOSED METALEXPOSED METAL\nSOLDER MASK DETAILS(   3.15)\n(2.6)(4.65)\n(2.6)16X (0.65)\n(4.65)\n20X (0.75)20X (0.31)\n(Ø0.2) VIA\n TYP(R0.05) TYP(1.325)\n(1.325)1\n5\n6 10111516 20\n21\nNOTES: (continued)\n6.  Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height RGW0020A\nPLASTIC QUAD FLATPACK-NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n75% PRINTED COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM4X (   1.37)\n(2.6)(4.65)\n(2.6)16X (0.65)\n(4.65)\n20X (0.75)20X (0.31)(R0.05) TYP2X (0.785)2X (0.785)\n1\n5\n6 10111516 20\n21\nMETAL\nTYP\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICA\nTION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety\n, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for\n, and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale  or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS7A4701RGWR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: +3V to +36V
  - Output Voltage Range: +1.4V to +34V (adjustable version)
  
- **Current Ratings:**
  - Output Current: 1A

- **Power Consumption:**
  - Dropout Voltage: 307mV at 1A
  - Ground Pin Current: 6.1mA at 1A load

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - VQFN (20 pins), dimensions 5mm x 5mm

- **Special Features:**
  - Ultralow noise: 4µVRMS (10Hz to 100kHz)
  - Power-Supply Ripple Rejection: -82dB (100Hz), ≥55dB (10Hz to 10MHz)
  - Enable pin compatible with CMOS logic levels
  - Built-in fixed current limit and thermal shutdown protection
  - ANY-OUT™ programmable output voltage without external resistors

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The TPS7A4701 is a high-performance, low-dropout (LDO) linear voltage regulator designed for applications requiring a clean and stable voltage supply. It is capable of sourcing up to 1A of output current while maintaining a low output noise level of 4µVRMS. The device can be configured for adjustable output voltages up to 34V using external feedback resistors or can utilize its ANY-OUT feature for programmable output voltages without the need for external components.

#### Typical Applications:
The TPS7A4701 is ideal for:
- **Instrumentation:** Providing stable voltage rails for sensitive measurement equipment.
- **Medical Devices:** Ensuring clean power for critical medical applications.
- **RF Applications:** Powering RF circuits that require low noise and high precision.
- **Test and Measurement Equipment:** Supplying power to high-performance analog circuitry such as operational amplifiers, ADCs, and DACs.
- **Post DC-DC Converter Regulation:** Filtering out ripple voltage from switching converters to enhance system performance.

This component is particularly suited for environments where noise sensitivity is critical, making it a preferred choice in high-accuracy and high-precision applications.