C:\Program Files\diamond\3.10_x64\synpbase\bin64\c_hdl.exe  -osyn  "C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_comp.srs"  -top  work.shiftRL00  -hdllog  "C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL0\synlog\shiftRL00_shiftRL0_compiler.srr"  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL0\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work "C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\div00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\osc00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\packagediv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\topdv00.vhdl"  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\Program Files\diamond\3.10_x64\synpbase\bin64\c_hdl.exe -osyn "C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_comp.srs" -top work.shiftRL00 -hdllog "C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL0\synlog\shiftRL00_shiftRL0_compiler.srr" -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL0\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work "C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\div00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\osc00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\packagediv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\topdv00.vhdl" -jobname "compiler"
rc:0 success:1 runtime:2
file:..\synwork\shiftRL00_shiftRL0_comp.srs|io:o|time:1550684507|size:2365|exec:0|csum:
file:..\synlog\shiftRL00_shiftRL0_compiler.srr|io:o|time:1550684507|size:2432|exec:0|csum:
file:..\..\..\..\..\..\..\..\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1493331104|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\shiftRL00.vhdl|io:i|time:1550684497|size:708|exec:0|csum:3105FEE7B7E0755885460AD186BF483E
file:..\..\..\topdivVHDL\div00.vhdl|io:i|time:1550597798|size:2190|exec:0|csum:5184E42365A64087C23A47425F3672EB
file:..\..\..\topdivVHDL\osc00.vhdl|io:i|time:1550596355|size:565|exec:0|csum:331C1DC2896AC09014242FDD6BEDCFF9
file:..\..\..\topdivVHDL\packagediv00.vhdl|io:i|time:1550598308|size:345|exec:0|csum:C69A172680E152BD6E1E519FA54B13A7
file:..\..\..\topdivVHDL\topdv00.vhdl|io:i|time:1550681739|size:448|exec:0|csum:1F2653ACBD1D35DFF46BEF5F0A3AFE1A
file:..\..\..\..\..\..\..\..\Program Files\diamond\3.10_x64\synpbase\bin64\c_hdl.exe|io:i|time:1501913558|size:5526016|exec:1|csum:B0FC75282263C9BC65A760D01C67ECBA
