# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../source/tmds_encoder.vhd" \
"../../../../../source/tmds_encoder_tb.vhd" \

# Do not sort compile order
nosort
