Running : /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/fuse -ise
/home/ise/sf/ee533_cpu/cpu-fifo/cpu-fifo.ise -intstyle ise -incremental -lib
unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o
convertable_fifo_controller_isim_beh.exe -prj
convertable_fifo_controller_beh.prj -top convertable_fifo_controller -top glbl
Determining compilation order of HDL files
Analyzing Verilog file xor8_by_1.v
Analyzing Verilog file xor32_by_1.v
Analyzing Verilog file DFF32bit.v
Analyzing Verilog file xor64_by_1.v
Analyzing Verilog file xnor64.v
Analyzing Verilog file vadder64.v
Analyzing Verilog file shift64.v
Analyzing Verilog file set_lsb.v
Analyzing Verilog file regmem64.v
Analyzing Verilog file or64.v
Analyzing Verilog file mux8_to_1_x64.v
Analyzing Verilog file mux2_1_x3.v
Analyzing Verilog file lt65.v
Analyzing Verilog file DFF64bit.v
Analyzing Verilog file comp_sign_extend.v
Analyzing Verilog file and64.v
Analyzing Verilog file signextend.v
Analyzing Verilog file regfile64bit.v
Analyzing Verilog file pointer_extend.v
Analyzing Verilog file perf_interface.v
Analyzing Verilog file out_data_mux.v
Analyzing Verilog file mux9bit_2_to_1.v
Analyzing Verilog file mux4to1_64.v
Analyzing Verilog file mux2_to_1_x64.v
Analyzing Verilog file ip_extend.v
Analyzing Verilog file instructionmem64.v
Analyzing Verilog file IFID_reg.v
Analyzing Verilog file ID_EXreg.v
Analyzing Verilog file fifo_write_module.v
Analyzing Verilog file dff_9bit.v
Analyzing Verilog file DFF16bit.v
Analyzing Verilog file DFF134bit.v
Analyzing Verilog file DFF133bit.v
Analyzing Verilog file decoder.v
Analyzing Verilog file data_mux.v
Analyzing Verilog file datamem64.v
Analyzing Verilog file CVTB_ctrlmem.v
Analyzing Verilog file ctrl_data_mux.v
Analyzing Verilog file cpu_write_mux.v
Analyzing Verilog file Br_adder.v
Analyzing Verilog file BEZ_BNEZ_detect.v
Analyzing Verilog file alu64.v
Analyzing Verilog file addr_mux.v
Analyzing Verilog file datapath64bit.v
Analyzing Verilog file CVTB_memory.v
Analyzing Verilog file fifo_state_machine.v
WARNING:HDLCompiler:693 - "fifo_state_machine.v" Line 77. Parameter declaration
   becomes local in convertable_fifo_controller with formal parameter
   declaration list
WARNING:HDLCompiler:693 - "fifo_state_machine.v" Line 78. Parameter declaration
   becomes local in convertable_fifo_controller with formal parameter
   declaration list
WARNING:HDLCompiler:693 - "fifo_state_machine.v" Line 79. Parameter declaration
   becomes local in convertable_fifo_controller with formal parameter
   declaration list
WARNING:HDLCompiler:693 - "fifo_state_machine.v" Line 80. Parameter declaration
   becomes local in convertable_fifo_controller with formal parameter
   declaration list
Analyzing Verilog file /opt/Xilinx/10.1/ISE/verilog/src/glbl.v
WARNING:HDLCompiler:687 - "/opt/Xilinx/10.1/ISE/verilog/src/glbl.v" Line 5.
   Overwriting previous definition of module glbl
Saving Verilog parse-tree work.xor8_by_1 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/xor8_by_1.sdb
Saving Verilog parse-tree work.xor32_by_1 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/xor32_by_1.sdb
Saving Verilog parse-tree work.FD8CE_MXILINX_DFF32bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@f@d8@c@e_@m@x@i@l@i@n@x_@d@f@f32bit.s
db
Saving Verilog parse-tree work.DFF32bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@d@f@f32bit.sdb
Saving Verilog parse-tree work.xor64_by_1 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/xor64_by_1.sdb
Saving Verilog parse-tree work.xnor64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/xnor64.sdb
Saving Verilog parse-tree work.vadder64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/vadder64.sdb
Saving Verilog parse-tree work.shift64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/shift64.sdb
Saving Verilog parse-tree work.set_lsb into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/set_lsb.sdb
Saving Verilog parse-tree work.regmem64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/regmem64.sdb
Saving Verilog parse-tree work.or64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/or64.sdb
Saving Verilog parse-tree work.mux8_to_1_x64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/mux8_to_1_x64.sdb
Saving Verilog parse-tree work.mux2_1_x3 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/mux2_1_x3.sdb
Saving Verilog parse-tree work.lt65 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/lt65.sdb
Saving Verilog parse-tree work.glbl into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/glbl.sdb
Saving Verilog parse-tree work.DFF64bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@d@f@f64bit.sdb
Saving Verilog parse-tree work.comp_sign_extend into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/comp_sign_extend.sdb
Saving Verilog parse-tree work.and64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/and64.sdb
Saving Verilog parse-tree work.signextend into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/signextend.sdb
Saving Verilog parse-tree work.regfile64bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/regfile64bit.sdb
Saving Verilog parse-tree work.pointer_extend into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/pointer_extend.sdb
Saving Verilog parse-tree work.perf_interface into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/perf_interface.sdb
Saving Verilog parse-tree work.out_data_mux into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/out_data_mux.sdb
Saving Verilog parse-tree work.M2_1_MXILINX_mux9bit_2_to_1 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@m2_1_@m@x@i@l@i@n@x_mux9bit_2_to_1.sd
b
Saving Verilog parse-tree work.mux9bit_2_to_1 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/mux9bit_2_to_1.sdb
Saving Verilog parse-tree work.mux4to1_64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/mux4to1_64.sdb
Saving Verilog parse-tree work.mux2_to_1_x64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/mux2_to_1_x64.sdb
Saving Verilog parse-tree work.ip_extend into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/ip_extend.sdb
Saving Verilog parse-tree work.instructionmem64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/instructionmem64.sdb
Saving Verilog parse-tree work.FD8CE_MXILINX_IFID_reg into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@f@d8@c@e_@m@x@i@l@i@n@x_@i@f@i@d_reg.
sdb
Saving Verilog parse-tree work.IFID_reg into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@i@f@i@d_reg.sdb
Saving Verilog parse-tree work.ID_EXreg into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@i@d_@e@xreg.sdb
Saving Verilog parse-tree work.fifo_write_module into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/fifo_write_module.sdb
Saving Verilog parse-tree work.dff_9bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/dff_9bit.sdb
Saving Verilog parse-tree work.FD8CE_MXILINX_DFF16bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@f@d8@c@e_@m@x@i@l@i@n@x_@d@f@f16bit.s
db
Saving Verilog parse-tree work.DFF16bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@d@f@f16bit.sdb
Saving Verilog parse-tree work.DFF134bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@d@f@f134bit.sdb
Saving Verilog parse-tree work.DFF133bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@d@f@f133bit.sdb
Saving Verilog parse-tree work.decoder into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/decoder.sdb
Saving Verilog parse-tree work.data_mux into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/data_mux.sdb
Saving Verilog parse-tree work.datamem64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/datamem64.sdb
Saving Verilog parse-tree work.CVTB_ctrlmem into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@c@v@t@b_ctrlmem.sdb
Saving Verilog parse-tree work.ctrl_data_mux into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/ctrl_data_mux.sdb
Saving Verilog parse-tree work.cpu_write_mux into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/cpu_write_mux.sdb
Saving Verilog parse-tree work.Br_adder into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@br_adder.sdb
Saving Verilog parse-tree work.BEZ_BNEZ_detect into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@b@e@z_@b@n@e@z_detect.sdb
Saving Verilog parse-tree work.alu64 into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/alu64.sdb
Saving Verilog parse-tree work.addr_mux into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/addr_mux.sdb
Saving Verilog parse-tree work.ADD16_MXILINX_datapath64bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@a@d@d16_@m@x@i@l@i@n@x_datapath64bit.
sdb
Saving Verilog parse-tree work.datapath64bit into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/datapath64bit.sdb
Saving Verilog parse-tree work.M2_1_MXILINX_CVTB_memory into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@m2_1_@m@x@i@l@i@n@x_@c@v@t@b_memory.s
db
Saving Verilog parse-tree work.FTCLEX_MXILINX_CVTB_memory into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@f@t@c@l@e@x_@m@x@i@l@i@n@x_@c@v@t@b_m
emory.sdb
Saving Verilog parse-tree work.CB16CLE_MXILINX_CVTB_memory into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@c@b16@c@l@e_@m@x@i@l@i@n@x_@c@v@t@b_m
emory.sdb
Saving Verilog parse-tree work.CVTB_memory into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/@c@v@t@b_memory.sdb
Saving Verilog parse-tree work.convertable_fifo_controller into
/home/ise/sf/ee533_cpu/cpu-fifo/isim/work/convertable_fifo_controller.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.AND2B1 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XOR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDCE from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND5 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND4 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND3 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.VCC from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.GND from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDR from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_8 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_8_output_stage
from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FMAP from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXCY_L from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXCY from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XORCY from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXCY_D from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_7 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_7_output_stage
from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.NOR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.LUT2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
WARNING:HDLCompiler:559 - "CVTB_memory.v" Line 436. Instantiating unknown module
   CVTB_mem
WARNING:HDLCompiler:559 - "alu64.v" Line 79. Instantiating unknown module gt65
WARNING:HDLCompiler:1016 - "fifo_state_machine.v" Line 144. Port alu_out is not
   connected to this instance
Completed static elaboration
Fuse Memory Usage: 27000 Kb
Fuse CPU Usage: 320 ms
Compiling module glbl
Compiling module AND2B1
Compiling module OR2
Compiling module AND2
Compiling module M2_1_MXILINX_CVTB_memory
Compiling module XOR2
Compiling module FDCE(INIT=1'b0)_0
Compiling module FDCE(INIT=1'b0)_1
Compiling module FDCE(INIT=1'b0)_2
Compiling module FDCE(INIT=1'b0)_3
Compiling module FDCE(INIT=1'b0)_4
Compiling module FDCE(INIT=1'b0)_5
Compiling module FDCE(INIT=1'b0)_6
Compiling module FDCE(INIT=1'b0)_7
Compiling module FDCE(INIT=1'b0)_8
Compiling module FDCE(INIT=1'b0)_9
Compiling module FDCE(INIT=1'b0)_10
Compiling module FDCE(INIT=1'b0)_11
Compiling module FDCE(INIT=1'b0)_12
Compiling module FDCE(INIT=1'b0)_13
Compiling module FDCE(INIT=1'b0)_14
Compiling module FDCE(INIT=1'b0)_15
Compiling module FDCE(INIT=1'b0)_16
Compiling module FDCE(INIT=1'b0)_17
Compiling module FDCE(INIT=1'b0)_18
Compiling module FDCE(INIT=1'b0)_19
Compiling module FDCE(INIT=1'b0)_20
Compiling module FDCE(INIT=1'b0)_21
Compiling module FDCE(INIT=1'b0)_22
Compiling module FDCE(INIT=1'b0)_23
Compiling module FDCE(INIT=1'b0)_24
Compiling module FDCE(INIT=1'b0)_25
Compiling module FDCE(INIT=1'b0)_26
Compiling module FDCE(INIT=1'b0)_27
Compiling module FDCE(INIT=1'b0)_28
Compiling module FDCE(INIT=1'b0)_29
Compiling module FDCE(INIT=1'b0)_30
Compiling module FDCE(INIT=1'b0)_31
Compiling module FDCE(INIT=1'b0)_32
Compiling module FDCE(INIT=1'b0)_33
Compiling module FDCE(INIT=1'b0)_34
Compiling module FDCE(INIT=1'b0)_35
Compiling module FDCE(INIT=1'b0)_36
Compiling module FDCE(INIT=1'b0)_37
Compiling module FDCE(INIT=1'b0)_38
Compiling module FDCE(INIT=1'b0)_39
Compiling module FDCE(INIT=1'b0)_40
Compiling module FDCE(INIT=1'b0)_41
Compiling module FDCE(INIT=1'b0)_42
Compiling module FDCE(INIT=1'b0)_43
Compiling module FDCE(INIT=1'b0)_44
Compiling module FDCE(INIT=1'b0)_45
Compiling module FDCE(INIT=1'b0)_46
Compiling module FDCE(INIT=1'b0)_47
Compiling module FDCE(INIT=1'b0)_48
Compiling module FDCE(INIT=1'b0)_49
Compiling module FDCE(INIT=1'b0)_50
Compiling module FDCE(INIT=1'b0)_51
Compiling module FDCE(INIT=1'b0)_52
Compiling module FDCE(INIT=1'b0)_53
Compiling module FDCE(INIT=1'b0)_54
Compiling module FDCE(INIT=1'b0)_55
Compiling module FDCE(INIT=1'b0)_56
Compiling module FDCE(INIT=1'b0)_57
Compiling module FDCE(INIT=1'b0)_58
Compiling module FDCE(INIT=1'b0)_59
Compiling module FDCE(INIT=1'b0)_60
Compiling module FDCE(INIT=1'b0)_61
Compiling module FDCE(INIT=1'b0)_62
Compiling module FDCE(INIT=1'b0)_63
Compiling module FDCE(INIT=1'b0)_64
Compiling module FDCE(INIT=1'b0)_65
Compiling module FDCE(INIT=1'b0)_66
Compiling module FDCE(INIT=1'b0)_67
Compiling module FDCE(INIT=1'b0)_68
Compiling module FDCE(INIT=1'b0)_69
Compiling module FDCE(INIT=1'b0)_70
Compiling module FDCE(INIT=1'b0)_71
Compiling module FDCE(INIT=1'b0)_72
Compiling module FDCE(INIT=1'b0)_73
Compiling module FDCE(INIT=1'b0)_74
Compiling module FDCE(INIT=1'b0)_75
Compiling module FDCE(INIT=1'b0)_76
Compiling module FDCE(INIT=1'b0)_77
Compiling module FDCE(INIT=1'b0)_78
Compiling module FDCE(INIT=1'b0)_79
Compiling module FDCE(INIT=1'b0)_80
Compiling module FDCE(INIT=1'b0)_81
Compiling module FDCE(INIT=1'b0)_82
Compiling module FDCE(INIT=1'b0)_83
Compiling module FDCE(INIT=1'b0)_84
Compiling module FDCE(INIT=1'b0)_85
Compiling module FDCE(INIT=1'b0)_86
Compiling module FDCE(INIT=1'b0)_87
Compiling module FDCE(INIT=1'b0)_88
Compiling module FDCE(INIT=1'b0)_89
Compiling module FDCE(INIT=1'b0)_90
Compiling module FDCE(INIT=1'b0)_91
Compiling module FDCE(INIT=1'b0)_92
Compiling module FDCE(INIT=1'b0)_93
Compiling module FDCE(INIT=1'b0)_94
Compiling module FDCE(INIT=1'b0)_95
Compiling module FDCE(INIT=1'b0)_96
Compiling module FDCE(INIT=1'b0)_97
Compiling module FDCE(INIT=1'b0)_98
Compiling module FDCE(INIT=1'b0)_99
Compiling module FDCE(INIT=1'b0)_100
Compiling module FDCE(INIT=1'b0)_101
Compiling module FDCE(INIT=1'b0)_102
Compiling module FDCE(INIT=1'b0)_103
Compiling module FDCE(INIT=1'b0)_104
Compiling module FDCE(INIT=1'b0)_105
Compiling module FDCE(INIT=1'b0)_106
Compiling module FDCE(INIT=1'b0)_107
Compiling module FDCE(INIT=1'b0)_108
Compiling module FDCE(INIT=1'b0)_109
Compiling module FDCE(INIT=1'b0)_110
Compiling module FDCE(INIT=1'b0)_111
Compiling module FDCE(INIT=1'b0)_112
Compiling module FDCE(INIT=1'b0)_113
Compiling module FDCE(INIT=1'b0)_114
Compiling module FDCE(INIT=1'b0)_115
Compiling module FDCE(INIT=1'b0)_116
Compiling module FDCE(INIT=1'b0)_117
Compiling module FDCE(INIT=1'b0)_118
Compiling module FDCE(INIT=1'b0)_119
Compiling module FDCE(INIT=1'b0)_120
Compiling module FDCE(INIT=1'b0)_121
Compiling module FDCE(INIT=1'b0)_122
Compiling module FDCE(INIT=1'b0)_123
Compiling module FDCE(INIT=1'b0)_124
Compiling module FDCE(INIT=1'b0)_125
Compiling module FDCE(INIT=1'b0)_126
Compiling module FDCE(INIT=1'b0)_127
Compiling module FDCE(INIT=1'b0)_128
Compiling module FDCE(INIT=1'b0)_129
Compiling module FDCE(INIT=1'b0)_130
Compiling module FDCE(INIT=1'b0)_131
Compiling module FDCE(INIT=1'b0)_132
Compiling module FDCE(INIT=1'b0)_133
Compiling module FDCE(INIT=1'b0)_134
Compiling module FDCE(INIT=1'b0)_135
Compiling module FDCE(INIT=1'b0)_136
Compiling module FDCE(INIT=1'b0)_137
Compiling module FDCE(INIT=1'b0)_138
Compiling module FDCE(INIT=1'b0)_139
Compiling module FDCE(INIT=1'b0)_140
Compiling module FDCE(INIT=1'b0)_141
Compiling module FDCE(INIT=1'b0)_142
Compiling module FDCE(INIT=1'b0)_143
Compiling module FDCE(INIT=1'b0)_144
Compiling module FDCE(INIT=1'b0)_145
Compiling module FDCE(INIT=1'b0)_146
Compiling module FDCE(INIT=1'b0)_147
Compiling module FDCE(INIT=1'b0)_148
Compiling module FDCE(INIT=1'b0)_149
Compiling module FDCE(INIT=1'b0)_150
Compiling module FDCE(INIT=1'b0)_151
Compiling module FDCE(INIT=1'b0)_152
Compiling module FDCE(INIT=1'b0)_153
Compiling module FDCE(INIT=1'b0)_154
Compiling module FDCE(INIT=1'b0)_155
Compiling module FDCE(INIT=1'b0)_156
Compiling module FDCE(INIT=1'b0)_157
Compiling module FDCE(INIT=1'b0)_158
Compiling module FDCE(INIT=1'b0)_159
Compiling module FDCE(INIT=1'b0)_160
Compiling module FDCE(INIT=1'b0)_161
Compiling module FDCE(INIT=1'b0)_162
Compiling module FDCE(INIT=1'b0)_163
Compiling module FDCE(INIT=1'b0)_164
Compiling module FDCE(INIT=1'b0)_165
Compiling module FDCE(INIT=1'b0)_166
Compiling module FDCE(INIT=1'b0)_167
Compiling module FDCE(INIT=1'b0)_168
Compiling module FDCE(INIT=1'b0)_169
Compiling module FDCE(INIT=1'b0)_170
Compiling module FDCE(INIT=1'b0)_171
Compiling module FDCE(INIT=1'b0)_172
Compiling module FDCE(INIT=1'b0)_173
Compiling module FDCE(INIT=1'b0)_174
Compiling module FDCE(INIT=1'b0)_175
Compiling module FDCE(INIT=1'b0)_176
Compiling module FDCE(INIT=1'b0)_177
Compiling module FDCE(INIT=1'b0)_178
Compiling module FDCE(INIT=1'b0)_179
Compiling module FDCE(INIT=1'b0)_180
Compiling module FDCE(INIT=1'b0)_181
Compiling module FDCE(INIT=1'b0)_182
Compiling module FDCE(INIT=1'b0)_183
Compiling module FDCE(INIT=1'b0)_184
Compiling module FDCE(INIT=1'b0)_185
Compiling module FDCE(INIT=1'b0)_186
Compiling module FDCE(INIT=1'b0)_187
Compiling module FDCE(INIT=1'b0)_188
Compiling module FDCE(INIT=1'b0)_189
Compiling module FDCE(INIT=1'b0)_190
Compiling module FDCE(INIT=1'b0)_191
Compiling module FDCE(INIT=1'b0)_192
Compiling module FDCE(INIT=1'b0)_193
Compiling module FDCE(INIT=1'b0)_194
Compiling module FDCE(INIT=1'b0)_195
Compiling module FDCE(INIT=1'b0)_196
Compiling module FDCE(INIT=1'b0)_197
Compiling module FDCE(INIT=1'b0)_198
Compiling module FDCE(INIT=1'b0)_199
Compiling module FDCE(INIT=1'b0)_200
Compiling module FDCE(INIT=1'b0)_201
Compiling module FDCE(INIT=1'b0)_202
Compiling module FDCE(INIT=1'b0)_203
Compiling module FDCE(INIT=1'b0)_204
Compiling module FDCE(INIT=1'b0)_205
Compiling module FDCE(INIT=1'b0)_206
Compiling module FDCE(INIT=1'b0)_207
Compiling module FDCE(INIT=1'b0)_208
Compiling module FDCE(INIT=1'b0)_209
Compiling module FDCE(INIT=1'b0)_210
Compiling module FDCE(INIT=1'b0)_211
Compiling module FDCE(INIT=1'b0)_212
Compiling module FDCE(INIT=1'b0)_213
Compiling module FDCE(INIT=1'b0)_214
Compiling module FDCE(INIT=1'b0)_215
Compiling module FDCE(INIT=1'b0)_216
Compiling module FDCE(INIT=1'b0)_217
Compiling module FDCE(INIT=1'b0)_218
Compiling module FDCE(INIT=1'b0)_219
Compiling module FDCE(INIT=1'b0)_220
Compiling module FDCE(INIT=1'b0)_221
Compiling module FDCE(INIT=1'b0)_222
Compiling module FDCE(INIT=1'b0)_223
Compiling module FDCE(INIT=1'b0)_224
Compiling module FDCE(INIT=1'b0)_225
Compiling module FDCE(INIT=1'b0)_226
Compiling module FDCE(INIT=1'b0)_227
Compiling module FDCE(INIT=1'b0)_228
Compiling module FDCE(INIT=1'b0)_229
Compiling module FDCE(INIT=1'b0)_230
Compiling module FDCE(INIT=1'b0)_231
Compiling module FDCE(INIT=1'b0)_232
Compiling module FDCE(INIT=1'b0)_233
Compiling module FDCE(INIT=1'b0)_234
Compiling module FDCE(INIT=1'b0)_235
Compiling module FDCE(INIT=1'b0)_236
Compiling module FDCE(INIT=1'b0)_237
Compiling module FDCE(INIT=1'b0)_238
Compiling module FDCE(INIT=1'b0)_239
Compiling module FDCE(INIT=1'b0)_240
Compiling module FDCE(INIT=1'b0)_241
Compiling module FDCE(INIT=1'b0)_242
Compiling module FDCE(INIT=1'b0)_243
Compiling module FDCE(INIT=1'b0)_244
Compiling module FDCE(INIT=1'b0)_245
Compiling module FDCE(INIT=1'b0)_246
Compiling module FDCE(INIT=1'b0)_247
Compiling module FDCE(INIT=1'b0)_248
Compiling module FDCE(INIT=1'b0)_249
Compiling module FDCE(INIT=1'b0)_250
Compiling module FDCE(INIT=1'b0)_251
Compiling module FDCE(INIT=1'b0)_252
Compiling module FDCE(INIT=1'b0)_253
Compiling module FDCE(INIT=1'b0)_254
Compiling module FDCE(INIT=1'b0)_255
Compiling module FDCE(INIT=1'b0)_256
Compiling module FDCE(INIT=1'b0)_257
Compiling module FDCE(INIT=1'b0)_258
Compiling module FDCE(INIT=1'b0)_259
Compiling module FDCE(INIT=1'b0)_260
Compiling module FDCE(INIT=1'b0)_261
Compiling module FDCE(INIT=1'b0)_262
Compiling module FDCE(INIT=1'b0)_263
Compiling module FDCE(INIT=1'b0)_264
Compiling module FDCE(INIT=1'b0)_265
Compiling module FDCE(INIT=1'b0)_266
Compiling module FDCE(INIT=1'b0)_267
Compiling module FDCE(INIT=1'b0)_268
Compiling module FDCE(INIT=1'b0)_269
Compiling module FDCE(INIT=1'b0)_270
Compiling module FDCE(INIT=1'b0)_271
Compiling module FDCE(INIT=1'b0)_272
Compiling module FDCE(INIT=1'b0)_273
Compiling module FDCE(INIT=1'b0)_274
Compiling module FDCE(INIT=1'b0)_275
Compiling module FDCE(INIT=1'b0)_276
Compiling module FDCE(INIT=1'b0)_277
Compiling module FDCE(INIT=1'b0)_278
Compiling module FDCE(INIT=1'b0)_279
Compiling module FDCE(INIT=1'b0)_280
Compiling module FDCE(INIT=1'b0)_281
Compiling module FDCE(INIT=1'b0)_282
Compiling module FDCE(INIT=1'b0)_283
Compiling module FDCE(INIT=1'b0)_284
Compiling module FDCE(INIT=1'b0)_285
Compiling module FDCE(INIT=1'b0)_286
Compiling module FDCE(INIT=1'b0)_287
Compiling module FDCE(INIT=1'b0)_288
Compiling module FDCE(INIT=1'b0)_289
Compiling module FDCE(INIT=1'b0)_290
Compiling module FDCE(INIT=1'b0)_291
Compiling module FDCE(INIT=1'b0)_292
Compiling module FDCE(INIT=1'b0)_293
Compiling module FDCE(INIT=1'b0)_294
Compiling module FDCE(INIT=1'b0)_295
Compiling module FDCE(INIT=1'b0)_296
Compiling module FDCE(INIT=1'b0)_297
Compiling module FDCE(INIT=1'b0)_298
Compiling module FDCE(INIT=1'b0)_299
Compiling module FDCE(INIT=1'b0)_300
Compiling module FDCE(INIT=1'b0)_301
Compiling module FDCE(INIT=1'b0)_302
Compiling module FDCE(INIT=1'b0)_303
Compiling module FDCE(INIT=1'b0)_304
Compiling module FDCE(INIT=1'b0)_305
Compiling module FDCE(INIT=1'b0)_306
Compiling module FDCE(INIT=1'b0)_307
Compiling module FDCE(INIT=1'b0)_308
Compiling module FDCE(INIT=1'b0)_309
Compiling module FDCE(INIT=1'b0)_310
Compiling module FDCE(INIT=1'b0)_311
Compiling module FDCE(INIT=1'b0)_312
Compiling module FDCE(INIT=1'b0)_313
Compiling module FDCE(INIT=1'b0)_314
Compiling module FDCE(INIT=1'b0)_315
Compiling module FDCE(INIT=1'b0)_316
Compiling module FDCE(INIT=1'b0)_317
Compiling module FDCE(INIT=1'b0)_318
Compiling module FDCE(INIT=1'b0)_319
Compiling module FDCE(INIT=1'b0)_320
Compiling module FDCE(INIT=1'b0)_321
Compiling module FDCE(INIT=1'b0)_322
Compiling module FDCE(INIT=1'b0)_323
Compiling module FDCE(INIT=1'b0)_324
Compiling module FDCE(INIT=1'b0)_325
Compiling module FDCE(INIT=1'b0)_326
Compiling module FDCE(INIT=1'b0)_327
Compiling module FDCE(INIT=1'b0)_328
Compiling module FDCE(INIT=1'b0)_329
Compiling module FDCE(INIT=1'b0)_330
Compiling module FDCE(INIT=1'b0)_331
Compiling module FDCE(INIT=1'b0)_332
Compiling module FDCE(INIT=1'b0)_333
Compiling module FDCE(INIT=1'b0)_334
Compiling module FDCE(INIT=1'b0)_335
Compiling module FDCE(INIT=1'b0)_336
Compiling module FDCE(INIT=1'b0)_337
Compiling module FDCE(INIT=1'b0)_338
Compiling module FDCE(INIT=1'b0)_339
Compiling module FDCE(INIT=1'b0)_340
Compiling module FDCE(INIT=1'b0)_341
Compiling module FDCE(INIT=1'b0)_342
Compiling module FDCE(INIT=1'b0)_343
Compiling module FDCE(INIT=1'b0)_344
Compiling module FDCE(INIT=1'b0)_345
Compiling module FDCE(INIT=1'b0)_346
Compiling module FDCE(INIT=1'b0)_347
Compiling module FDCE(INIT=1'b0)_348
Compiling module FDCE(INIT=1'b0)_349
Compiling module FDCE(INIT=1'b0)_350
Compiling module FDCE(INIT=1'b0)_351
Compiling module FDCE(INIT=1'b0)_352
Compiling module FDCE(INIT=1'b0)_353
Compiling module FDCE(INIT=1'b0)_354
Compiling module FDCE(INIT=1'b0)_355
Compiling module FTCLEX_MXILINX_CVTB_memory
Compiling module FTCLEX_MXILINX_CVTB_memory_2
Compiling module FTCLEX_MXILINX_CVTB_memory_3
Compiling module FTCLEX_MXILINX_CVTB_memory_4
Compiling module FTCLEX_MXILINX_CVTB_memory_5
Compiling module FTCLEX_MXILINX_CVTB_memory_6
Compiling module FTCLEX_MXILINX_CVTB_memory_7
Compiling module FTCLEX_MXILINX_CVTB_memory_8
Compiling module FTCLEX_MXILINX_CVTB_memory_9
Compiling module FTCLEX_MXILINX_CVTB_memory_10
Compiling module FTCLEX_MXILINX_CVTB_memory_11
Compiling module FTCLEX_MXILINX_CVTB_memory_12
Compiling module FTCLEX_MXILINX_CVTB_memory_13
Compiling module FTCLEX_MXILINX_CVTB_memory_14
Compiling module FTCLEX_MXILINX_CVTB_memory_15
Compiling module FTCLEX_MXILINX_CVTB_memory_16
Compiling module AND5
Compiling module AND4
Compiling module AND3
Compiling module VCC
Compiling module CB16CLE_MXILINX_CVTB_memory
Compiling module FTCLEX_MXILINX_CVTB_memory_17
Compiling module FTCLEX_MXILINX_CVTB_memory_18
Compiling module FTCLEX_MXILINX_CVTB_memory_19
Compiling module FTCLEX_MXILINX_CVTB_memory_20
Compiling module FTCLEX_MXILINX_CVTB_memory_21
Compiling module FTCLEX_MXILINX_CVTB_memory_22
Compiling module FTCLEX_MXILINX_CVTB_memory_23
Compiling module FTCLEX_MXILINX_CVTB_memory_24
Compiling module FTCLEX_MXILINX_CVTB_memory_25
Compiling module FTCLEX_MXILINX_CVTB_memory_26
Compiling module FTCLEX_MXILINX_CVTB_memory_27
Compiling module FTCLEX_MXILINX_CVTB_memory_28
Compiling module FTCLEX_MXILINX_CVTB_memory_29
Compiling module FTCLEX_MXILINX_CVTB_memory_30
Compiling module FTCLEX_MXILINX_CVTB_memory_31
Compiling module FTCLEX_MXILINX_CVTB_memory_32
Compiling module CB16CLE_MXILINX_CVTB_memory_2
Compiling module data_mux
Compiling module addr_mux
Compiling module pointer_extend
Compiling module mux4to1_64
Compiling module GND
Compiling module FDR(INIT=1'b0)_0
Compiling module FDR(INIT=1'b0)_1
Compiling module FDR(INIT=1'b0)_2
Compiling module BLK_MEM_GEN_V2_8_output_stage(C_...
Compiling module BLK_MEM_GEN_V2_8(C_ADDRA_WIDTH=9...
Compiling module CVTB_ctrlmem
Compiling module cpu_write_mux
Compiling module ctrl_data_mux
Compiling module fifo_write_module
Compiling module dff_9bit
Compiling module out_data_mux
Compiling module CVTB_memory
Compiling module FD8CE_MXILINX_DFF16bit
Compiling module FD8CE_MXILINX_DFF16bit_2
Compiling module DFF16bit
Compiling module FMAP
Compiling module MUXCY_L
Compiling module MUXCY
Compiling module XORCY
Compiling module MUXCY_D
Compiling module ADD16_MXILINX_datapath64bit
Compiling module BLK_MEM_GEN_V2_7_output_stage(C_...
Compiling module BLK_MEM_GEN_V2_7(C_ADDRA_WIDTH=8...
Compiling module datamem64
Compiling module BLK_MEM_GEN_V2_7_output_stage(C_...
Compiling module BLK_MEM_GEN_V2_7(C_ADDRA_WIDTH=9...
Compiling module instructionmem64
Compiling module FD8CE_MXILINX_DFF32bit
Compiling module FD8CE_MXILINX_DFF32bit_2
Compiling module FD8CE_MXILINX_DFF32bit_3
Compiling module FD8CE_MXILINX_DFF32bit_4
Compiling module DFF32bit
Compiling module FD8CE_MXILINX_IFID_reg
Compiling module IFID_reg
Compiling module and64
Compiling module or64
Compiling module xor8_by_1
Compiling module xor32_by_1
Compiling module xor64_by_1
Compiling module shift64
Compiling module NOR2
Compiling module xnor64
Compiling module LUT2(INIT=4'b1001)
Compiling module lt65
Compiling module comp_sign_extend
Compiling module set_lsb
Compiling module vadder64
Compiling module mux8_to_1_x64
Compiling module alu64
Compiling module signextend
Compiling module ID_EXreg
Compiling module Br_adder
Compiling module mux2_to_1_x64
Compiling module FD8CE_MXILINX_DFF32bit_5
Compiling module FD8CE_MXILINX_DFF32bit_6
Compiling module FD8CE_MXILINX_DFF32bit_7
Compiling module FD8CE_MXILINX_DFF32bit_8
Compiling module DFF32bit_2
Compiling module FD8CE_MXILINX_DFF32bit_9
Compiling module FD8CE_MXILINX_DFF32bit_10
Compiling module FD8CE_MXILINX_DFF32bit_11
Compiling module FD8CE_MXILINX_DFF32bit_12
Compiling module DFF32bit_3
Compiling module DFF64bit
Compiling module FD8CE_MXILINX_DFF32bit_13
Compiling module FD8CE_MXILINX_DFF32bit_14
Compiling module FD8CE_MXILINX_DFF32bit_15
Compiling module FD8CE_MXILINX_DFF32bit_16
Compiling module DFF32bit_4
Compiling module FD8CE_MXILINX_DFF32bit_17
Compiling module FD8CE_MXILINX_DFF32bit_18
Compiling module FD8CE_MXILINX_DFF32bit_19
Compiling module FD8CE_MXILINX_DFF32bit_20
Compiling module DFF32bit_5
Compiling module DFF64bit_2
Compiling module DFF133bit
Compiling module FD8CE_MXILINX_DFF32bit_21
Compiling module FD8CE_MXILINX_DFF32bit_22
Compiling module FD8CE_MXILINX_DFF32bit_23
Compiling module FD8CE_MXILINX_DFF32bit_24
Compiling module DFF32bit_6
Compiling module FD8CE_MXILINX_DFF32bit_25
Compiling module FD8CE_MXILINX_DFF32bit_26
Compiling module FD8CE_MXILINX_DFF32bit_27
Compiling module FD8CE_MXILINX_DFF32bit_28
Compiling module DFF32bit_7
Compiling module DFF64bit_3
Compiling module FD8CE_MXILINX_DFF32bit_29
Compiling module FD8CE_MXILINX_DFF32bit_30
Compiling module FD8CE_MXILINX_DFF32bit_31
Compiling module FD8CE_MXILINX_DFF32bit_32
Compiling module DFF32bit_8
Compiling module FD8CE_MXILINX_DFF32bit_33
Compiling module FD8CE_MXILINX_DFF32bit_34
Compiling module FD8CE_MXILINX_DFF32bit_35
Compiling module FD8CE_MXILINX_DFF32bit_36
Compiling module DFF32bit_9
Compiling module DFF64bit_4
Compiling module DFF134bit
Compiling module BEZ_BNEZ_detect
Compiling module decoder
Compiling module M2_1_MXILINX_mux9bit_2_to_1
Compiling module mux9bit_2_to_1
Compiling module ip_extend
Compiling module BLK_MEM_GEN_V2_8_output_stage(C_...
Compiling module BLK_MEM_GEN_V2_8(C_ADDRA_WIDTH=3...
Compiling module regmem64
Compiling module mux2_1_x3
Compiling module regfile64bit
Compiling module perf_interface
Compiling module datapath64bit
Compiling module convertable_fifo_controller
Compiled 517 Verilog Units
Built simulation executable convertable_fifo_controller_isim_beh.exe
Fuse Memory Usage: 29332 Kb
Fuse CPU Usage: 2720 ms
GCC CPU Usage: 660 ms
