Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o G:/My Drive/Classes/CSD_Lab/Labs/Lab4_2/T1_isim_beh.exe -prj G:/My Drive/Classes/CSD_Lab/Labs/Lab4_2/T1_beh.prj work.T1 work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "G:/My Drive/Classes/CSD_Lab/Labs/Lab4_2/John_FSM.v" into library work
Analyzing Verilog file "G:/My Drive/Classes/CSD_Lab/Labs/Lab4_2/T1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100880 KB
Fuse CPU Usage: 202 ms
Compiling module John_FSM
Compiling module T1
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable G:/My Drive/Classes/CSD_Lab/Labs/Lab4_2/T1_isim_beh.exe
Fuse Memory Usage: 107216 KB
Fuse CPU Usage: 296 ms
