[11/25 13:23:39      0s] 
[11/25 13:23:39      0s] Cadence Innovus(TM) Implementation System.
[11/25 13:23:39      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/25 13:23:39      0s] 
[11/25 13:23:39      0s] Version:	v23.12-s091_1, built Tue Jul 30 16:11:30 PDT 2024
[11/25 13:23:39      0s] Options:	
[11/25 13:23:39      0s] Date:		Mon Nov 25 13:23:39 2024
[11/25 13:23:39      0s] Host:		ecelinux-14.ece.cornell.edu (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz 36608KB)
[11/25 13:23:39      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[11/25 13:23:39      0s] 
[11/25 13:23:39      0s] License:
[11/25 13:23:39      0s] 		[13:23:39.474025] Configured Lic search path (23.02-s005): 5280@flex.ece.cornell.edu

[11/25 13:23:39      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[11/25 13:23:39      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/25 13:23:39      0s] **WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
[11/25 13:23:51     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.12-s091_1 (64bit) 07/30/2024 16:11 (Linux 3.10.0-693.el7.x86_64)
[11/25 13:23:53     14s] @(#)CDS: NanoRoute 23.12-s091_1 NR240717-0458/23_12-UB (database version 18.20.633) {superthreading v2.20}
[11/25 13:23:53     14s] @(#)CDS: AAE 23.12-s024 (64bit) 07/30/2024 (Linux 3.10.0-693.el7.x86_64)
[11/25 13:23:53     14s] @(#)CDS: CTE 23.12-s018_1 () Jul 26 2024 06:03:48 ( )
[11/25 13:23:53     14s] @(#)CDS: SYNTECH 23.12-s010_1 () Jul 16 2024 00:01:03 ( )
[11/25 13:23:53     14s] @(#)CDS: CPE v23.12-s039
[11/25 13:23:53     14s] @(#)CDS: IQuantus/TQuantus 23.1.1-s122 (64bit) Tue May 28 20:12:45 PDT 2024 (Linux 3.10.0-693.el7.x86_64)
[11/25 13:23:53     14s] @(#)CDS: OA 22.61-p014 Tue Apr 16 14:38:48 2024
[11/25 13:23:53     14s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[11/25 13:23:53     14s] @(#)CDS: RCDB 11.15.0
[11/25 13:23:53     14s] @(#)CDS: STYLUS 23.10-a014_1 (03/28/2024 09:42 PDT)
[11/25 13:23:53     14s] @(#)CDS: IntegrityPlanner-23.12-15697 (23.12) (2024-06-27 11:26:54+0800)
[11/25 13:23:53     14s] @(#)CDS: SYNTHESIS_ENGINE 23.12-s086
[11/25 13:23:53     14s] Create and set the environment variable TMPDIR to /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H.

[11/25 13:23:53     14s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[11/25 13:23:54     15s] 
[11/25 13:23:54     15s] **INFO:  MMMC transition support version v31-84 
[11/25 13:23:54     15s] 
[11/25 13:23:54     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/25 13:23:54     15s] <CMD> suppressMessage ENCEXT-2799
[11/25 13:23:54     15s] <CMD> getVersion
[11/25 13:23:54     15s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[11/25 13:23:55     15s] [INFO] Loading Pegasus 23.23 fill procedures
[11/25 13:23:55     15s] **WARN: Tk package not loaded. The Pegasus fill DRC monitor is disabled.
[11/25 13:23:55     15s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/25 13:23:55     15s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/25 13:23:55     15s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/25 13:23:55     15s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/25 13:23:55     15s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[11/25 13:23:55     15s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[11/25 13:24:09     15s] <CMD> setLibraryUnit -time 1ps
[11/25 13:24:09     15s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/25 13:24:09     15s] <CMD> set conf_qxconf_file NULL
[11/25 13:24:09     15s] <CMD> set conf_qxlib_file NULL
[11/25 13:24:09     15s] <CMD> set defHierChar /
[11/25 13:24:09     15s] <CMD> set distributed_client_message_echo 1
[11/25 13:24:09     15s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[11/25 13:24:09     15s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[11/25 13:24:09     15s] <CMD> set init_gnd_net vss
[11/25 13:24:09     15s] <CMD> set init_lef_file {<your_local_path_to_lef>/asap7_tech_4x_170803.lef <your_local_path_to_lef>/asap7sc7p5t_24_R_4x_170912.lef}
[11/25 13:24:09     15s] <CMD> set init_mmmc_file <your_local_path_to_Default.view>/Default.view
[11/25 13:24:09     15s] <CMD> set init_pwr_net vdd
[11/25 13:24:09     15s] <CMD> set init_verilog ../synthesis/edac.v
[11/25 13:24:09     15s] <CMD> set pegDefaultResScaleFactor 1.000000
[11/25 13:24:09     15s] <CMD> set pegDetailResScaleFactor 1.000000
[11/25 13:24:09     15s] <CMD> set timing_library_float_precision_tol 0.000010
[11/25 13:24:09     15s] <CMD> set timing_library_load_pin_cap_indices {}
[11/25 13:24:09     15s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/25 13:24:09     15s] <CMD> init_design
[11/25 13:24:09     15s] **ERROR: (IMPSYT-6284):	Failed to open file <your_local_path_to_Default.view>/Default.view for read.
[11/25 13:24:09     15s] **ERROR: (IMPSYT-16038):	The specified file '<your_local_path_to_lef>/asap7_tech_4x_170803.lef' could not be found. Check your file system, correct the file name.
[11/25 13:24:09     15s] **ERROR: (IMPSYT-16038):	The specified file '<your_local_path_to_lef>/asap7sc7p5t_24_R_4x_170912.lef' could not be found. Check your file system, correct the file name.
[11/25 13:24:09     15s] **ERROR: (IMPIMEX-7327):	The file '<your_local_path_to_lef>/asap7_tech_4x_170803.lef <your_local_path_to_lef>/asap7sc7p5t_24_R_4x_170912.lef' from the init_lef_file variable does not exist or does not have read permissions, so it can't be loaded. If the missing file has LEF data needed by the netlist, a fatal error may occur later when reading the netlist. You should correct the filename to avoid this warning message. 
[11/25 13:24:09     15s] Note, the setImportMode -treatUndefinedCellAsBbox option controls if an undefined modules is treated as a black-boxes, and setCheckMode -tapeOut controls if an undefined module (not converted to a blackbox) is treated as a fatal error or empty module when reading the netlist.
[11/25 13:24:09     15s] 
[11/25 13:25:22     15s] <CMD> setLibraryUnit -time 1ps
[11/25 13:25:22     15s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/25 13:25:22     15s] <CMD> set conf_qxconf_file NULL
[11/25 13:25:22     15s] <CMD> set conf_qxlib_file NULL
[11/25 13:25:22     15s] <CMD> set defHierChar /
[11/25 13:25:22     15s] <CMD> set distributed_client_message_echo 1
[11/25 13:25:22     15s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[11/25 13:25:22     15s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[11/25 13:25:22     15s] <CMD> set init_gnd_net vss
[11/25 13:25:22     15s] <CMD> set init_lef_file {./asap7_tech_4x_170803.lef <your_local_path_to_lef>/asap7sc7p5t_24_R_4x_170912.lef}
[11/25 13:25:22     15s] <CMD> set init_mmmc_file ./Default.view
[11/25 13:25:22     15s] <CMD> set init_pwr_net vdd
[11/25 13:25:22     15s] <CMD> set init_verilog ../synthesis/edac.v
[11/25 13:25:22     15s] <CMD> set pegDefaultResScaleFactor 1.000000
[11/25 13:25:22     15s] <CMD> set pegDetailResScaleFactor 1.000000
[11/25 13:25:22     15s] <CMD> set timing_library_float_precision_tol 0.000010
[11/25 13:25:22     15s] <CMD> set timing_library_load_pin_cap_indices {}
[11/25 13:25:22     15s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/25 13:25:22     15s] <CMD> init_design
[11/25 13:25:22     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:25:22     15s] #% Begin Load MMMC data ... (date=11/25 13:25:22, mem=1731.3M)
[11/25 13:25:22     15s] **ERROR: (TCLCMD-989):	cannot open SDC file '/home/<net_id>/............................../lab/rtl_counter.sdc' for mode 'common'

[11/25 13:27:11     15s] <CMD> setLibraryUnit -time 1ps
[11/25 13:27:11     15s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/25 13:27:11     15s] <CMD> set conf_qxconf_file NULL
[11/25 13:27:11     15s] <CMD> set conf_qxlib_file NULL
[11/25 13:27:11     15s] <CMD> set defHierChar /
[11/25 13:27:11     15s] <CMD> set distributed_client_message_echo 1
[11/25 13:27:11     15s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[11/25 13:27:11     15s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[11/25 13:27:11     15s] <CMD> set init_gnd_net vss
[11/25 13:27:11     15s] <CMD> set init_lef_file {./asap7_tech_4x_170803.lef <./asap7sc7p5t_24_R_4x_170912.lef}
[11/25 13:27:11     15s] <CMD> set init_mmmc_file ./Default.view
[11/25 13:27:11     15s] <CMD> set init_pwr_net vdd
[11/25 13:27:11     15s] <CMD> set init_verilog ../synthesis/edac.v
[11/25 13:27:11     15s] <CMD> set pegDefaultResScaleFactor 1.000000
[11/25 13:27:11     15s] <CMD> set pegDetailResScaleFactor 1.000000
[11/25 13:27:11     15s] <CMD> set timing_library_float_precision_tol 0.000010
[11/25 13:27:11     15s] <CMD> set timing_library_load_pin_cap_indices {}
[11/25 13:27:11     15s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/25 13:27:11     15s] <CMD> init_design
[11/25 13:27:11     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:27:11     15s] % Begin Load MMMC data ... (date=11/25 13:27:11, mem=1731.5M)
[11/25 13:27:11     15s] Extraction setup Started 
[11/25 13:27:11     15s] Extraction setup Started 
[11/25 13:27:11     15s] Extraction setup Started 
[11/25 13:27:11     15s] **ERROR: (TCLCMD-989):	cannot open SDC file '/home/<net_id>/............................../lab/rtl_counter.sdc' for mode 'common'

[11/25 13:28:12     15s] <CMD> setLibraryUnit -time 1ps
[11/25 13:28:12     15s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/25 13:28:12     15s] <CMD> set conf_qxconf_file NULL
[11/25 13:28:12     15s] <CMD> set conf_qxlib_file NULL
[11/25 13:28:12     15s] <CMD> set defHierChar /
[11/25 13:28:12     15s] <CMD> set distributed_client_message_echo 1
[11/25 13:28:12     15s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[11/25 13:28:12     15s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[11/25 13:28:12     15s] <CMD> set init_gnd_net vss
[11/25 13:28:12     15s] <CMD> set init_lef_file {./asap7_tech_4x_170803.lef ./asap7sc7p5t_24_R_4x_170912.lef}
[11/25 13:28:12     15s] <CMD> set init_mmmc_file ./Default.view
[11/25 13:28:12     15s] <CMD> set init_pwr_net vdd
[11/25 13:28:12     15s] <CMD> set init_verilog ../synthesis/dist_sort.ALL
[11/25 13:28:12     15s] <CMD> set pegDefaultResScaleFactor 1.000000
[11/25 13:28:12     15s] <CMD> set pegDetailResScaleFactor 1.000000
[11/25 13:28:12     15s] <CMD> set timing_library_float_precision_tol 0.000010
[11/25 13:28:12     15s] <CMD> set timing_library_load_pin_cap_indices {}
[11/25 13:28:12     15s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/25 13:28:12     15s] <CMD> init_design
[11/25 13:28:12     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:28:12     15s] % Begin Load MMMC data ... (date=11/25 13:28:12, mem=1735.0M)
[11/25 13:28:12     15s] Extraction setup Started 
[11/25 13:28:12     15s] Extraction setup Started 
[11/25 13:28:12     15s] Extraction setup Started 
[11/25 13:28:12     15s] **ERROR: (TCLCMD-989):	cannot open SDC file '/home/<net_id>/............................../lab/rtl_counter.sdc' for mode 'common'

[11/25 13:28:45     15s] <CMD> setLibraryUnit -time 1ps
[11/25 13:28:45     16s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/25 13:28:45     16s] <CMD> set conf_qxconf_file NULL
[11/25 13:28:45     16s] <CMD> set conf_qxlib_file NULL
[11/25 13:28:45     16s] <CMD> set defHierChar /
[11/25 13:28:45     16s] <CMD> set distributed_client_message_echo 1
[11/25 13:28:45     16s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[11/25 13:28:45     16s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[11/25 13:28:45     16s] <CMD> set init_gnd_net vss
[11/25 13:28:45     16s] <CMD> set init_lef_file {./asap7_tech_4x_170803.lef ./asap7sc7p5t_24_R_4x_170912.lef}
[11/25 13:28:45     16s] <CMD> set init_mmmc_file ./Default.view
[11/25 13:28:45     16s] <CMD> set init_pwr_net vdd
[11/25 13:28:45     16s] <CMD> set init_verilog ../synthesis/dist_sort.ALL.1080.syn.v
[11/25 13:28:45     16s] <CMD> set pegDefaultResScaleFactor 1.000000
[11/25 13:28:45     16s] <CMD> set pegDetailResScaleFactor 1.000000
[11/25 13:28:45     16s] <CMD> set timing_library_float_precision_tol 0.000010
[11/25 13:28:45     16s] <CMD> set timing_library_load_pin_cap_indices {}
[11/25 13:28:45     16s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/25 13:28:54     16s] invalid command name "init_designset"
[11/25 13:29:01     16s] <CMD> init_design
[11/25 13:29:01     16s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:29:01     16s] % Begin Load MMMC data ... (date=11/25 13:29:01, mem=1735.3M)
[11/25 13:29:01     16s] Extraction setup Started 
[11/25 13:29:01     16s] Extraction setup Started 
[11/25 13:29:01     16s] Extraction setup Started 
[11/25 13:29:01     16s] **ERROR: (TCLCMD-989):	cannot open SDC file '/home/<net_id>/............................../lab/rtl_counter.sdc' for mode 'common'

[11/25 13:29:48     16s] <CMD> init_design
[11/25 13:29:48     16s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:29:48     16s] % Begin Load MMMC data ... (date=11/25 13:29:48, mem=1735.3M)
[11/25 13:29:48     16s] Extraction setup Started 
[11/25 13:29:48     16s] Extraction setup Started 
[11/25 13:29:48     16s] Extraction setup Started 
[11/25 13:29:48     16s] **ERROR: (TCLCMD-989):	cannot open SDC file './' for mode 'common'

[11/25 13:30:06     16s] <CMD> init_design
[11/25 13:30:06     16s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:30:06     16s] % Begin Load MMMC data ... (date=11/25 13:30:06, mem=1735.3M)
[11/25 13:30:06     16s] Extraction setup Started 
[11/25 13:30:06     16s] Extraction setup Started 
[11/25 13:30:06     16s] Extraction setup Started 
[11/25 13:30:06     16s] % End Load MMMC data ... (date=11/25 13:30:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1735.4M, current mem=1735.4M)
[11/25 13:30:06     16s] *** Loading design ... ***
[11/25 13:30:06     16s] 
[11/25 13:30:06     16s] Loading LEF file ./asap7_tech_4x_170803.lef ...
[11/25 13:30:06     16s] 
[11/25 13:30:06     16s] Loading LEF file ./asap7sc7p5t_24_R_4x_170912.lef ...
[11/25 13:30:06     16s] Set DBUPerIGU to M1 pitch 576.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:30:06     16s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:30:06     16s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:30:06     16s] SIZE height.
[11/25 13:30:06     16s] **WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
[11/25 13:30:06     16s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:30:06     16s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/25 13:30:06     16s] Loading view definition file from ./Default.view
[11/25 13:30:06     16s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_INVBUF_RVT_TT.lib' ...
[11/25 13:30:06     16s] Read 27 cells in library 'asap7sc7p5t_22b_INVBUF_RVT_TT_170906' 
[11/25 13:30:06     16s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_AO_RVT_TT.lib' ...
[11/25 13:30:07     17s] Read 42 cells in library 'asap7sc7p5t_22b_AO_RVT_TT_170906' 
[11/25 13:30:07     17s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_OA_RVT_TT.lib' ...
[11/25 13:30:08     18s] Read 34 cells in library 'asap7sc7p5t_22b_OA_RVT_TT_170906' 
[11/25 13:30:08     18s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SEQ_RVT_TT.lib' ...
[11/25 13:30:08     18s] Read 26 cells in library 'asap7sc7p5t_22b_SEQ_RVT_TT_170906' 
[11/25 13:30:08     18s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib' ...
[11/25 13:30:08     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 11230)
[11/25 13:30:08     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 14483)
[11/25 13:30:09     18s] Read 56 cells in library 'asap7sc7p5t_22b_SIMPLE_RVT_TT_170906' 
[11/25 13:30:09     18s] Ending "PreSetAnalysisView" (total cpu=0:00:02.2, real=0:00:03.0, peak res=1885.8M, current mem=1754.9M)
[11/25 13:30:09     18s] *** End library_loading (cpu=0.04min, real=0.05min, mem=61.0M, fe_cpu=0.31min, fe_real=6.50min, fe_mem=1748.6M) ***
[11/25 13:30:09     18s] % Begin Load netlist data ... (date=11/25 13:30:09, mem=1754.9M)
[11/25 13:30:09     18s] *** Begin netlist parsing (mem=1748.6M) ***
[11/25 13:30:09     18s] Created 185 new cells from 5 timing libraries.
[11/25 13:30:09     18s] Reading netlist ...
[11/25 13:30:09     18s] Backslashed names will retain backslash and a trailing blank character.
[11/25 13:30:09     18s] Reading verilog netlist '../synthesis/dist_sort.ALL.1080.syn.v'
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'ASYNC_DFFHx1_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'ASYNC_DFFHx1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'FAx1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'FAx1_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'NOR2xp33_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'BUFx2_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'NOR2xp33_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'AOI21xp5_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'AOI31xp33_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'NAND2x1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'HB1xp67_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'INVx4_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'NAND2xp5_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'INVx1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'NOR2x1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'HB1xp67_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'NAND2xp5_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'BUFx2_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'INVx1_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPVL-346):	Module 'INVxp67_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:30:09     18s] Type 'man IMPVL-346' for more detail.
[11/25 13:30:09     18s] **WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
[11/25 13:30:09     18s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:30:09     18s] 
[11/25 13:30:09     18s] *** Memory Usage v#1 (Current mem = 1750.641M, initial mem = 844.516M) ***
[11/25 13:30:09     18s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1750.6M) ***
[11/25 13:30:09     18s] % End Load netlist data ... (date=11/25 13:30:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1776.2M, current mem=1776.2M)
[11/25 13:30:09     18s] Top level cell is dist_sort.
[11/25 13:30:09     18s] Hooked 185 DB cells to tlib cells.
[11/25 13:30:09     18s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1799.5M, current mem=1799.5M)
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'ASYNC_DFFHx1_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx2_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'NOR2xp33_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'FAx1_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'FAx1_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'ASYNC_DFFHx1_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'AND2x2_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'INVx2_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx3_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx4f_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XOR2x2_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'NAND2xp33_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'OAI21xp5_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XNOR2xp5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XOR2xp5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'OAI22xp5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'AO21x1_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'AOI21xp5_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XNOR2xp5_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:30:09     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:30:09     18s] **WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
[11/25 13:30:09     18s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:30:09     18s] Cell 'XNOR2xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2xp5_ASAP7_75t_L' as output for net 'N16351' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'FAx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SN' of cell 'FAx1_ASAP7_75t_L' as output for net 'N16599' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI21xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21xp5_ASAP7_75t_SL' as output for net 'N17563' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR2xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2xp33_ASAP7_75t_L' as output for net 'N17566' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'ASYNC_DFFHx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell 'ASYNC_DFFHx1_ASAP7_75t_L' as output for net 'n440' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'ASYNC_DFFHx1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell 'ASYNC_DFFHx1_ASAP7_75t_SL' as output for net 'n444' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVx1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n988' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AND2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2x2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n979' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR2x1p5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x1p5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n978' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OR2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OR2x2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n972' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XNOR2x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2x1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n967' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR2x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n933' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AND2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2x2_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n931' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR2xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2xp67_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n930' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR2x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n906' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n904' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XNOR2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2x2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n853' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XNOR2x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2x1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n831' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVx2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n830' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR2xp67_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2xp67_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n813' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n804' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XNOR2xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2xp5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n785' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XNOR2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2x2_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n716' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XOR2xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2xp5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n646' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'FAx1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SN' of cell 'FAx1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n622' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'FAx1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'CON' of cell 'FAx1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n621' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'FAx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'CON' of cell 'FAx1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n613' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'MAJIxp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MAJIxp5_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n611' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XOR2xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2xp5_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n608' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'MAJIxp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MAJIxp5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n596' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'MAJx2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MAJx2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n447' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XOR2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2x2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n394' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI21xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21xp5_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n260' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AO21x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO21x1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n258' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVxp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVxp33_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n243' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OR2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OR2x2_ASAP7_75t_L' as output for net 'DP_OP_681J1_123_2455_n903' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp5_ASAP7_75t_L' as output for net 'DP_OP_681J1_123_2455_n878' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x1_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n809' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OA21x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OA21x2_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n758' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR2xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2xp33_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n657' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'MAJx2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MAJx2_ASAP7_75t_L' as output for net 'DP_OP_681J1_123_2455_n621' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AO21x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO21x1_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n588' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVxp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVxp67_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n532' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'A2O1A1Ixp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n528' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI21xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21xp5_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n401' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XOR2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2x2_ASAP7_75t_L' as output for net 'DP_OP_682J1_124_2455_n920' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI21x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21x1_ASAP7_75t_SL' as output for net 'DP_OP_682J1_124_2455_n894' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XOR2x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2x1_ASAP7_75t_SL' as output for net 'DP_OP_682J1_124_2455_n851' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVx2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx2_ASAP7_75t_L' as output for net 'DP_OP_682J1_124_2455_n827' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI21x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21x1_ASAP7_75t_L' as output for net 'DP_OP_682J1_124_2455_n756' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'XOR2x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2x1_ASAP7_75t_L' as output for net 'DP_OP_682J1_124_2455_n350' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx6f_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx6f_ASAP7_75t_SL' as output for net 'DP_OP_687J1_129_2455_n1471' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx4f_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx4f_ASAP7_75t_L' as output for net 'DP_OP_687J1_129_2455_n1423' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI22xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI22xp33_ASAP7_75t_L' as output for net 'DP_OP_687J1_129_2455_n447' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI22xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22xp33_ASAP7_75t_L' as output for net 'DP_OP_687J1_129_2455_n249' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI22xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI22xp5_ASAP7_75t_L' as output for net 'DP_OP_687J1_129_2455_n188' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'A2O1A1Ixp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_L' as output for net 'DP_OP_686J1_128_2455_n1152' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVxp67_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVxp67_ASAP7_75t_L' as output for net 'DP_OP_686J1_128_2455_n901' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI21xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21xp5_ASAP7_75t_L' as output for net 'DP_OP_683J1_125_2455_n966' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI21x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21x1_ASAP7_75t_SL' as output for net 'n449' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'HB1xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'HB1xp67_ASAP7_75t_SL' as output for net 'n452' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx2_ASAP7_75t_L' as output for net 'n457' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVx3_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx3_ASAP7_75t_L' as output for net 'n568' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx2_ASAP7_75t_SL' as output for net 'n590' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'HB1xp67_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'HB1xp67_ASAP7_75t_L' as output for net 'n591' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI22x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22x1_ASAP7_75t_SL' as output for net 'n592' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI211xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI211xp5_ASAP7_75t_SL' as output for net 'n593' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND3xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3xp33_ASAP7_75t_SL' as output for net 'n601' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVxp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVxp33_ASAP7_75t_L' as output for net 'n670' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp33_ASAP7_75t_L' as output for net 'n672' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI22xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22xp5_ASAP7_75t_SL' as output for net 'n682' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI22x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI22x1_ASAP7_75t_SL' as output for net 'n693' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx4f_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx4f_ASAP7_75t_SL' as output for net 'n706' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx3_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx3_ASAP7_75t_SL' as output for net 'n760' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI211xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI211xp5_ASAP7_75t_SL' as output for net 'n776' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI31xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI31xp33_ASAP7_75t_L' as output for net 'n779' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND4xp25_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4xp25_ASAP7_75t_SL' as output for net 'n780' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2x1p5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x1p5_ASAP7_75t_SL' as output for net 'n815' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AND3x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND3x1_ASAP7_75t_SL' as output for net 'n884' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI21xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21xp33_ASAP7_75t_L' as output for net 'n913' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI21xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21xp33_ASAP7_75t_L' as output for net 'n918' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'O2A1O1Ixp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'O2A1O1Ixp5_ASAP7_75t_SL' as output for net 'n953' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AND2x4_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2x4_ASAP7_75t_SL' as output for net 'n963' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI22xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI22xp5_ASAP7_75t_SL' as output for net 'n1104' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR3xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR3xp33_ASAP7_75t_SL' as output for net 'n1119' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'O2A1O1Ixp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'O2A1O1Ixp33_ASAP7_75t_SL' as output for net 'n1124' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND3xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3xp33_ASAP7_75t_L' as output for net 'n1148' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI31xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI31xp67_ASAP7_75t_SL' as output for net 'n1152' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI31xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI31xp33_ASAP7_75t_SL' as output for net 'n1210' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx3_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx3_ASAP7_75t_L' as output for net 'n1270' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI211x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI211x1_ASAP7_75t_SL' as output for net 'n1383' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x1_ASAP7_75t_L' as output for net 'n1479' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVx3_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx3_ASAP7_75t_SL' as output for net 'n1493' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx5_ASAP7_75t_SL' as output for net 'n1607' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx5_ASAP7_75t_L' as output for net 'n1921' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI21xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21xp33_ASAP7_75t_SL' as output for net 'n2041' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'BUFx6f_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx6f_ASAP7_75t_L' as output for net 'n2107' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI21xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21xp33_ASAP7_75t_SL' as output for net 'n2177' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OA21x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OA21x2_ASAP7_75t_L' as output for net 'n2631' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x2_ASAP7_75t_SL' as output for net 'n2880' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR2x1p5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x1p5_ASAP7_75t_L' as output for net 'n3009' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp33_ASAP7_75t_SL' as output for net 'n3400' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI31xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI31xp67_ASAP7_75t_SL' as output for net 'n3566' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AND3x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND3x1_ASAP7_75t_L' as output for net 'n3624' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI31xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI31xp33_ASAP7_75t_SL' as output for net 'n3627' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI22xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22xp33_ASAP7_75t_SL' as output for net 'n3661' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR3xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR3xp33_ASAP7_75t_L' as output for net 'n3689' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND4xp75_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4xp75_ASAP7_75t_SL' as output for net 'n3696' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR4xp75_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR4xp75_ASAP7_75t_SL' as output for net 'n3714' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OR3x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OR3x1_ASAP7_75t_SL' as output for net 'n3771' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND3x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3x1_ASAP7_75t_SL' as output for net 'n3843' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp67_ASAP7_75t_SL' as output for net 'n3857' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'INVx4_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx4_ASAP7_75t_SL' as output for net 'n3933' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR4xp25_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR4xp25_ASAP7_75t_SL' as output for net 'n4058' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI211xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI211xp5_ASAP7_75t_L' as output for net 'n4086' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x2_ASAP7_75t_L' as output for net 'n4147' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AOI22xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22xp5_ASAP7_75t_L' as output for net 'n4183' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND3x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3x2_ASAP7_75t_SL' as output for net 'n4233' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x2_ASAP7_75t_SL' as output for net 'n4352' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NOR3x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR3x1_ASAP7_75t_SL' as output for net 'n4370' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AND2x6_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2x6_ASAP7_75t_SL' as output for net 'n4778' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'NAND2x1p5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x1p5_ASAP7_75t_L' as output for net 'n6119' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'OAI21x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21x1_ASAP7_75t_L' as output for net 'n6213' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AO21x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO21x2_ASAP7_75t_L' as output for net 'n6255' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AO21x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO21x2_ASAP7_75t_SL' as output for net 'n6275' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'ASYNC_DFFHx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'RESET' of cell 'ASYNC_DFFHx1_ASAP7_75t_L' as output for net 'n441' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AND4x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND4x1_ASAP7_75t_SL' as output for net 'n3653' in module 'dist_sort'.
[11/25 13:30:09     18s] Cell 'AO31x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO31x2_ASAP7_75t_SL' as output for net 'n3887' in module 'dist_sort'.
[11/25 13:30:09     18s] 126 empty module found.
[11/25 13:30:09     18s] Starting recursive module instantiation check.
[11/25 13:30:09     18s] No recursion found.
[11/25 13:30:09     18s] Term dir updated for 0 vinsts of 126 cells.
[11/25 13:30:09     18s] Building hierarchical netlist for Cell dist_sort ...
[11/25 13:30:09     18s] ***** UseNewTieNetMode *****.
[11/25 13:30:09     18s] *** Netlist is unique.
[11/25 13:30:09     18s] Set DBUPerIGU to techSite coreSite width 864.
[11/25 13:30:09     18s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[11/25 13:30:09     18s] ** info: there are 323 modules.
[11/25 13:30:09     18s] ** info: there are 1795 stdCell insts.
[11/25 13:30:09     18s] ** info: there are 1795 stdCell insts with at least one signal pin.
[11/25 13:30:09     18s] 
[11/25 13:30:09     18s] *** Memory Usage v#1 (Current mem = 1821.055M, initial mem = 844.516M) ***
[11/25 13:30:09     18s] Start create_tracks
[11/25 13:30:09     18s] Extraction setup Started for TopCell dist_sort 
[11/25 13:30:09     18s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/25 13:30:09     18s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/25 13:30:09     18s] eee: __QRC_SADV_USE_LE__ is set 0
[11/25 13:30:10     19s] Generating auto layer map file.
[11/25 13:30:10     19s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[11/25 13:30:10     19s] eee:        1	      M1	        2	       lisd	Metal          
[11/25 13:30:10     19s] eee:       34	      V1	        3	         v0	Via            
[11/25 13:30:10     19s] eee:        2	      M2	        4	         m1	Metal          
[11/25 13:30:10     19s] eee:       35	      V2	        5	         v1	Via            
[11/25 13:30:10     19s] eee:        3	      M3	        6	         m2	Metal          
[11/25 13:30:10     19s] eee:       36	      V3	        7	         v2	Via            
[11/25 13:30:10     19s] eee:        4	      M4	        8	         m3	Metal          
[11/25 13:30:10     19s] eee:       37	      V4	        9	         v3	Via            
[11/25 13:30:10     19s] eee:        5	      M5	       10	         m4	Metal          
[11/25 13:30:10     19s] eee:       38	      V5	       11	         v4	Via            
[11/25 13:30:10     19s] eee:        6	      M6	       12	         m5	Metal          
[11/25 13:30:10     19s] eee:       39	      V6	       13	         v5	Via            
[11/25 13:30:10     19s] eee:        7	      M7	       14	         m6	Metal          
[11/25 13:30:10     19s] eee:       40	      V7	       15	         v6	Via            
[11/25 13:30:10     19s] eee:        8	      M8	       16	         m7	Metal          
[11/25 13:30:10     19s] eee:       41	      V8	       17	         v7	Via            
[11/25 13:30:10     19s] eee:        9	      M9	       18	         m8	Metal          
[11/25 13:30:10     19s] eee:       42	      V9	       19	         v8	Via            
[11/25 13:30:10     19s] eee:       10	     Pad	       20	         m9	Metal          
[11/25 13:30:10     19s] eee: TechFile: /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/25 13:30:10     19s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 
[11/25 13:30:10     19s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 
[11/25 13:30:10     19s] eee: nrColor: 0 0 0 0 0 0 0 0 0 0 
[11/25 13:30:10     19s] eee: Save / Restore of RC patterns enabled 
[11/25 13:30:10     19s] eee: Pattern meta data file doesn't exist
[11/25 13:30:10     19s] eee: Pattern data restore failed for 1 tech files
[11/25 13:30:10     19s] eee: Pattern extraction started for 1 tech files
[11/25 13:30:10     19s] Importing multi-corner technology file(s) for preRoute extraction...
[11/25 13:30:11      0s] /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/25 13:30:12      0s] Generating auto layer map file.
[11/25 13:30:12      0s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[11/25 13:30:12      0s] eee:        1	      M1	        2	       lisd	Metal          
[11/25 13:30:12      0s] eee:       34	      V1	        3	         v0	Via            
[11/25 13:30:12      0s] eee:        2	      M2	        4	         m1	Metal          
[11/25 13:30:12      0s] eee:       35	      V2	        5	         v1	Via            
[11/25 13:30:12      0s] eee:        3	      M3	        6	         m2	Metal          
[11/25 13:30:12      0s] eee:       36	      V3	        7	         v2	Via            
[11/25 13:30:12      0s] eee:        4	      M4	        8	         m3	Metal          
[11/25 13:30:12      0s] eee:       37	      V4	        9	         v3	Via            
[11/25 13:30:12      0s] eee:        5	      M5	       10	         m4	Metal          
[11/25 13:30:12      0s] eee:       38	      V5	       11	         v4	Via            
[11/25 13:30:12      0s] eee:        6	      M6	       12	         m5	Metal          
[11/25 13:30:12      0s] eee:       39	      V6	       13	         v5	Via            
[11/25 13:30:12      0s] eee:        7	      M7	       14	         m6	Metal          
[11/25 13:30:12      0s] eee:       40	      V7	       15	         v6	Via            
[11/25 13:30:12      0s] eee:        8	      M8	       16	         m7	Metal          
[11/25 13:30:12      0s] eee:       41	      V8	       17	         v7	Via            
[11/25 13:30:12      0s] eee:        9	      M9	       18	         m8	Metal          
[11/25 13:30:12      0s] eee:       42	      V9	       19	         v8	Via            
[11/25 13:30:12      0s] eee:       10	     Pad	       20	         m9	Metal          

[11/25 13:30:16     20s] eee: Pattern extraction completed
[11/25 13:30:16     20s] Completed (cpu: 0:00:01.4 real: 0:00:06.0)
[11/25 13:30:16     20s] Set Shrink Factor to 1.00000
[11/25 13:30:16     20s] Summary of Active RC-Corners : 
[11/25 13:30:16     20s]  
[11/25 13:30:16     20s]  Analysis View: default_setup_view
[11/25 13:30:16     20s]     RC-Corner Name        : RC_corner_25
[11/25 13:30:16     20s]     RC-Corner Index       : 0
[11/25 13:30:16     20s]     RC-Corner Temperature : 25 Celsius
[11/25 13:30:16     20s]     RC-Corner Cap Table   : ''
[11/25 13:30:16     20s]     RC-Corner PreRoute Res Factor         : 1
[11/25 13:30:16     20s]     RC-Corner PreRoute Cap Factor         : 1
[11/25 13:30:16     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/25 13:30:16     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/25 13:30:16     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/25 13:30:16     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/25 13:30:16     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/25 13:30:16     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/25 13:30:16     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/25 13:30:16     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/25 13:30:16     20s]     RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
[11/25 13:30:16     20s]  
[11/25 13:30:16     20s]  Analysis View: default_hold_view
[11/25 13:30:16     20s]     RC-Corner Name        : RC_corner_25
[11/25 13:30:16     20s]     RC-Corner Index       : 0
[11/25 13:30:16     20s]     RC-Corner Temperature : 25 Celsius
[11/25 13:30:16     20s]     RC-Corner Cap Table   : ''
[11/25 13:30:16     20s]     RC-Corner PreRoute Res Factor         : 1
[11/25 13:30:16     20s]     RC-Corner PreRoute Cap Factor         : 1
[11/25 13:30:16     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/25 13:30:16     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/25 13:30:16     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/25 13:30:16     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/25 13:30:16     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/25 13:30:16     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/25 13:30:16     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/25 13:30:16     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/25 13:30:16     20s]     RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
[11/25 13:30:16     20s] eee: RC Grid memory allocated = 4320 (6 X 6 X 10 X 12b)
[11/25 13:30:16     20s] Updating RC Grid density data for preRoute extraction ...
[11/25 13:30:16     20s] eee: pegSigSF=1.070000
[11/25 13:30:16     20s] Initializing multi-corner resistance tables ...
[11/25 13:30:16     20s] eee: Grid unit RC data computation started
[11/25 13:30:16     20s] eee: Grid unit RC data computation completed
[11/25 13:30:16     20s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:30:16     20s] {RT RC_corner_25 0 2 10  {4 1} {6 0} {8 0} {9 0} 4}
[11/25 13:30:16     20s] eee: LAM-FP: thresh=1 ; dimX=347.805556 ; dimY=345.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:30:16     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.640700 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.601800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:30:16     20s] eee: NetCapCache creation started. (Current Mem: 1983.125M) 
[11/25 13:30:16     20s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1983.125M) 
[11/25 13:30:16     20s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(50.084000, 49.680000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (5 X 5)
[11/25 13:30:16     20s] eee: Metal Layers Info:
[11/25 13:30:16     20s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:30:16     20s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:30:16     20s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:30:16     20s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:30:16     20s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:30:16     20s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:30:16     20s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:30:16     20s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.044 |  10.27 | V | 0 |  1 |
[11/25 13:30:16     20s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.288 |  0.038 |   7.26 | H | 0 |  1 |
[11/25 13:30:16     20s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.288 |  0.045 |   6.77 | V | 0 |  1 |
[11/25 13:30:16     20s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.384 |  0.039 |   5.20 | H | 0 |  1 |
[11/25 13:30:16     20s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.360 |  0.044 |   4.83 | V | 0 |  1 |
[11/25 13:30:16     20s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.384 |  0.042 |   4.83 | H | 0 |  1 |
[11/25 13:30:16     20s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:30:16     20s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:30:16     20s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/25 13:30:16     20s] *Info: initialize multi-corner CTS.
[11/25 13:30:16     20s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2012.3M, current mem=1868.2M)
[11/25 13:30:16     20s] Reading timing constraints file './dist_sort.ALL.1080.syn.sdc' ...
[11/25 13:30:16     20s] Current (total cpu=0:00:20.8, real=0:06:37, peak res=2233.6M, current mem=2233.6M)
[11/25 13:30:16     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./dist_sort.ALL.1080.syn.sdc, Line 8).
[11/25 13:30:16     20s] 
[11/25 13:30:16     20s] INFO (CTE): Reading of timing constraints file ./dist_sort.ALL.1080.syn.sdc completed, with 1 WARNING
[11/25 13:30:16     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2249.0M, current mem=2249.0M)
[11/25 13:30:16     20s] Current (total cpu=0:00:20.9, real=0:06:37, peak res=2249.0M, current mem=2249.0M)
[11/25 13:30:16     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:30:16     20s] 
[11/25 13:30:16     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/25 13:30:16     20s] Summary for sequential cells identification: 
[11/25 13:30:16     20s]   Identified SBFF number: 17
[11/25 13:30:16     20s]   Identified MBFF number: 0
[11/25 13:30:16     20s]   Identified SB Latch number: 6
[11/25 13:30:16     20s]   Identified MB Latch number: 0
[11/25 13:30:16     20s]   Not identified SBFF number: 0
[11/25 13:30:16     20s]   Not identified MBFF number: 0
[11/25 13:30:16     20s]   Not identified SB Latch number: 0
[11/25 13:30:16     20s]   Not identified MB Latch number: 0
[11/25 13:30:16     20s]   Number of sequential cells which are not FFs: 3
[11/25 13:30:16     20s] Total number of combinational cells: 159
[11/25 13:30:16     20s] Total number of sequential cells: 26
[11/25 13:30:16     20s] Total number of tristate cells: 0
[11/25 13:30:16     20s] Total number of level shifter cells: 0
[11/25 13:30:16     20s] Total number of power gating cells: 0
[11/25 13:30:16     20s] Total number of isolation cells: 0
[11/25 13:30:16     20s] Total number of power switch cells: 0
[11/25 13:30:16     20s] Total number of pulse generator cells: 0
[11/25 13:30:16     20s] Total number of always on buffers: 0
[11/25 13:30:16     20s] Total number of retention cells: 0
[11/25 13:30:16     20s] Total number of physical cells: 0
[11/25 13:30:16     20s] List of usable buffers: BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[11/25 13:30:16     20s] Total number of usable buffers: 14
[11/25 13:30:16     20s] List of unusable buffers:
[11/25 13:30:16     20s] Total number of unusable buffers: 0
[11/25 13:30:16     20s] List of usable inverters: INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[11/25 13:30:16     20s] Total number of usable inverters: 11
[11/25 13:30:16     20s] List of unusable inverters:
[11/25 13:30:16     20s] Total number of unusable inverters: 0
[11/25 13:30:16     20s] List of identified usable delay cells: HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[11/25 13:30:16     20s] Total number of identified usable delay cells: 2
[11/25 13:30:16     20s] List of identified unusable delay cells:
[11/25 13:30:16     20s] Total number of identified unusable delay cells: 0
[11/25 13:30:16     20s] 
[11/25 13:30:16     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/25 13:30:16     20s] 
[11/25 13:30:16     20s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:30:16     20s] 
[11/25 13:30:16     20s] TimeStamp Deleting Cell Server End ...
[11/25 13:30:16     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2268.9M, current mem=2268.8M)
[11/25 13:30:16     20s] 
[11/25 13:30:16     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:30:16     20s] Summary for sequential cells identification: 
[11/25 13:30:16     20s]   Identified SBFF number: 17
[11/25 13:30:16     20s]   Identified MBFF number: 0
[11/25 13:30:16     20s]   Identified SB Latch number: 6
[11/25 13:30:16     20s]   Identified MB Latch number: 0
[11/25 13:30:16     20s]   Not identified SBFF number: 0
[11/25 13:30:16     20s]   Not identified MBFF number: 0
[11/25 13:30:16     20s]   Not identified SB Latch number: 0
[11/25 13:30:16     20s]   Not identified MB Latch number: 0
[11/25 13:30:16     20s]   Number of sequential cells which are not FFs: 3
[11/25 13:30:16     20s]  Visiting view : default_setup_view
[11/25 13:30:16     20s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:30:16     20s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:30:16     20s]  Visiting view : default_hold_view
[11/25 13:30:16     20s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:30:16     20s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:30:16     20s] TLC MultiMap info (StdDelay):
[11/25 13:30:16     20s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:30:16     20s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:30:16     20s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:30:16     20s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:30:16     20s]  Setting StdDelay to: 4.2ps
[11/25 13:30:16     20s] 
[11/25 13:30:16     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:30:16     20s] 
[11/25 13:30:16     20s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:30:16     20s] 
[11/25 13:30:16     20s] TimeStamp Deleting Cell Server End ...
[11/25 13:30:16     20s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:30:44     20s] <CMD> floorPlan -site coreSite -r 1 0.6 5 5 5 5
[11/25 13:30:44     20s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :5.04
[11/25 13:30:44     20s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.04
[11/25 13:30:44     20s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :5.04
[11/25 13:30:44     20s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.04
[11/25 13:30:44     20s] Adjusting core size to PlacementGrid : width :54.864 height : 52.992
[11/25 13:30:44     20s] Start create_tracks
[11/25 13:30:44     20s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/25 13:30:44     21s] <CMD> setDontUse asap7sc7p5t_22b_SEQ_RVT_TT_170906/*x2_ASAP7_75t_R true
[11/25 13:30:44     21s] <CMD> setDontUse asap7sc7p5t_22b_INVBUF_RVT_TT_170906/BUFx16f_ASAP7_75t_R true
[11/25 13:30:44     21s] <CMD> add_tracks -honor_pitch
[11/25 13:30:44     21s] Start create_tracks
[11/25 13:30:44     21s] <CMD> clearGlobalNets
[11/25 13:30:44     21s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -module {}
[11/25 13:30:44     21s] <CMD> globalNetConnect vss -type pgpin -pin VSS -inst * -module {}
[11/25 13:30:50     21s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_R -cellInterval 50 -inRowOffset 10.564 -prefix WELLTAP
[11/25 13:30:50     21s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:2277.3M, EPOCH TIME: 1732559450.006381
[11/25 13:30:50     21s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2277.3M, EPOCH TIME: 1732559450.006524
[11/25 13:30:50     21s] Processing tracks to init pin-track alignment.
[11/25 13:30:50     21s] z: 1, totalTracks: 1
[11/25 13:30:50     21s] z: 3, totalTracks: 1
[11/25 13:30:50     21s] z: 5, totalTracks: 1
[11/25 13:30:50     21s] z: 7, totalTracks: 1
[11/25 13:30:50     21s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:30:50     21s] Cell dist_sort LLGs are deleted
[11/25 13:30:50     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:30:50     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:30:50     21s] # Building dist_sort llgBox search-tree.
[11/25 13:30:50     21s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2277.3M, EPOCH TIME: 1732559450.014182
[11/25 13:30:50     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:30:50     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:30:50     21s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2277.3M, EPOCH TIME: 1732559450.014339
[11/25 13:30:50     21s] Max number of tech site patterns supported in site array is 256.
[11/25 13:30:50     21s] **WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
[11/25 13:30:50     21s] Type 'man IMPSP-362' for more detail.
[11/25 13:30:50     21s] Core basic site is coreSite
[11/25 13:30:50     21s] DP-Init: Signature of floorplan is cd42d5c1d7bd1000. Signature of routing blockage is 0.
[11/25 13:30:50     21s] After signature check, allow fast init is false, keep pre-filter is false.
[11/25 13:30:50     21s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/25 13:30:50     21s] Use non-trimmed site array because memory saving is not enough.
[11/25 13:30:50     21s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:30:50     21s] SiteArray: use 65,536 bytes
[11/25 13:30:50     21s] SiteArray: current memory after site array memory allocation 2277.4M
[11/25 13:30:50     21s] SiteArray: FP blocked sites are writable
[11/25 13:30:50     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48f931e0): Create thread pool 0x7f2e0e77f4c0.
[11/25 13:30:50     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48f931e0): 0 out of 1 thread pools are available.
[11/25 13:30:50     21s] Keep-away cache is enable on metals: 1-10
[11/25 13:30:50     21s] Estimated cell power/ground rail width = 0.135 um
[11/25 13:30:50     21s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:30:50     21s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:2405.4M, EPOCH TIME: 1732559450.076775
[11/25 13:30:50     21s] Process 0 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:30:50     21s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.000, REAL:0.000, MEM:2405.4M, EPOCH TIME: 1732559450.076880
[11/25 13:30:50     21s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:30:50     21s] Atter site array init, number of instance map data is 0.
[11/25 13:30:50     21s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.006, REAL:0.064, MEM:2405.4M, EPOCH TIME: 1732559450.078633
[11/25 13:30:50     21s] 
[11/25 13:30:50     21s] Scanning PG Shapes for Pre-Colorizing...Done.
[11/25 13:30:50     21s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:30:50     21s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:30:50     21s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.007, REAL:0.065, MEM:2405.4M, EPOCH TIME: 1732559450.079090
[11/25 13:30:50     21s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2405.4M, EPOCH TIME: 1732559450.079121
[11/25 13:30:50     21s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.025, MEM:2405.4M, EPOCH TIME: 1732559450.103671
[11/25 13:30:50     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2405.4MB).
[11/25 13:30:50     21s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.097, MEM:2405.4M, EPOCH TIME: 1732559450.103970
[11/25 13:30:50     21s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.015, REAL:0.098, MEM:2405.4M, EPOCH TIME: 1732559450.103991
[11/25 13:30:50     21s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
[11/25 13:30:50     21s] Type 'man IMPSP-5134' for more detail.
[11/25 13:30:50     21s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
[11/25 13:30:50     21s] Type 'man IMPSP-5134' for more detail.
[11/25 13:30:50     21s] For 98 new insts, OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2405.4M, EPOCH TIME: 1732559450.105934
[11/25 13:30:50     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:30:50     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:30:50     21s] Cell dist_sort LLGs are deleted
[11/25 13:30:50     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:30:50     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:30:50     21s] # Resetting pin-track-align track data.
[11/25 13:30:50     21s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2403.4M, EPOCH TIME: 1732559450.108168
[11/25 13:30:50     21s] Inserted 98 well-taps <TAPCELL_ASAP7_75t_R> cells (prefix WELLTAP).
[11/25 13:30:50     21s] <CMD> saveDesign dist_sort.pre_power.enc
[11/25 13:30:50     21s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:30:50     21s] % Begin save design ... (date=11/25 13:30:50, mem=2294.1M)
[11/25 13:30:50     21s] % Begin Save ccopt configuration ... (date=11/25 13:30:50, mem=2294.1M)
[11/25 13:30:50     21s] % End Save ccopt configuration ... (date=11/25 13:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2295.8M, current mem=2295.8M)
[11/25 13:30:50     21s] % Begin Save netlist data ... (date=11/25 13:30:50, mem=2295.8M)
[11/25 13:30:50     21s] Writing Binary DB to dist_sort.pre_power.enc.dat/dist_sort.v.bin in single-threaded mode...
[11/25 13:30:50     21s] % End Save netlist data ... (date=11/25 13:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2297.1M, current mem=2296.0M)
[11/25 13:30:50     21s] Saving symbol-table file ...
[11/25 13:30:50     21s] Saving congestion map file dist_sort.pre_power.enc.dat/dist_sort.route.congmap.gz ...
[11/25 13:30:50     21s] % Begin Save AAE data ... (date=11/25 13:30:50, mem=2296.3M)
[11/25 13:30:50     21s] Saving AAE Data ...
[11/25 13:30:51     21s] % End Save AAE data ... (date=11/25 13:30:50, total cpu=0:00:00.0, real=0:00:01.0, peak res=2302.5M, current mem=2295.9M)
[11/25 13:30:51     21s] Saving mode setting ...
[11/25 13:30:51     21s] Saving global file ...
[11/25 13:30:51     21s] % Begin Save floorplan data ... (date=11/25 13:30:51, mem=2301.2M)
[11/25 13:30:51     21s] Saving floorplan file ...
[11/25 13:30:51     21s] % End Save floorplan data ... (date=11/25 13:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2301.3M, current mem=2301.3M)
[11/25 13:30:51     21s] Saving PG file dist_sort.pre_power.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:30:51 2024)
[11/25 13:30:51     21s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2383.9M) ***
[11/25 13:30:51     21s] *info - save blackBox cells to lef file dist_sort.pre_power.enc.dat/dist_sort.bbox.lef
[11/25 13:30:51     21s] Saving Drc markers ...
[11/25 13:30:51     21s] ... No Drc file written since there is no markers found.
[11/25 13:30:51     21s] % Begin Save placement data ... (date=11/25 13:30:51, mem=2301.7M)
[11/25 13:30:51     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:30:51     21s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:30:51     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2386.9M) ***
[11/25 13:30:51     21s] % End Save placement data ... (date=11/25 13:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2302.1M, current mem=2302.1M)
[11/25 13:30:51     21s] % Begin Save routing data ... (date=11/25 13:30:51, mem=2302.1M)
[11/25 13:30:51     21s] Saving route file ...
[11/25 13:30:51     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2383.9M) ***
[11/25 13:30:51     21s] % End Save routing data ... (date=11/25 13:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2302.4M, current mem=2302.4M)
[11/25 13:30:51     21s] Saving property file dist_sort.pre_power.enc.dat/dist_sort.prop
[11/25 13:30:51     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2386.9M) ***
[11/25 13:30:51     21s] Saving preRoute extracted patterns in file 'dist_sort.pre_power.enc.dat/dist_sort.techData.gz' ...
[11/25 13:30:51     21s] Saving preRoute extraction data in directory 'dist_sort.pre_power.enc.dat/extraction/' ...
[11/25 13:30:51     21s] eee: Checksum of RC Grid density data=120
[11/25 13:30:52     21s] % Begin Save power constraints data ... (date=11/25 13:30:52, mem=2305.1M)
[11/25 13:30:52     21s] % End Save power constraints data ... (date=11/25 13:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2305.1M, current mem=2305.1M)
[11/25 13:30:52     21s] Generated self-contained design dist_sort.pre_power.enc.dat
[11/25 13:30:53     21s] % End save design ... (date=11/25 13:30:53, total cpu=0:00:00.8, real=0:00:03.0, peak res=2334.4M, current mem=2307.9M)
[11/25 13:30:53     21s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:06     21s] <CMD> addRing -nets {vdd vss } -around default_power_domain -center 1 -width 1.224 -spacing 0.5 -layer {left M1 right M1 bottom M2 top M2} -extend_corner {lb lt rb rt bl tl br tr} -snap_wire_center_to_grid grid
[11/25 13:31:06     21s] % Begin addRing (date=11/25 13:31:06, mem=2307.9M)
[11/25 13:31:06     21s] 
[11/25 13:31:06     21s] 
[11/25 13:31:06     21s] viaInitial starts at Mon Nov 25 13:31:06 2024
viaInitial ends at Mon Nov 25 13:31:06 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2445.2M)
[11/25 13:31:06     21s] Ring generation is complete.
[11/25 13:31:06     21s] vias are now being generated.
[11/25 13:31:06     21s] addRing created 8 wires.
[11/25 13:31:06     21s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/25 13:31:06     21s] +--------+----------------+----------------+
[11/25 13:31:06     21s] |  Layer |     Created    |     Deleted    |
[11/25 13:31:06     21s] +--------+----------------+----------------+
[11/25 13:31:06     21s] |   M1   |        4       |       NA       |
[11/25 13:31:06     21s] |   V1   |        8       |        0       |
[11/25 13:31:06     21s] |   M2   |        4       |       NA       |
[11/25 13:31:06     21s] +--------+----------------+----------------+
[11/25 13:31:06     21s] % End addRing (date=11/25 13:31:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2311.2M, current mem=2311.2M)
[11/25 13:31:06     21s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -nets {vdd vss } -layerChangeRange { M1 M3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 Pad } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 Pad }
[11/25 13:31:06     21s] % Begin sroute (date=11/25 13:31:06, mem=2311.2M)
[11/25 13:31:06     22s] *** Begin SPECIAL ROUTE on Mon Nov 25 13:31:06 2024 ***
[11/25 13:31:06     22s] SPECIAL ROUTE ran on directory: /home/sh2663/asap7_rundir/asic-final/apr
[11/25 13:31:06     22s] SPECIAL ROUTE ran on machine: ecelinux-14.ece.cornell.edu (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 2.29Ghz)
[11/25 13:31:06     22s] 
[11/25 13:31:06     22s] Begin option processing ...
[11/25 13:31:06     22s] srouteConnectPowerBump set to false
[11/25 13:31:06     22s] routeSelectNet set to "vdd vss"
[11/25 13:31:06     22s] routeSpecial set to true
[11/25 13:31:06     22s] srouteBlockPin set to "useLef"
[11/25 13:31:06     22s] srouteBottomLayerLimit set to 1
[11/25 13:31:06     22s] srouteBottomTargetLayerLimit set to 1
[11/25 13:31:06     22s] srouteConnectConverterPin set to false
[11/25 13:31:06     22s] srouteCrossoverViaBottomLayer set to 1
[11/25 13:31:06     22s] srouteCrossoverViaTopLayer set to 10
[11/25 13:31:06     22s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/25 13:31:06     22s] srouteFollowCorePinEnd set to 3
[11/25 13:31:06     22s] srouteJogControl set to "preferWithChanges differentLayer"
[11/25 13:31:06     22s] sroutePadPinAllPorts set to true
[11/25 13:31:06     22s] sroutePreserveExistingRoutes set to true
[11/25 13:31:06     22s] srouteRoutePowerBarPortOnBothDir set to true
[11/25 13:31:06     22s] srouteStopBlockPin set to "nearestTarget"
[11/25 13:31:06     22s] srouteTopLayerLimit set to 3
[11/25 13:31:06     22s] srouteTopTargetLayerLimit set to 10
[11/25 13:31:06     22s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4088.00 megs.
[11/25 13:31:06     22s] 
[11/25 13:31:06     22s] Reading DB technology information...
[11/25 13:31:06     22s] Finished reading DB technology information.
[11/25 13:31:06     22s] Reading floorplan and netlist information...
[11/25 13:31:06     22s] Finished reading floorplan and netlist information.
[11/25 13:31:06     22s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/25 13:31:06     22s] Read in 21 layers, 10 routing layers, 1 overlap layer
[11/25 13:31:06     22s] Read in 1 nondefault rule, 0 used
[11/25 13:31:06     22s] Read in 196 macros, 41 used
[11/25 13:31:06     22s] Read in 138 components
[11/25 13:31:06     22s]   138 core components: 40 unplaced, 0 placed, 98 fixed
[11/25 13:31:06     22s] Read in 16 physical pins
[11/25 13:31:06     22s]   16 physical pins: 0 unplaced, 0 placed, 16 fixed
[11/25 13:31:06     22s] Read in 586 logical pins
[11/25 13:31:06     22s] Read in 586 nets
[11/25 13:31:06     22s] Read in 2 special nets, 2 routed
[11/25 13:31:06     22s] Read in 292 terminals
[11/25 13:31:06     22s] 2 nets selected.
[11/25 13:31:06     22s] 
[11/25 13:31:06     22s] Begin power routing ...
[11/25 13:31:06     22s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:31:06     22s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:31:06     22s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:31:06     22s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/25 13:31:06     22s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/25 13:31:06     22s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/25 13:31:06     22s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/25 13:31:06     22s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
[11/25 13:31:06     22s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/25 13:31:06     22s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/25 13:31:06     22s] Type 'man IMPSR-1256' for more detail.
[11/25 13:31:06     22s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/25 13:31:06     22s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/25 13:31:06     22s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/25 13:31:06     22s] Type 'man IMPSR-1256' for more detail.
[11/25 13:31:06     22s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/25 13:31:06     22s] ### info: trigger incremental cell import ( 196 new cells ).
[11/25 13:31:06     22s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:31:06     22s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:31:06     22s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:31:06     22s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/25 13:31:06     22s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_R does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/25 13:31:06     22s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/25 13:31:06     22s] CPU time for vdd FollowPin 0 seconds
[11/25 13:31:06     22s] CPU time for vss FollowPin 0 seconds
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-32.47, -31.54).
[11/25 13:31:06     22s] Type 'man IMPPP-610' for more detail.
[11/25 13:31:06     22s] **WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
[11/25 13:31:06     22s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:31:06     22s]   Number of IO ports routed: 0
[11/25 13:31:06     22s]   Number of Block ports routed: 0
[11/25 13:31:06     22s]   Number of Stripe ports routed: 0
[11/25 13:31:06     22s]   Number of Core ports routed: 100
[11/25 13:31:06     22s]   Number of Pad ports routed: 0
[11/25 13:31:06     22s]   Number of Power Bump ports routed: 0
[11/25 13:31:06     22s]   Number of Followpin connections: 50
[11/25 13:31:06     22s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 4088.00 megs.
[11/25 13:31:06     22s] 
[11/25 13:31:06     22s] 
[11/25 13:31:06     22s] 
[11/25 13:31:06     22s]  Begin updating DB with routing results ...
[11/25 13:31:06     22s]  Updating DB with 16 io pins ...
[11/25 13:31:06     22s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/25 13:31:06     22s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[11/25 13:31:06     22s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[11/25 13:31:06     22s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 195 out of 195 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[11/25 13:31:06     22s] Type 'man IMPTR-2108' for more detail.
[11/25 13:31:06     22s]  As a result, your trialRoute congestion could be incorrect.
[11/25 13:31:06     22s] Pin and blockage extraction finished
[11/25 13:31:06     22s] 
[11/25 13:31:06     22s] sroute created 200 wires.
[11/25 13:31:06     22s] ViaGen created 100 vias, deleted 0 via to avoid violation.
[11/25 13:31:06     22s] +--------+----------------+----------------+
[11/25 13:31:06     22s] |  Layer |     Created    |     Deleted    |
[11/25 13:31:06     22s] +--------+----------------+----------------+
[11/25 13:31:06     22s] |   M1   |       150      |       NA       |
[11/25 13:31:06     22s] |   V1   |       100      |        0       |
[11/25 13:31:06     22s] |   M2   |       50       |       NA       |
[11/25 13:31:06     22s] +--------+----------------+----------------+
[11/25 13:31:07     22s] % End sroute (date=11/25 13:31:06, total cpu=0:00:00.2, real=0:00:01.0, peak res=2339.6M, current mem=2332.7M)
[11/25 13:31:07     22s] <CMD> saveDesign dist_sort.specialRoute.enc
[11/25 13:31:07     22s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:07     22s] % Begin save design ... (date=11/25 13:31:07, mem=2332.7M)
[11/25 13:31:07     22s] % Begin Save ccopt configuration ... (date=11/25 13:31:07, mem=2332.7M)
[11/25 13:31:07     22s] % End Save ccopt configuration ... (date=11/25 13:31:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2332.7M, current mem=2331.1M)
[11/25 13:31:07     22s] % Begin Save netlist data ... (date=11/25 13:31:07, mem=2331.1M)
[11/25 13:31:07     22s] Writing Binary DB to dist_sort.specialRoute.enc.dat/dist_sort.v.bin in single-threaded mode...
[11/25 13:31:07     22s] % End Save netlist data ... (date=11/25 13:31:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.5M, current mem=2331.5M)
[11/25 13:31:07     22s] Saving symbol-table file ...
[11/25 13:31:07     22s] Saving congestion map file dist_sort.specialRoute.enc.dat/dist_sort.route.congmap.gz ...
[11/25 13:31:08     22s] % Begin Save AAE data ... (date=11/25 13:31:08, mem=2331.5M)
[11/25 13:31:08     22s] Saving AAE Data ...
[11/25 13:31:08     22s] % End Save AAE data ... (date=11/25 13:31:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.5M, current mem=2330.4M)
[11/25 13:31:08     22s] Saving mode setting ...
[11/25 13:31:08     22s] Saving global file ...
[11/25 13:31:08     22s] % Begin Save floorplan data ... (date=11/25 13:31:08, mem=2331.7M)
[11/25 13:31:08     22s] Saving floorplan file ...
[11/25 13:31:08     22s] % End Save floorplan data ... (date=11/25 13:31:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.7M, current mem=2331.7M)
[11/25 13:31:08     22s] Saving PG file dist_sort.specialRoute.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:31:08 2024)
[11/25 13:31:09     22s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2450.1M) ***
[11/25 13:31:09     22s] *info - save blackBox cells to lef file dist_sort.specialRoute.enc.dat/dist_sort.bbox.lef
[11/25 13:31:09     22s] Saving Drc markers ...
[11/25 13:31:09     22s] ... No Drc file written since there is no markers found.
[11/25 13:31:09     22s] % Begin Save placement data ... (date=11/25 13:31:09, mem=2331.7M)
[11/25 13:31:09     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:31:09     22s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:31:09     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2454.1M) ***
[11/25 13:31:09     22s] % End Save placement data ... (date=11/25 13:31:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.9M, current mem=2331.9M)
[11/25 13:31:09     22s] % Begin Save routing data ... (date=11/25 13:31:09, mem=2331.9M)
[11/25 13:31:09     22s] Saving route file ...
[11/25 13:31:09     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2451.1M) ***
[11/25 13:31:09     22s] % End Save routing data ... (date=11/25 13:31:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.9M, current mem=2331.9M)
[11/25 13:31:09     22s] Saving property file dist_sort.specialRoute.enc.dat/dist_sort.prop
[11/25 13:31:09     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2454.1M) ***
[11/25 13:31:09     22s] Saving preRoute extracted patterns in file 'dist_sort.specialRoute.enc.dat/dist_sort.techData.gz' ...
[11/25 13:31:09     22s] Saving preRoute extraction data in directory 'dist_sort.specialRoute.enc.dat/extraction/' ...
[11/25 13:31:09     22s] eee: Checksum of RC Grid density data=120
[11/25 13:31:09     22s] % Begin Save power constraints data ... (date=11/25 13:31:09, mem=2333.5M)
[11/25 13:31:09     22s] % End Save power constraints data ... (date=11/25 13:31:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2333.5M, current mem=2333.5M)
[11/25 13:31:10     22s] Generated self-contained design dist_sort.specialRoute.enc.dat
[11/25 13:31:10     23s] % End save design ... (date=11/25 13:31:10, total cpu=0:00:00.8, real=0:00:03.0, peak res=2362.6M, current mem=2332.8M)
[11/25 13:31:10     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:10     23s] <CMD> setViaGenMode -viarule_preference { M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 }
[11/25 13:31:10     23s] <CMD> setViaGenMode -bar_cut_orientation vertical
[11/25 13:31:10     23s] <CMD> saveDesign dist_sort.power_complete.enc
[11/25 13:31:10     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:10     23s] % Begin save design ... (date=11/25 13:31:10, mem=2332.8M)
[11/25 13:31:10     23s] % Begin Save ccopt configuration ... (date=11/25 13:31:10, mem=2332.8M)
[11/25 13:31:10     23s] % End Save ccopt configuration ... (date=11/25 13:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2333.0M, current mem=2333.0M)
[11/25 13:31:10     23s] % Begin Save netlist data ... (date=11/25 13:31:10, mem=2333.0M)
[11/25 13:31:10     23s] Writing Binary DB to dist_sort.power_complete.enc.dat/dist_sort.v.bin in single-threaded mode...
[11/25 13:31:10     23s] % End Save netlist data ... (date=11/25 13:31:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2333.0M, current mem=2333.0M)
[11/25 13:31:10     23s] Saving symbol-table file ...
[11/25 13:31:10     23s] Saving congestion map file dist_sort.power_complete.enc.dat/dist_sort.route.congmap.gz ...
[11/25 13:31:10     23s] % Begin Save AAE data ... (date=11/25 13:31:10, mem=2333.0M)
[11/25 13:31:10     23s] Saving AAE Data ...
[11/25 13:31:11     23s] % End Save AAE data ... (date=11/25 13:31:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=2333.0M, current mem=2331.8M)
[11/25 13:31:11     23s] Saving mode setting ...
[11/25 13:31:11     23s] Saving global file ...
[11/25 13:31:11     23s] % Begin Save floorplan data ... (date=11/25 13:31:11, mem=2334.9M)
[11/25 13:31:11     23s] Saving floorplan file ...
[11/25 13:31:11     23s] % End Save floorplan data ... (date=11/25 13:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.9M, current mem=2334.9M)
[11/25 13:31:11     23s] Saving PG file dist_sort.power_complete.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:31:11 2024)
[11/25 13:31:11     23s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2472.7M) ***
[11/25 13:31:11     23s] *info - save blackBox cells to lef file dist_sort.power_complete.enc.dat/dist_sort.bbox.lef
[11/25 13:31:11     23s] Saving Drc markers ...
[11/25 13:31:11     23s] ... No Drc file written since there is no markers found.
[11/25 13:31:11     23s] % Begin Save placement data ... (date=11/25 13:31:11, mem=2334.9M)
[11/25 13:31:11     23s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:31:11     23s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:31:11     23s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2475.7M) ***
[11/25 13:31:11     23s] % End Save placement data ... (date=11/25 13:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.9M, current mem=2334.9M)
[11/25 13:31:11     23s] % Begin Save routing data ... (date=11/25 13:31:11, mem=2334.9M)
[11/25 13:31:11     23s] Saving route file ...
[11/25 13:31:11     23s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2472.7M) ***
[11/25 13:31:11     23s] % End Save routing data ... (date=11/25 13:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.9M, current mem=2334.9M)
[11/25 13:31:11     23s] Saving property file dist_sort.power_complete.enc.dat/dist_sort.prop
[11/25 13:31:11     23s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2475.7M) ***
[11/25 13:31:11     23s] Saving preRoute extracted patterns in file 'dist_sort.power_complete.enc.dat/dist_sort.techData.gz' ...
[11/25 13:31:11     23s] Saving preRoute extraction data in directory 'dist_sort.power_complete.enc.dat/extraction/' ...
[11/25 13:31:11     23s] eee: Checksum of RC Grid density data=120
[11/25 13:31:12     23s] % Begin Save power constraints data ... (date=11/25 13:31:11, mem=2336.4M)
[11/25 13:31:12     23s] % End Save power constraints data ... (date=11/25 13:31:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=2336.4M, current mem=2336.4M)
[11/25 13:31:12     23s] Generated self-contained design dist_sort.power_complete.enc.dat
[11/25 13:31:13     23s] % End save design ... (date=11/25 13:31:13, total cpu=0:00:00.8, real=0:00:03.0, peak res=2367.9M, current mem=2336.4M)
[11/25 13:31:13     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:13     23s] <CMD> timeDesign -prePlace
[11/25 13:31:13     23s] *** Time Design ... ***
[11/25 13:31:13     23s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:00:23.9/0:07:33.3 (0.1), mem = 2487.7M
[11/25 13:31:13     23s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:31:13     23s] Set Using Default Delay Limit as 101.
[11/25 13:31:13     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/25 13:31:13     23s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[11/25 13:31:13     23s] Set Default Net Delay as 0 ps.
[11/25 13:31:13     23s] Set Default Net Load as 0 pF. 
[11/25 13:31:13     23s] Set Default Input Pin Transition as 1 ps.
[11/25 13:31:13     23s] INFO: setAnalysisMode clkSrcPath true -> false
[11/25 13:31:13     23s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[11/25 13:31:13     23s] Cell dist_sort LLGs are deleted
[11/25 13:31:13     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:13     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:13     23s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2490.7M, EPOCH TIME: 1732559473.420354
[11/25 13:31:13     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:13     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:13     23s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2490.7M, EPOCH TIME: 1732559473.420503
[11/25 13:31:13     23s] Max number of tech site patterns supported in site array is 256.
[11/25 13:31:13     23s] Core basic site is coreSite
[11/25 13:31:13     23s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:31:13     23s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/25 13:31:13     23s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:31:13     23s] SiteArray: use 65,536 bytes
[11/25 13:31:13     23s] SiteArray: current memory after site array memory allocation 2490.8M
[11/25 13:31:13     23s] SiteArray: FP blocked sites are writable
[11/25 13:31:13     23s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2490.8M, EPOCH TIME: 1732559473.422970
[11/25 13:31:13     23s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:31:13     23s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.001, MEM:2490.8M, EPOCH TIME: 1732559473.424070
[11/25 13:31:13     23s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:31:13     23s] Atter site array init, number of instance map data is 0.
[11/25 13:31:13     23s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.002, REAL:0.004, MEM:2490.8M, EPOCH TIME: 1732559473.424784
[11/25 13:31:13     23s] 
[11/25 13:31:13     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:31:13     23s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:31:13     23s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.006, MEM:2490.8M, EPOCH TIME: 1732559473.425894
[11/25 13:31:13     23s] Cell dist_sort LLGs are deleted
[11/25 13:31:13     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:31:13     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:13     23s] Starting delay calculation for Setup views
[11/25 13:31:13     24s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:31:14     24s] AAE DB initialization (MEM=2527.23 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/25 13:31:14     24s] #################################################################################
[11/25 13:31:14     24s] # Design Stage: PreRoute
[11/25 13:31:14     24s] # Design Name: dist_sort
[11/25 13:31:14     24s] # Design Mode: 90nm
[11/25 13:31:14     24s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:31:14     24s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:31:14     24s] # Signoff Settings: SI Off 
[11/25 13:31:14     24s] #################################################################################
[11/25 13:31:14     24s] Calculate delays in Single mode...
[11/25 13:31:14     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 2547.4M, InitMEM = 2545.4M)
[11/25 13:31:14     24s] Start delay calculation (fullDC) (1 T). (MEM=2341.55)
[11/25 13:31:14     24s] siFlow : Timing analysis mode is single, using late cdB files
[11/25 13:31:14     24s] Start AAE Lib Loading. (MEM=2558.9)
[11/25 13:31:14     24s] End AAE Lib Loading. (MEM=2778.98 CPU=0:00:00.0 Real=0:00:00.0)
[11/25 13:31:14     24s] End AAE Lib Interpolated Model. (MEM=2778.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:31:14     24s] Total number of fetched objects 2143
[11/25 13:31:14     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:31:14     24s] End delay calculation. (MEM=2346.2 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:31:14     24s] End delay calculation (fullDC). (MEM=2337.38 CPU=0:00:00.3 REAL=0:00:00.0)
[11/25 13:31:14     24s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2959.3M) ***
[11/25 13:31:15     24s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:00:24.9 mem=2951.3M)
[11/25 13:31:15     24s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 60.947%
------------------------------------------------------------------

[11/25 13:31:15     24s] Resetting back High Fanout Nets as non-ideal
[11/25 13:31:15     24s] Set Using Default Delay Limit as 1000.
[11/25 13:31:15     24s] Set Default Net Delay as 1000 ps.
[11/25 13:31:15     24s] Set Default Input Pin Transition as 0.1 ps.
[11/25 13:31:15     24s] Set Default Net Load as 0.5 pF. 
[11/25 13:31:15     25s] Reported timing to dir ./timingReports
[11/25 13:31:15     25s] Total CPU time: 1.13 sec
[11/25 13:31:15     25s] Total Real time: 2.0 sec
[11/25 13:31:15     25s] Total Memory Usage: 2885.773438 Mbytes
[11/25 13:31:15     25s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:31:15     25s] *** timeDesign #1 [finish] () : cpu/real = 0:00:01.1/0:00:02.0 (0.6), totSession cpu/real = 0:00:25.0/0:07:35.2 (0.1), mem = 2885.8M
[11/25 13:31:15     25s] 
[11/25 13:31:15     25s] =============================================================================================
[11/25 13:31:15     25s]  Final TAT Report : timeDesign #1                                               23.12-s091_1
[11/25 13:31:15     25s] =============================================================================================
[11/25 13:31:15     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:31:15     25s] ---------------------------------------------------------------------------------------------
[11/25 13:31:15     25s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:31:15     25s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.9 % )     0:00:01.7 /  0:00:01.0    0.6
[11/25 13:31:15     25s] [ UpdateTimingGraph      ]      1   0:00:00.7  (  36.4 % )     0:00:01.6 /  0:00:01.0    0.6
[11/25 13:31:15     25s] [ FullDelayCalc          ]      1   0:00:00.9  (  45.9 % )     0:00:00.9 /  0:00:00.3    0.4
[11/25 13:31:15     25s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.5
[11/25 13:31:15     25s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:31:15     25s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:31:15     25s] [ MISC                   ]          0:00:00.3  (  13.2 % )     0:00:00.3 /  0:00:00.1    0.5
[11/25 13:31:15     25s] ---------------------------------------------------------------------------------------------
[11/25 13:31:15     25s]  timeDesign #1 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.1    0.6
[11/25 13:31:15     25s] ---------------------------------------------------------------------------------------------
[11/25 13:31:15     25s] <CMD> createBasicPathGroups
[11/25 13:31:15     25s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[11/25 13:31:15     25s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/25 13:31:15     25s] <CMD> setPinAssignMode -maxLayer 3
[11/25 13:31:15     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/25 13:31:15     25s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[11/25 13:31:15     25s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/25 13:31:15     25s] <CMD> setDesignMode -topRoutingLayer M3
[11/25 13:31:15     25s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[11/25 13:31:15     25s] <CMD> set_interactive_constraint_modes common
[11/25 13:31:15     25s] <CMD> report_clocks
[11/25 13:31:15     25s] <CMD> setOptMode -usefulSkew false -allEndPoints true -fixHoldAllowSetupTnsDegrade false -fixDrc true -fixFanoutLoad true -fixSISlew true -checkRoutingCongestion true
[11/25 13:31:23     25s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/25 13:31:23     25s] <CMD> setPinAssignMode -pinEditInBatch true
[11/25 13:31:23     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/25 13:31:23     25s] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {clk rst {inp_a[15]} {inp_a[14]} {inp_a[13]} {inp_a[12]} {inp_a[11]} {inp_a[10]} {inp_a[9]} {inp_a[8]} {inp_a[7]} {inp_a[6]} {inp_a[5]} {inp_a[4]} {inp_a[3]} {inp_a[2]} {inp_a[1]} {inp_a[0]} {inp_b[15]} {inp_b[14]} {inp_b[13]} {inp_b[12]} {inp_b[11]} {inp_b[10]} {inp_b[9]} {inp_b[8]} {inp_b[7]} {inp_b[6]} {inp_b[5]} {inp_b[4]} {inp_b[3]} {inp_b[2]} {inp_b[1]} {inp_b[0]} } -snap TRACK
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[15] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[14] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[13] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[12] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[11] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[10] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[9] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[8] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[7] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[6] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[5] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[4] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[3] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[2] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[1] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[0] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_b[15] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_b[14] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_b[13] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin inp_b[12] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (EMS-27):	Message (IMPPTN-1235) has exceeded the current message display limit of 20.
[11/25 13:31:23     25s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:31:23     25s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/25 13:31:23     25s] Successfully spread [2] pins.
[11/25 13:31:23     25s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2887.8M).
[11/25 13:31:23     25s] <CMD> setPinAssignMode -pinEditInBatch false
[11/25 13:31:23     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/25 13:31:23     25s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/25 13:31:23     25s] <CMD> setPinAssignMode -pinEditInBatch true
[11/25 13:31:23     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/25 13:31:23     25s] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {{prod[31]} {prod[30]} {prod[29]} {prod[28]} {prod[27]} {prod[26]} {prod[25]} {prod[24]} {prod[23]} {prod[22]} {prod[21]} {prod[20]} {prod[19]} {prod[18]} {prod[17]} {prod[16]} {prod[15]} {prod[14]} {prod[13]} {prod[12]} {prod[11]} {prod[10]} {prod[9]} {prod[8]} {prod[7]} {prod[6]} {prod[5]} {prod[4]} {prod[3]} {prod[2]} {prod[1]} {prod[0]} } -snap TRACK
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[31] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[30] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[29] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[28] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[27] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[26] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[25] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[24] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[23] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[22] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[21] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[20] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[19] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[18] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[17] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[16] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[15] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[14] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[13] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (IMPPTN-1235):	Cannot find pin prod[12] on partition dist_sort
[11/25 13:31:23     25s] **WARN: (EMS-27):	Message (IMPPTN-1235) has exceeded the current message display limit of 20.
[11/25 13:31:23     25s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:31:23     25s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.

[11/25 13:31:23     25s] <CMD> setPinAssignMode -pinEditInBatch false
[11/25 13:31:23     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/25 13:31:25     25s] <CMD> saveDesign dist_sort.pin.enc
[11/25 13:31:25     25s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:25     25s] % Begin save design ... (date=11/25 13:31:25, mem=2349.7M)
[11/25 13:31:25     25s] % Begin Save ccopt configuration ... (date=11/25 13:31:25, mem=2349.7M)
[11/25 13:31:25     25s] % End Save ccopt configuration ... (date=11/25 13:31:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2350.2M, current mem=2350.2M)
[11/25 13:31:25     25s] % Begin Save netlist data ... (date=11/25 13:31:25, mem=2350.2M)
[11/25 13:31:25     25s] Writing Binary DB to dist_sort.pin.enc.dat/dist_sort.v.bin in single-threaded mode...
[11/25 13:31:25     25s] % End Save netlist data ... (date=11/25 13:31:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2350.2M, current mem=2350.2M)
[11/25 13:31:25     25s] Saving symbol-table file ...
[11/25 13:31:25     25s] Saving congestion map file dist_sort.pin.enc.dat/dist_sort.route.congmap.gz ...
[11/25 13:31:25     25s] % Begin Save AAE data ... (date=11/25 13:31:25, mem=2350.2M)
[11/25 13:31:25     25s] Saving AAE Data ...
[11/25 13:31:25     25s] % End Save AAE data ... (date=11/25 13:31:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2351.2M, current mem=2351.2M)
[11/25 13:31:25     25s] Saving mode setting ...
[11/25 13:31:25     25s] Saving global file ...
[11/25 13:31:25     25s] % Begin Save floorplan data ... (date=11/25 13:31:25, mem=2352.3M)
[11/25 13:31:25     25s] Saving floorplan file ...
[11/25 13:31:26     25s] % End Save floorplan data ... (date=11/25 13:31:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=2352.3M, current mem=2352.3M)
[11/25 13:31:26     25s] Saving PG file dist_sort.pin.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:31:26 2024)
[11/25 13:31:26     25s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2897.3M) ***
[11/25 13:31:26     25s] *info - save blackBox cells to lef file dist_sort.pin.enc.dat/dist_sort.bbox.lef
[11/25 13:31:26     25s] Saving Drc markers ...
[11/25 13:31:26     25s] ... No Drc file written since there is no markers found.
[11/25 13:31:26     25s] % Begin Save placement data ... (date=11/25 13:31:26, mem=2352.3M)
[11/25 13:31:26     25s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:31:26     25s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:31:26     25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2900.3M) ***
[11/25 13:31:26     25s] % End Save placement data ... (date=11/25 13:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2352.5M, current mem=2352.5M)
[11/25 13:31:26     25s] % Begin Save routing data ... (date=11/25 13:31:26, mem=2352.5M)
[11/25 13:31:26     25s] Saving route file ...
[11/25 13:31:26     25s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2897.3M) ***
[11/25 13:31:26     25s] % End Save routing data ... (date=11/25 13:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2352.5M, current mem=2352.5M)
[11/25 13:31:26     25s] Saving property file dist_sort.pin.enc.dat/dist_sort.prop
[11/25 13:31:26     25s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2900.3M) ***
[11/25 13:31:26     25s] Saving preRoute extracted patterns in file 'dist_sort.pin.enc.dat/dist_sort.techData.gz' ...
[11/25 13:31:26     25s] Saving preRoute extraction data in directory 'dist_sort.pin.enc.dat/extraction/' ...
[11/25 13:31:26     25s] eee: Checksum of RC Grid density data=120
[11/25 13:31:26     25s] % Begin Save power constraints data ... (date=11/25 13:31:26, mem=2354.0M)
[11/25 13:31:26     25s] % End Save power constraints data ... (date=11/25 13:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2354.0M, current mem=2354.0M)
[11/25 13:31:26     25s] Generated self-contained design dist_sort.pin.enc.dat
[11/25 13:31:26     25s] % End save design ... (date=11/25 13:31:26, total cpu=0:00:00.8, real=0:00:01.0, peak res=2384.8M, current mem=2352.7M)
[11/25 13:31:26     25s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:36     25s] <CMD> setPlaceMode -place_global_timing_effort high
[11/25 13:31:36     25s] <CMD> setPlaceMode -place_global_reorder_scan false
[11/25 13:31:36     25s] <CMD> setPlaceMode -place_global_cong_effort high
[11/25 13:31:36     25s] <CMD> place_opt_design
[11/25 13:31:36     25s] % Begin place_opt_design (date=11/25 13:31:36, mem=2353.0M)
[11/25 13:31:36     25s] **INFO: User settings:
[11/25 13:31:36     26s] setDesignMode -topRoutingLayer                    M3
[11/25 13:31:36     26s] setDelayCalMode -enable_high_fanout               true
[11/25 13:31:36     26s] setDelayCalMode -enable_ideal_seq_async_pins      false
[11/25 13:31:36     26s] setDelayCalMode -engine                           aae
[11/25 13:31:36     26s] setDelayCalMode -ignoreNetLoad                    true
[11/25 13:31:36     26s] setDelayCalMode -socv_accuracy_mode               low
[11/25 13:31:36     26s] setOptMode -opt_all_end_points                    true
[11/25 13:31:36     26s] setOptMode -opt_consider_routing_congestion       true
[11/25 13:31:36     26s] setOptMode -opt_drv                               true
[11/25 13:31:36     26s] setOptMode -opt_fix_fanout_load                   true
[11/25 13:31:36     26s] setOptMode -opt_hold_allow_setup_tns_degradation  false
[11/25 13:31:36     26s] setOptMode -opt_post_route_fix_si_transitions     true
[11/25 13:31:36     26s] setOptMode -opt_skew                              false
[11/25 13:31:36     26s] setPlaceMode -place_global_cong_effort            high
[11/25 13:31:36     26s] setPlaceMode -place_global_reorder_scan           false
[11/25 13:31:36     26s] setPlaceMode -place_global_timing_effort          high
[11/25 13:31:36     26s] setAnalysisMode -analysisType                     single
[11/25 13:31:36     26s] setAnalysisMode -clkSrcPath                       false
[11/25 13:31:36     26s] setAnalysisMode -clockPropagation                 forcedIdeal
[11/25 13:31:36     26s] setRouteMode -earlyGlobalMaxRouteLayer            3
[11/25 13:31:36     26s] 
[11/25 13:31:36     26s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:00:26.0/0:07:56.4 (0.1), mem = 2914.3M
[11/25 13:31:36     26s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:36     26s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/25 13:31:36     26s] *** Starting GigaPlace ***
[11/25 13:31:36     26s] -earlyGlobalBlockTracks {}                # string, default="", private
[11/25 13:31:36     26s] -earlyGlobalCapacityScreen {}             # string, default="", private
[11/25 13:31:36     26s] There is no track adjustment
[11/25 13:31:36     26s] Starting place_opt_design V2 flow
[11/25 13:31:36     26s] #optDebug: fT-E <X 2 3 1 0>
[11/25 13:31:36     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:2914.3M, EPOCH TIME: 1732559496.422901
[11/25 13:31:36     26s] Processing tracks to init pin-track alignment.
[11/25 13:31:36     26s] z: 1, totalTracks: 1
[11/25 13:31:36     26s] z: 3, totalTracks: 1
[11/25 13:31:36     26s] z: 5, totalTracks: 1
[11/25 13:31:36     26s] z: 7, totalTracks: 1
[11/25 13:31:36     26s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:31:36     26s] Cell dist_sort LLGs are deleted
[11/25 13:31:36     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] # Building dist_sort llgBox search-tree.
[11/25 13:31:36     26s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2918.3M, EPOCH TIME: 1732559496.428256
[11/25 13:31:36     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2918.3M, EPOCH TIME: 1732559496.428666
[11/25 13:31:36     26s] Max number of tech site patterns supported in site array is 256.
[11/25 13:31:36     26s] Core basic site is coreSite
[11/25 13:31:36     26s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:31:36     26s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/25 13:31:36     26s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:31:36     26s] SiteArray: use 65,536 bytes
[11/25 13:31:36     26s] SiteArray: current memory after site array memory allocation 2918.3M
[11/25 13:31:36     26s] SiteArray: FP blocked sites are writable
[11/25 13:31:36     26s] Keep-away cache is enable on metals: 1-10
[11/25 13:31:36     26s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:31:36     26s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2918.3M, EPOCH TIME: 1732559496.431532
[11/25 13:31:36     26s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:31:36     26s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2918.3M, EPOCH TIME: 1732559496.431616
[11/25 13:31:36     26s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:31:36     26s] Atter site array init, number of instance map data is 0.
[11/25 13:31:36     26s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.004, MEM:2918.3M, EPOCH TIME: 1732559496.432366
[11/25 13:31:36     26s] 
[11/25 13:31:36     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:31:36     26s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:31:36     26s] OPERPROF:     Starting CMU at level 3, MEM:2918.3M, EPOCH TIME: 1732559496.433184
[11/25 13:31:36     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2918.3M, EPOCH TIME: 1732559496.433940
[11/25 13:31:36     26s] 
[11/25 13:31:36     26s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:31:36     26s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.006, MEM:2918.3M, EPOCH TIME: 1732559496.434345
[11/25 13:31:36     26s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2918.3M, EPOCH TIME: 1732559496.434564
[11/25 13:31:36     26s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2918.3M, EPOCH TIME: 1732559496.434660
[11/25 13:31:36     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2918.3MB).
[11/25 13:31:36     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2918.3M, EPOCH TIME: 1732559496.435727
[11/25 13:31:36     26s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2918.3M, EPOCH TIME: 1732559496.436075
[11/25 13:31:36     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:31:36     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] Cell dist_sort LLGs are deleted
[11/25 13:31:36     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] # Resetting pin-track-align track data.
[11/25 13:31:36     26s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2918.3M, EPOCH TIME: 1732559496.438532
[11/25 13:31:36     26s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.0/0:07:56.5 (0.1), mem = 2918.3M
[11/25 13:31:36     26s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:36     26s] *** Place Design ... ***
[11/25 13:31:36     26s] no activity file in design. spp won't run.
[11/25 13:31:36     26s] {MMLU 0 0 3225}
[11/25 13:31:36     26s] [oiLAM] Zs 3, 11
[11/25 13:31:36     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.1 mem=2918.3M
[11/25 13:31:36     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.1 mem=2918.3M
[11/25 13:31:36     26s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:31:36     26s] *** Start deleteBufferTree ***
[11/25 13:31:36     26s] Info: Detect buffers to remove automatically.
[11/25 13:31:36     26s] Analyzing netlist ...
[11/25 13:31:36     26s] Updating netlist
[11/25 13:31:36     26s] 
[11/25 13:31:36     26s] *summary: 13 instances (buffers/inverters) removed
[11/25 13:31:36     26s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/25 13:31:36     26s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:31:36     26s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:31:36     26s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2935.1M, EPOCH TIME: 1732559496.704930
[11/25 13:31:36     26s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[11/25 13:31:36     26s]  Deleted 0 physical inst  (cell - / prefix -).
[11/25 13:31:36     26s] Did not delete 98 physical insts as they were marked preplaced.
[11/25 13:31:36     26s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:2935.1M, EPOCH TIME: 1732559496.705724
[11/25 13:31:36     26s] INFO: #ExclusiveGroups=0
[11/25 13:31:36     26s] INFO: There are no Exclusive Groups.
[11/25 13:31:36     26s] No user-set net weight.
[11/25 13:31:36     26s] Net fanout histogram:
[11/25 13:31:36     26s] 2		: 911 (72.2%) nets
[11/25 13:31:36     26s] 3		: 250 (19.8%) nets
[11/25 13:31:36     26s] 4     -	14	: 100 (7.9%) nets
[11/25 13:31:36     26s] 15    -	39	: 0 (0.0%) nets
[11/25 13:31:36     26s] 40    -	79	: 0 (0.0%) nets
[11/25 13:31:36     26s] 80    -	159	: 0 (0.0%) nets
[11/25 13:31:36     26s] 160   -	319	: 0 (0.0%) nets
[11/25 13:31:36     26s] 320   -	639	: 0 (0.0%) nets
[11/25 13:31:36     26s] 640   -	1279	: 0 (0.0%) nets
[11/25 13:31:36     26s] 1280  -	2559	: 0 (0.0%) nets
[11/25 13:31:36     26s] 2560  -	5119	: 0 (0.0%) nets
[11/25 13:31:36     26s] 5120+		: 0 (0.0%) nets
[11/25 13:31:36     26s] no activity file in design. spp won't run.
[11/25 13:31:36     26s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[11/25 13:31:36     26s] Scan chains were not defined.
[11/25 13:31:36     26s] Processing tracks to init pin-track alignment.
[11/25 13:31:36     26s] z: 1, totalTracks: 1
[11/25 13:31:36     26s] z: 3, totalTracks: 1
[11/25 13:31:36     26s] z: 5, totalTracks: 1
[11/25 13:31:36     26s] z: 7, totalTracks: 1
[11/25 13:31:36     26s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:31:36     26s] Cell dist_sort LLGs are deleted
[11/25 13:31:36     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] # Building dist_sort llgBox search-tree.
[11/25 13:31:36     26s] #std cell=1880 (98 fixed + 1782 movable) #buf cell=7 #inv cell=930 #block=0 (0 floating + 0 preplaced)
[11/25 13:31:36     26s] #ioInst=0 #net=1261 #term=3032 #term/net=2.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=340
[11/25 13:31:36     26s] stdCell: 1880 single + 0 double + 0 multi
[11/25 13:31:36     26s] Total standard cell length = 1.6435 (mm), area = 0.0018 (mm^2)
[11/25 13:31:36     26s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2935.1M, EPOCH TIME: 1732559496.714253
[11/25 13:31:36     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:36     26s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2935.1M, EPOCH TIME: 1732559496.714359
[11/25 13:31:36     26s] Max number of tech site patterns supported in site array is 256.
[11/25 13:31:36     26s] Core basic site is coreSite
[11/25 13:31:36     26s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:31:36     26s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/25 13:31:36     26s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:31:36     26s] SiteArray: use 65,536 bytes
[11/25 13:31:36     26s] SiteArray: current memory after site array memory allocation 2935.1M
[11/25 13:31:36     26s] SiteArray: FP blocked sites are writable
[11/25 13:31:36     26s] Keep-away cache is enable on metals: 1-10
[11/25 13:31:36     26s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:31:36     26s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2935.1M, EPOCH TIME: 1732559496.717223
[11/25 13:31:36     26s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:31:36     26s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2935.1M, EPOCH TIME: 1732559496.717539
[11/25 13:31:36     26s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:31:36     26s] Atter site array init, number of instance map data is 0.
[11/25 13:31:36     26s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.003, REAL:0.003, MEM:2935.1M, EPOCH TIME: 1732559496.717856
[11/25 13:31:36     26s] 
[11/25 13:31:36     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:31:36     26s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:31:36     26s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.004, MEM:2935.1M, EPOCH TIME: 1732559496.718560
[11/25 13:31:36     26s] 
[11/25 13:31:36     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:31:36     26s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:31:36     26s] Average module density = 0.605.
[11/25 13:31:36     26s] Density for the design = 0.605.
[11/25 13:31:36     26s]        = stdcell_area 7413 sites (1729 um^2) / alloc_area 12250 sites (2858 um^2).
[11/25 13:31:36     26s] Pin Density = 0.2436.
[11/25 13:31:36     26s]             = total # of pins 3032 / total area 12446.
[11/25 13:31:36     26s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2935.1M, EPOCH TIME: 1732559496.720233
[11/25 13:31:36     26s] Identified 267 spare or floating instances, with no clusters.
[11/25 13:31:36     26s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:2935.1M, EPOCH TIME: 1732559496.720674
[11/25 13:31:36     26s] OPERPROF: Starting pre-place ADS at level 1, MEM:2935.1M, EPOCH TIME: 1732559496.721285
[11/25 13:31:36     26s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2935.1M, EPOCH TIME: 1732559496.722070
[11/25 13:31:36     26s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2935.1M, EPOCH TIME: 1732559496.722116
[11/25 13:31:36     26s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2935.1M, EPOCH TIME: 1732559496.722146
[11/25 13:31:36     26s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2935.1M, EPOCH TIME: 1732559496.722399
[11/25 13:31:36     26s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2935.1M, EPOCH TIME: 1732559496.722425
[11/25 13:31:36     26s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2935.1M, EPOCH TIME: 1732559496.722482
[11/25 13:31:36     26s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2935.1M, EPOCH TIME: 1732559496.722499
[11/25 13:31:36     26s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2935.1M, EPOCH TIME: 1732559496.722741
[11/25 13:31:36     26s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2935.1M, EPOCH TIME: 1732559496.722771
[11/25 13:31:36     26s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2935.1M, EPOCH TIME: 1732559496.722797
[11/25 13:31:36     26s] ADSU 0.605 -> 0.698. site 12250.000 -> 10627.600. GS 8.640
[11/25 13:31:36     26s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.002, REAL:0.003, MEM:2935.1M, EPOCH TIME: 1732559496.723991
[11/25 13:31:36     26s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2922.1M, EPOCH TIME: 1732559496.724989
[11/25 13:31:36     26s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2922.1M, EPOCH TIME: 1732559496.725080
[11/25 13:31:36     26s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2922.1M, EPOCH TIME: 1732559496.725346
[11/25 13:31:36     26s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2922.1M, EPOCH TIME: 1732559496.725371
[11/25 13:31:36     26s] Initial padding reaches pin density 0.625 for top
[11/25 13:31:36     26s] InitPadU 0.698 -> 0.824 for top
[11/25 13:31:36     26s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2922.1M, EPOCH TIME: 1732559496.729854
[11/25 13:31:36     26s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2922.1M, EPOCH TIME: 1732559496.729907
[11/25 13:31:36     26s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2922.1M, EPOCH TIME: 1732559496.730013
[11/25 13:31:36     26s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:2922.1M, EPOCH TIME: 1732559496.730353
[11/25 13:31:36     26s] === lastAutoLevel = 7 
[11/25 13:31:36     26s] Ignore, current top cell is dist_sort.
[11/25 13:31:36     26s] Unignore, current top cell is dist_sort.
[11/25 13:31:36     26s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2922.1M, EPOCH TIME: 1732559496.731260
[11/25 13:31:36     26s] no activity file in design. spp won't run.
[11/25 13:31:36     26s] [spp] 0
[11/25 13:31:36     26s] [adp] 0:1:1:3
[11/25 13:31:36     26s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.001, MEM:2922.1M, EPOCH TIME: 1732559496.731946
[11/25 13:31:36     26s] Ignore, current top cell is dist_sort.
[11/25 13:31:36     26s] Clock gating cells determined by native netlist tracing.
[11/25 13:31:36     26s] no activity file in design. spp won't run.
[11/25 13:31:36     26s] no activity file in design. spp won't run.
[11/25 13:31:36     26s] Unignore, current top cell is dist_sort.
[11/25 13:31:36     26s] OPERPROF: Starting NP-MAIN at level 1, MEM:2922.1M, EPOCH TIME: 1732559496.732441
[11/25 13:31:37     26s] OPERPROF:   Starting NP-Place at level 2, MEM:2938.1M, EPOCH TIME: 1732559497.737330
[11/25 13:31:37     26s] Iteration  1: Total net bbox = 6.185e-13 (5.89e-13 2.91e-14)
[11/25 13:31:37     26s]               Est.  stn bbox = 6.268e-13 (5.98e-13 2.91e-14)
[11/25 13:31:37     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2938.1M
[11/25 13:31:37     26s] Iteration  2: Total net bbox = 6.185e-13 (5.89e-13 2.91e-14)
[11/25 13:31:37     26s]               Est.  stn bbox = 6.268e-13 (5.98e-13 2.91e-14)
[11/25 13:31:37     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2938.1M
[11/25 13:31:37     26s] OPERPROF:     Starting InitSKP at level 3, MEM:2938.1M, EPOCH TIME: 1732559497.742294
[11/25 13:31:37     26s] Ignore, current top cell is dist_sort.
[11/25 13:31:37     26s] 
[11/25 13:31:37     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:31:37     26s] TLC MultiMap info (StdDelay):
[11/25 13:31:37     26s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:31:37     26s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:31:37     26s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:31:37     26s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:31:37     26s]  Setting StdDelay to: 4.2ps
[11/25 13:31:37     26s] 
[11/25 13:31:37     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:31:37     26s] 
[11/25 13:31:37     26s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:31:37     26s] 
[11/25 13:31:37     26s] TimeStamp Deleting Cell Server End ...
[11/25 13:31:37     26s] 
[11/25 13:31:37     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:31:37     26s] TLC MultiMap info (StdDelay):
[11/25 13:31:37     26s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:31:37     26s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:31:37     26s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:31:37     26s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:31:37     26s]  Setting StdDelay to: 4.2ps
[11/25 13:31:37     26s] 
[11/25 13:31:37     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:31:38     27s] 
[11/25 13:31:38     27s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:31:38     27s] 
[11/25 13:31:38     27s] TimeStamp Deleting Cell Server End ...
[11/25 13:31:38     27s] 
[11/25 13:31:38     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:31:38     27s] TLC MultiMap info (StdDelay):
[11/25 13:31:38     27s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:31:38     27s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:31:38     27s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:31:38     27s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:31:38     27s]  Setting StdDelay to: 4.2ps
[11/25 13:31:38     27s] 
[11/25 13:31:38     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:31:39     28s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[11/25 13:31:39     28s] Unignore, current top cell is dist_sort.
[11/25 13:31:39     28s] OPERPROF:     Finished InitSKP at level 3, CPU:1.793, REAL:1.809, MEM:3041.5M, EPOCH TIME: 1732559499.550855
[11/25 13:31:39     28s] exp_mt_sequential is set from setPlaceMode option to 1
[11/25 13:31:39     28s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/25 13:31:39     28s] place_exp_mt_interval set to default 32
[11/25 13:31:39     28s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/25 13:31:39     28s] Iteration  3: Total net bbox = 3.007e+02 (1.61e+02 1.39e+02)
[11/25 13:31:39     28s]               Est.  stn bbox = 3.092e+02 (1.66e+02 1.43e+02)
[11/25 13:31:39     28s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 3043.5M
[11/25 13:31:39     28s] Iteration  4: Total net bbox = 1.397e+01 (6.12e+00 7.85e+00)
[11/25 13:31:39     28s]               Est.  stn bbox = 1.507e+01 (6.55e+00 8.52e+00)
[11/25 13:31:39     28s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3045.7M
[11/25 13:31:40     28s] Iteration  5: Total net bbox = 2.012e+02 (8.75e+01 1.14e+02)
[11/25 13:31:40     28s]               Est.  stn bbox = 2.116e+02 (9.17e+01 1.20e+02)
[11/25 13:31:40     28s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 3045.7M
[11/25 13:31:40     28s] OPERPROF:   Finished NP-Place at level 2, CPU:2.245, REAL:2.318, MEM:3045.7M, EPOCH TIME: 1732559500.055770
[11/25 13:31:40     28s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.253, REAL:3.326, MEM:3045.7M, EPOCH TIME: 1732559500.058661
[11/25 13:31:40     28s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3045.7M, EPOCH TIME: 1732559500.059119
[11/25 13:31:40     28s] Ignore, current top cell is dist_sort.
[11/25 13:31:40     28s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/25 13:31:40     28s] Unignore, current top cell is dist_sort.
[11/25 13:31:40     28s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3045.7M, EPOCH TIME: 1732559500.059773
[11/25 13:31:40     28s] OPERPROF: Starting NP-MAIN at level 1, MEM:3045.7M, EPOCH TIME: 1732559500.060203
[11/25 13:31:40     28s] OPERPROF:   Starting NP-Place at level 2, MEM:3045.7M, EPOCH TIME: 1732559500.064623
[11/25 13:31:40     28s] Iteration  6: Total net bbox = 5.656e+02 (2.74e+02 2.92e+02)
[11/25 13:31:40     28s]               Est.  stn bbox = 5.874e+02 (2.85e+02 3.03e+02)
[11/25 13:31:40     28s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3061.7M
[11/25 13:31:40     28s] OPERPROF:   Finished NP-Place at level 2, CPU:0.318, REAL:0.377, MEM:3061.7M, EPOCH TIME: 1732559500.441468
[11/25 13:31:40     28s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.325, REAL:0.384, MEM:3045.7M, EPOCH TIME: 1732559500.444470
[11/25 13:31:40     28s] Legalizing MH Cells... 0 / 0 (level 4) on dist_sort
[11/25 13:31:40     28s] MH legal: No MH instances from GP
[11/25 13:31:40     28s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/25 13:31:40     28s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3045.7M, DRC: 0)
[11/25 13:31:40     28s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3045.7M, EPOCH TIME: 1732559500.445122
[11/25 13:31:40     28s] Ignore, current top cell is dist_sort.
[11/25 13:31:40     28s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/25 13:31:40     28s] Unignore, current top cell is dist_sort.
[11/25 13:31:40     28s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.001, MEM:3045.7M, EPOCH TIME: 1732559500.445646
[11/25 13:31:40     28s] Ignore, current top cell is dist_sort.
[11/25 13:31:40     28s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3045.7M, EPOCH TIME: 1732559500.446040
[11/25 13:31:40     28s] Starting Early Global Route rough congestion estimation: mem = 3045.7M
[11/25 13:31:40     28s] (I)      Initializing eGR engine (rough)
[11/25 13:31:40     28s] Set min layer with default ( 2 )
[11/25 13:31:40     28s] Set max layer with parameter ( 3 )
[11/25 13:31:40     28s] (I)      clean place blk overflow:
[11/25 13:31:40     28s] (I)      H : enabled 0.60 0
[11/25 13:31:40     28s] (I)      V : enabled 0.60 0
[11/25 13:31:40     28s] (I)      Initializing eGR engine (rough)
[11/25 13:31:40     28s] Set min layer with default ( 2 )
[11/25 13:31:40     28s] Set max layer with parameter ( 3 )
[11/25 13:31:40     28s] (I)      clean place blk overflow:
[11/25 13:31:40     28s] (I)      H : enabled 0.60 0
[11/25 13:31:40     28s] (I)      V : enabled 0.60 0
[11/25 13:31:40     28s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.95 MB )
[11/25 13:31:40     28s] (I)      Running eGR Rough flow
[11/25 13:31:40     28s] (I)      # wire layers (front) : 11
[11/25 13:31:40     28s] (I)      # wire layers (back)  : 0
[11/25 13:31:40     28s] (I)      min wire layer : 1
[11/25 13:31:40     28s] (I)      max wire layer : 10
[11/25 13:31:40     28s] (I)      # cut layers (front) : 10
[11/25 13:31:40     28s] (I)      # cut layers (back)  : 0
[11/25 13:31:40     28s] (I)      min cut layer : 1
[11/25 13:31:40     28s] (I)      max cut layer : 9
[11/25 13:31:40     28s] (I)      ================================ Layers ================================
[11/25 13:31:40     28s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:31:40     28s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/25 13:31:40     28s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:31:40     28s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:31:40     28s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:31:40     28s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:31:40     28s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:31:40     28s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:31:40     28s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:31:40     28s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:31:40     28s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:31:40     28s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:31:40     28s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/25 13:31:40     28s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/25 13:31:40     28s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:31:40     28s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/25 13:31:40     28s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/25 13:31:40     28s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/25 13:31:40     28s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/25 13:31:40     28s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:31:40     28s] (I)      Started Import and model ( Curr Mem: 2.95 MB )
[11/25 13:31:40     28s] (I)      == Non-default Options ==
[11/25 13:31:40     28s] (I)      Print mode                                         : 2
[11/25 13:31:40     28s] (I)      Stop if highly congested                           : false
[11/25 13:31:40     28s] (I)      Local connection modeling                          : true
[11/25 13:31:40     28s] (I)      Maximum routing layer                              : 3
[11/25 13:31:40     28s] (I)      Top routing layer                                  : 3
[11/25 13:31:40     28s] (I)      Assign partition pins                              : false
[11/25 13:31:40     28s] (I)      Support large GCell                                : true
[11/25 13:31:40     28s] (I)      Number of threads                                  : 1
[11/25 13:31:40     28s] (I)      Number of rows per GCell                           : 4
[11/25 13:31:40     28s] (I)      Max num rows per GCell                             : 32
[11/25 13:31:40     28s] (I)      Route tie net to shape                             : auto
[11/25 13:31:40     28s] (I)      Method to set GCell size                           : row
[11/25 13:31:40     28s] (I)      Tie hi/lo max distance                             : 10.800000
[11/25 13:31:40     28s] (I)      Counted 316 PG shapes. eGR will not process PG shapes layer by layer.
[11/25 13:31:40     28s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:31:40     28s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:31:40     28s] (I)      ============== Pin Summary ==============
[11/25 13:31:40     28s] (I)      +-------+--------+---------+------------+
[11/25 13:31:40     28s] (I)      | Layer | # pins | % total |      Group |
[11/25 13:31:40     28s] (I)      +-------+--------+---------+------------+
[11/25 13:31:40     28s] (I)      |     1 |   2672 |   99.26 |        Pin |
[11/25 13:31:40     28s] (I)      |     2 |     20 |    0.74 | Pin access |
[11/25 13:31:40     28s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/25 13:31:40     28s] (I)      |     4 |      0 |    0.00 |      Other |
[11/25 13:31:40     28s] (I)      |     5 |      0 |    0.00 |      Other |
[11/25 13:31:40     28s] (I)      |     6 |      0 |    0.00 |      Other |
[11/25 13:31:40     28s] (I)      |     7 |      0 |    0.00 |      Other |
[11/25 13:31:40     28s] (I)      |     8 |      0 |    0.00 |      Other |
[11/25 13:31:40     28s] (I)      |     9 |      0 |    0.00 |      Other |
[11/25 13:31:40     28s] (I)      |    10 |      0 |    0.00 |      Other |
[11/25 13:31:40     28s] (I)      +-------+--------+---------+------------+
[11/25 13:31:40     28s] (I)      Custom ignore net properties:
[11/25 13:31:40     28s] (I)      1 : NotLegal
[11/25 13:31:40     28s] (I)      Default ignore net properties:
[11/25 13:31:40     28s] (I)      1 : Special
[11/25 13:31:40     28s] (I)      2 : Analog
[11/25 13:31:40     28s] (I)      3 : Fixed
[11/25 13:31:40     28s] (I)      4 : Skipped
[11/25 13:31:40     28s] (I)      5 : MixedSignal
[11/25 13:31:40     28s] (I)      Prerouted net properties:
[11/25 13:31:40     28s] (I)      1 : NotLegal
[11/25 13:31:40     28s] (I)      2 : Special
[11/25 13:31:40     28s] (I)      3 : Analog
[11/25 13:31:40     28s] (I)      4 : Fixed
[11/25 13:31:40     28s] (I)      5 : Skipped
[11/25 13:31:40     28s] (I)      6 : MixedSignal
[11/25 13:31:40     28s] (I)      Early global route reroute all routable nets
[11/25 13:31:40     28s] (I)      Use row-based GCell size
[11/25 13:31:40     28s] (I)      Use row-based GCell align
[11/25 13:31:40     28s] (I)      layer 0 area = 170496
[11/25 13:31:40     28s] (I)      layer 1 area = 170496
[11/25 13:31:40     28s] (I)      layer 2 area = 170496
[11/25 13:31:40     28s] (I)      GCell unit size   : 4320
[11/25 13:31:40     28s] (I)      GCell multiplier  : 4
[11/25 13:31:40     28s] (I)      GCell row height  : 4320
[11/25 13:31:40     28s] (I)      Actual row height : 4320
[11/25 13:31:40     28s] (I)      GCell align ref   : 20160 20160
[11/25 13:31:40     28s] (I)      Track table information for default rule: 
[11/25 13:31:40     28s] (I)      M1 has single uniform track structure
[11/25 13:31:40     28s] (I)      M2 has non-uniform track structure
[11/25 13:31:40     28s] (I)      M3 has single uniform track structure
[11/25 13:31:40     28s] (I)      M4 has single uniform track structure
[11/25 13:31:40     28s] (I)      M5 has single uniform track structure
[11/25 13:31:40     28s] (I)      M6 has single uniform track structure
[11/25 13:31:40     28s] (I)      M7 has single uniform track structure
[11/25 13:31:40     28s] (I)      M8 has single uniform track structure
[11/25 13:31:40     28s] (I)      M9 has single uniform track structure
[11/25 13:31:40     28s] (I)      Pad has single uniform track structure
[11/25 13:31:40     28s] (I)      ============== Default via ===============
[11/25 13:31:40     28s] (I)      +---+------------------+-----------------+
[11/25 13:31:40     28s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/25 13:31:40     28s] (I)      +---+------------------+-----------------+
[11/25 13:31:40     28s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/25 13:31:40     28s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/25 13:31:40     28s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/25 13:31:40     28s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/25 13:31:40     28s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/25 13:31:40     28s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/25 13:31:40     28s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/25 13:31:40     28s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/25 13:31:40     28s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/25 13:31:40     28s] (I)      +---+------------------+-----------------+
[11/25 13:31:40     28s] (I)      Design has 0 placement macros with 0 shapes. 
[11/25 13:31:40     28s] (I)      Read 162 PG shapes
[11/25 13:31:40     28s] (I)      Read 0 clock shapes
[11/25 13:31:40     28s] (I)      Read 0 other shapes
[11/25 13:31:40     28s] (I)      #Routing Blockages  : 0
[11/25 13:31:40     28s] (I)      #Bump Blockages     : 0
[11/25 13:31:40     28s] (I)      #Instance Blockages : 60
[11/25 13:31:40     28s] (I)      #PG Blockages       : 162
[11/25 13:31:40     28s] (I)      #Halo Blockages     : 0
[11/25 13:31:40     28s] (I)      #Boundary Blockages : 0
[11/25 13:31:40     28s] (I)      #Clock Blockages    : 0
[11/25 13:31:40     28s] (I)      #Other Blockages    : 0
[11/25 13:31:40     28s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/25 13:31:40     28s] (I)      #prerouted nets         : 0
[11/25 13:31:40     28s] (I)      #prerouted special nets : 0
[11/25 13:31:40     28s] (I)      #prerouted wires        : 0
[11/25 13:31:40     28s] (I)      Read 952 nets ( ignored 0 )
[11/25 13:31:40     28s] (I)        Front-side 952 ( ignored 0 )
[11/25 13:31:40     28s] (I)        Back-side  0 ( ignored 0 )
[11/25 13:31:40     28s] (I)        Both-side  0 ( ignored 0 )
[11/25 13:31:40     28s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_685J1_127_2455_n945
[11/25 13:31:40     28s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_685J1_127_2455_n876
[11/25 13:31:40     28s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 3) : DP_OP_685J1_127_2455_n715
[11/25 13:31:40     28s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : n4778
[11/25 13:31:40     28s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : n5647
[11/25 13:31:40     28s] (I)      dcls route internal nets
[11/25 13:31:40     28s] (I)      dcls route interface nets
[11/25 13:31:40     28s] (I)      dcls route common nets
[11/25 13:31:40     28s] (I)      dcls route top nets
[11/25 13:31:40     28s] (I)      Reading macro buffers
[11/25 13:31:40     28s] (I)      Number of macro buffers: 0
[11/25 13:31:40     28s] (I)      early_global_route_priority property id does not exist.
[11/25 13:31:40     28s] (I)      Read Num Blocks=222  Num Prerouted Wires=0  Num CS=0
[11/25 13:31:40     28s] (I)      Layer 1 (H) : #blockages 222 : #preroutes 0
[11/25 13:31:40     28s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/25 13:31:40     28s] (I)      Number of ignored nets                =      0
[11/25 13:31:40     28s] (I)      Number of connected nets              =      0
[11/25 13:31:40     28s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/25 13:31:40     28s] (I)      Number of clock nets                  =      0.  Ignored: No
[11/25 13:31:40     28s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/25 13:31:40     28s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/25 13:31:40     28s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/25 13:31:40     28s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/25 13:31:40     28s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/25 13:31:40     28s] (I)      Ndr track 0 does not exist
[11/25 13:31:40     28s] (I)      ---------------------Grid Graph Info--------------------
[11/25 13:31:40     28s] (I)      Routing area        : (0, 0) - (259776, 252288)
[11/25 13:31:40     28s] (I)      Core area           : (20160, 20160) - (239616, 231840)
[11/25 13:31:40     28s] (I)      Site width          :   864  (dbu)
[11/25 13:31:40     28s] (I)      Row height          :  4320  (dbu)
[11/25 13:31:40     28s] (I)      GCell row height    :  4320  (dbu)
[11/25 13:31:40     28s] (I)      GCell width         : 17280  (dbu)
[11/25 13:31:40     28s] (I)      GCell height        : 17280  (dbu)
[11/25 13:31:40     28s] (I)      Grid                :    15    15     3
[11/25 13:31:40     28s] (I)      Layer numbers       :     1     2     3
[11/25 13:31:40     28s] (I)      Layer name         :    M1    M2    M3
[11/25 13:31:40     28s] (I)      Vertical capacity   :     0     0 17280
[11/25 13:31:40     28s] (I)      Horizontal capacity :     0 17280     0
[11/25 13:31:40     28s] (I)      Default wire width  :   288   288   288
[11/25 13:31:40     28s] (I)      Default wire space  :   288   288   288
[11/25 13:31:40     28s] (I)      Default wire pitch  :   576   576   576
[11/25 13:31:40     28s] (I)      Default pitch size  :   576   576   576
[11/25 13:31:40     28s] (I)      First track coord   :   576  2880   576
[11/25 13:31:40     28s] (I)      Num tracks per GCell: 30.00 30.00 30.00
[11/25 13:31:40     28s] (I)      Total num of tracks :   450   405   450
[11/25 13:31:40     28s] (I)      --------------------------------------------------------
[11/25 13:31:40     28s] 
[11/25 13:31:40     28s] (I)      ============ Routing rule table ============
[11/25 13:31:40     28s] (I)      Rule id: 0  Rule name: (Default)  Nets: 947
[11/25 13:31:40     28s] (I)      ========================================
[11/25 13:31:40     28s] (I)      
[11/25 13:31:40     28s] (I)      ==== NDR : (Default) ====
[11/25 13:31:40     28s] (I)      +--------------+--------+
[11/25 13:31:40     28s] (I)      |           ID |      0 |
[11/25 13:31:40     28s] (I)      |      Default |    yes |
[11/25 13:31:40     28s] (I)      |  Clk Special |     no |
[11/25 13:31:40     28s] (I)      | Hard spacing |     no |
[11/25 13:31:40     28s] (I)      |    NDR track | (none) |
[11/25 13:31:40     28s] (I)      |      NDR via | (none) |
[11/25 13:31:40     28s] (I)      |  Extra space |      0 |
[11/25 13:31:40     28s] (I)      |      Shields |      0 |
[11/25 13:31:40     28s] (I)      |   Demand (H) |      1 |
[11/25 13:31:40     28s] (I)      |   Demand (V) |      1 |
[11/25 13:31:40     28s] (I)      |        #Nets |    947 |
[11/25 13:31:40     28s] (I)      +--------------+--------+
[11/25 13:31:40     28s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:31:40     28s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/25 13:31:40     28s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:31:40     28s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:31:40     28s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:31:40     28s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:31:40     28s] (I)      =============== Blocked Tracks ===============
[11/25 13:31:40     28s] (I)      +-------+---------+----------+---------------+
[11/25 13:31:40     28s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/25 13:31:40     28s] (I)      +-------+---------+----------+---------------+
[11/25 13:31:40     28s] (I)      |     1 |       0 |        0 |         0.00% |
[11/25 13:31:40     28s] (I)      |     2 |    6075 |      734 |        12.08% |
[11/25 13:31:40     28s] (I)      |     3 |    6750 |        0 |         0.00% |
[11/25 13:31:40     28s] (I)      +-------+---------+----------+---------------+
[11/25 13:31:40     28s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2.95 MB )
[11/25 13:31:40     28s] (I)      Reset routing kernel
[11/25 13:31:40     28s] (I)      numLocalWires=2290  numGlobalNetBranches=151  numLocalNetBranches=1106
[11/25 13:31:40     28s] (I)      totalPins=2372  totalGlobalPin=328 (13.83%)
[11/25 13:31:40     28s] (I)      total 2D Cap : 12145 = (5395 H, 6750 V)
[11/25 13:31:40     28s] (I)      total 2D Demand : 601 = (601 H, 0 V)
[11/25 13:31:40     28s] (I)      init route region map
[11/25 13:31:40     28s] (I)      #blocked GCells = 0
[11/25 13:31:40     28s] (I)      #regions = 1
[11/25 13:31:40     28s] (I)      init safety region map
[11/25 13:31:40     28s] (I)      #blocked GCells = 0
[11/25 13:31:40     28s] (I)      #regions = 1
[11/25 13:31:40     28s] (I)      
[11/25 13:31:40     28s] (I)      ============  Phase 1a Route ============
[11/25 13:31:40     28s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/25 13:31:40     28s] (I)      Usage: 173 = (110 H, 63 V) = (2.04% H, 0.93% V) = (4.752e+02um H, 2.722e+02um V)
[11/25 13:31:40     28s] (I)      
[11/25 13:31:40     28s] (I)      ============  Phase 1b Route ============
[11/25 13:31:40     28s] (I)      Usage: 173 = (110 H, 63 V) = (2.04% H, 0.93% V) = (4.752e+02um H, 2.722e+02um V)
[11/25 13:31:40     28s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/25 13:31:40     28s] 
[11/25 13:31:40     28s] (I)      Updating congestion map
[11/25 13:31:40     28s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/25 13:31:40     28s] (I)      Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2.95 MB )
[11/25 13:31:40     28s] Finished Early Global Route rough congestion estimation: mem = 3041.7M
[11/25 13:31:40     28s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.022, REAL:0.038, MEM:3041.7M, EPOCH TIME: 1732559500.483550
[11/25 13:31:40     28s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/25 13:31:40     28s] Unignore, current top cell is dist_sort.
[11/25 13:31:40     28s] OPERPROF: Starting CDPad at level 1, MEM:3041.7M, EPOCH TIME: 1732559500.484198
[11/25 13:31:40     28s] CDPadU 0.821 -> 0.821. R=0.695, N=1782, GS=4.320
[11/25 13:31:40     28s] OPERPROF: Finished CDPad at level 1, CPU:0.005, REAL:0.006, MEM:3041.7M, EPOCH TIME: 1732559500.490067
[11/25 13:31:40     28s] OPERPROF: Starting NP-MAIN at level 1, MEM:3041.7M, EPOCH TIME: 1732559500.490340
[11/25 13:31:40     28s] OPERPROF:   Starting NP-Place at level 2, MEM:3041.7M, EPOCH TIME: 1732559500.495125
[11/25 13:31:40     28s] OPERPROF:   Finished NP-Place at level 2, CPU:0.005, REAL:0.006, MEM:3045.3M, EPOCH TIME: 1732559500.500682
[11/25 13:31:40     28s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.013, REAL:0.013, MEM:3045.3M, EPOCH TIME: 1732559500.503438
[11/25 13:31:40     28s] Global placement CDP skipped at cutLevel 7.
[11/25 13:31:40     28s] Iteration  7: Total net bbox = 2.191e+04 (1.13e+04 1.06e+04)
[11/25 13:31:40     28s]               Est.  stn bbox = 2.194e+04 (1.13e+04 1.06e+04)
[11/25 13:31:40     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3045.3M
[11/25 13:31:40     28s] Ignore, current top cell is dist_sort.
[11/25 13:31:40     29s] End AAE Lib Interpolated Model. (MEM=3068.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:31:40     29s] Total number of fetched objects 2130
[11/25 13:31:40     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:31:40     29s] End delay calculation. (MEM=2491.78 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:31:40     29s] nrCritNet: 0.00% ( 0 / 1261 ) cutoffSlk: 214748364.7ps stdDelay: 4.2ps
[11/25 13:31:40     29s] nrCritNet: 0.00% ( 0 / 1261 ) cutoffSlk: 214748364.7ps stdDelay: 4.2ps
[11/25 13:31:40     29s] Unignore, current top cell is dist_sort.
[11/25 13:31:40     29s] Iteration  8: Total net bbox = 2.191e+04 (1.13e+04 1.06e+04)
[11/25 13:31:40     29s]               Est.  stn bbox = 2.194e+04 (1.13e+04 1.06e+04)
[11/25 13:31:40     29s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3094.6M
[11/25 13:31:40     29s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3094.6M, EPOCH TIME: 1732559500.848351
[11/25 13:31:40     29s] Ignore, current top cell is dist_sort.
[11/25 13:31:40     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/25 13:31:40     29s] Unignore, current top cell is dist_sort.
[11/25 13:31:40     29s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3094.6M, EPOCH TIME: 1732559500.848912
[11/25 13:31:40     29s] Legalizing MH Cells... 0 / 0 (level 7) on dist_sort
[11/25 13:31:40     29s] MH legal: No MH instances from GP
[11/25 13:31:40     29s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/25 13:31:40     29s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3094.6M, DRC: 0)
[11/25 13:31:40     29s] OPERPROF: Starting NP-MAIN at level 1, MEM:3094.6M, EPOCH TIME: 1732559500.849043
[11/25 13:31:40     29s] OPERPROF:   Starting NP-Place at level 2, MEM:3110.6M, EPOCH TIME: 1732559500.853900
[11/25 13:31:41     30s] GP RA stats: MHOnly 0 nrInst 1782 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/25 13:31:42     30s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3142.6M, EPOCH TIME: 1732559502.122052
[11/25 13:31:42     30s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3142.6M, EPOCH TIME: 1732559502.122263
[11/25 13:31:42     30s] Iteration  9: Total net bbox = 9.061e+02 (4.72e+02 4.34e+02)
[11/25 13:31:42     30s]               Est.  stn bbox = 9.349e+02 (4.87e+02 4.48e+02)
[11/25 13:31:42     30s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 3085.6M
[11/25 13:31:42     30s] OPERPROF:   Finished NP-Place at level 2, CPU:1.124, REAL:1.270, MEM:3085.6M, EPOCH TIME: 1732559502.124309
[11/25 13:31:42     30s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.131, REAL:1.278, MEM:3069.6M, EPOCH TIME: 1732559502.127487
[11/25 13:31:42     30s] Iteration 10: Total net bbox = 2.217e+04 (1.14e+04 1.07e+04)
[11/25 13:31:42     30s]               Est.  stn bbox = 2.220e+04 (1.14e+04 1.08e+04)
[11/25 13:31:42     30s]               cpu = 0:00:01.1 real = 0:00:02.0 mem = 3069.6M
[11/25 13:31:42     30s] [adp] clock
[11/25 13:31:42     30s] [adp] weight, nr nets, wire length
[11/25 13:31:42     30s] [adp]      0        0  0.000000
[11/25 13:31:42     30s] [adp] data
[11/25 13:31:42     30s] [adp] weight, nr nets, wire length
[11/25 13:31:42     30s] [adp]      0     1261  22166.813250
[11/25 13:31:42     30s] [adp] 0.000000|0.000000|0.000000
[11/25 13:31:42     30s] Iteration 11: Total net bbox = 2.217e+04 (1.14e+04 1.07e+04)
[11/25 13:31:42     30s]               Est.  stn bbox = 2.220e+04 (1.14e+04 1.08e+04)
[11/25 13:31:42     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3069.6M
[11/25 13:31:42     30s] Clear WL Bound Manager after Global Placement... 
[11/25 13:31:42     30s] Finished Global Placement (cpu=0:00:04.1, real=0:00:06.0, mem=3069.6M)
[11/25 13:31:42     30s] Keep Tdgp Graph and DB for later use
[11/25 13:31:42     30s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[11/25 13:31:42     30s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3069.6M, EPOCH TIME: 1732559502.132527
[11/25 13:31:42     30s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3069.6M, EPOCH TIME: 1732559502.132545
[11/25 13:31:42     30s] Ignore, current top cell is dist_sort.
[11/25 13:31:42     30s] Saved padding area to DB
[11/25 13:31:42     30s] Cell dist_sort LLGs are deleted
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] # Resetting pin-track-align track data.
[11/25 13:31:42     30s] Solver runtime cpu: 0:00:01.9 real: 0:00:02.1
[11/25 13:31:42     30s] Core Placement runtime cpu: 0:00:03.7 real: 0:00:06.0
[11/25 13:31:42     30s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3069.6M, EPOCH TIME: 1732559502.136103
[11/25 13:31:42     30s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3069.6M, EPOCH TIME: 1732559502.136178
[11/25 13:31:42     30s] Processing tracks to init pin-track alignment.
[11/25 13:31:42     30s] z: 1, totalTracks: 1
[11/25 13:31:42     30s] z: 3, totalTracks: 1
[11/25 13:31:42     30s] z: 5, totalTracks: 1
[11/25 13:31:42     30s] z: 7, totalTracks: 1
[11/25 13:31:42     30s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:31:42     30s] Cell dist_sort LLGs are deleted
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] # Building dist_sort llgBox search-tree.
[11/25 13:31:42     30s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3069.6M, EPOCH TIME: 1732559502.140080
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3069.6M, EPOCH TIME: 1732559502.140228
[11/25 13:31:42     30s] Max number of tech site patterns supported in site array is 256.
[11/25 13:31:42     30s] Core basic site is coreSite
[11/25 13:31:42     30s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:31:42     30s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:31:42     30s] Fast DP-INIT is on for default
[11/25 13:31:42     30s] Keep-away cache is enable on metals: 1-10
[11/25 13:31:42     30s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:31:42     30s] Atter site array init, number of instance map data is 0.
[11/25 13:31:42     30s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.002, REAL:0.004, MEM:3069.6M, EPOCH TIME: 1732559502.143733
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:31:42     30s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:31:42     30s] OPERPROF:       Starting CMU at level 4, MEM:3069.6M, EPOCH TIME: 1732559502.144991
[11/25 13:31:42     30s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3069.6M, EPOCH TIME: 1732559502.145522
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:31:42     30s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.003, REAL:0.006, MEM:3069.6M, EPOCH TIME: 1732559502.145919
[11/25 13:31:42     30s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3069.6M, EPOCH TIME: 1732559502.145953
[11/25 13:31:42     30s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3069.6M, EPOCH TIME: 1732559502.146394
[11/25 13:31:42     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3069.6MB).
[11/25 13:31:42     30s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.011, MEM:3069.6M, EPOCH TIME: 1732559502.147314
[11/25 13:31:42     30s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.007, REAL:0.011, MEM:3069.6M, EPOCH TIME: 1732559502.147348
[11/25 13:31:42     30s] TDRefine: refinePlace mode is spiral
[11/25 13:31:42     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.758739.1
[11/25 13:31:42     30s] OPERPROF: Starting Refine-Place at level 1, MEM:3069.6M, EPOCH TIME: 1732559502.147786
[11/25 13:31:42     30s] *** Starting refinePlace (0:00:30.4 mem=3069.6M) ***
[11/25 13:31:42     30s] Total net bbox length = 2.217e+04 (1.143e+04 1.074e+04) (ext = 2.097e+04)
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:31:42     30s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:31:42     30s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:31:42     30s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3069.6M, EPOCH TIME: 1732559502.150138
[11/25 13:31:42     30s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3069.6M, EPOCH TIME: 1732559502.150582
[11/25 13:31:42     30s] Set min layer with default ( 2 )
[11/25 13:31:42     30s] Set max layer with parameter ( 3 )
[11/25 13:31:42     30s] Set min layer with default ( 2 )
[11/25 13:31:42     30s] Set max layer with parameter ( 3 )
[11/25 13:31:42     30s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3069.6M, EPOCH TIME: 1732559502.154073
[11/25 13:31:42     30s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3069.6M, EPOCH TIME: 1732559502.154462
[11/25 13:31:42     30s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3069.6M, EPOCH TIME: 1732559502.154489
[11/25 13:31:42     30s] Starting refinePlace ...
[11/25 13:31:42     30s] Set min layer with default ( 2 )
[11/25 13:31:42     30s] Set max layer with parameter ( 3 )
[11/25 13:31:42     30s] Set min layer with default ( 2 )
[11/25 13:31:42     30s] Set max layer with parameter ( 3 )
[11/25 13:31:42     30s] DDP initSite1 nrRow 49 nrJob 49
[11/25 13:31:42     30s] DDP markSite nrRow 49 nrJob 49
[11/25 13:31:42     30s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/25 13:31:42     30s] ** Cut row section cpu time 0:00:00.0.
[11/25 13:31:42     30s]  ** Cut row section real time 0:00:00.0.
[11/25 13:31:42     30s]    Spread Effort: high, standalone mode, useDDP on.
[11/25 13:31:42     30s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3069.6MB) @(0:00:30.4 - 0:00:30.4).
[11/25 13:31:42     30s] Move report: preRPlace moves 1782 insts, mean move: 0.40 um, max move: 2.35 um 
[11/25 13:31:42     30s] 	Max move on inst (U3313): (50.44, 48.45) --> (51.91, 49.32)
[11/25 13:31:42     30s] 	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVxp67_ASAP7_75t_R
[11/25 13:31:42     30s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3069.6M, EPOCH TIME: 1732559502.168581
[11/25 13:31:42     30s] Tweakage: fix icg 0, fix clk 0.
[11/25 13:31:42     30s] Tweakage: density cost 0, scale 0.4.
[11/25 13:31:42     30s] Tweakage: activity cost 0, scale 1.0.
[11/25 13:31:42     30s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3069.6M, EPOCH TIME: 1732559502.170678
[11/25 13:31:42     30s] Cut to 0 partitions.
[11/25 13:31:42     30s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3069.6M, EPOCH TIME: 1732559502.171909
[11/25 13:31:42     30s] Tweakage swap 0 pairs.
[11/25 13:31:42     30s] Tweakage perm 0 insts, flip 0 insts.
[11/25 13:31:42     30s] Tweakage perm 0 insts, flip 0 insts.
[11/25 13:31:42     30s] Tweakage swap 0 pairs.
[11/25 13:31:42     30s] Tweakage swap 131 pairs.
[11/25 13:31:42     30s] Tweakage perm 0 insts, flip 0 insts.
[11/25 13:31:42     30s] Tweakage perm 0 insts, flip 0 insts.
[11/25 13:31:42     30s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.018, REAL:0.019, MEM:3069.6M, EPOCH TIME: 1732559502.191201
[11/25 13:31:42     30s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.019, REAL:0.021, MEM:3069.6M, EPOCH TIME: 1732559502.191416
[11/25 13:31:42     30s] Cleanup congestion map
[11/25 13:31:42     30s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.022, REAL:0.023, MEM:3069.6M, EPOCH TIME: 1732559502.191920
[11/25 13:31:42     30s] Move report: Congestion aware Tweak moves 242 insts, mean move: 2.09 um, max move: 9.07 um 
[11/25 13:31:42     30s] 	Max move on inst (U1894): (43.92, 19.08) --> (50.83, 21.24)
[11/25 13:31:42     30s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3069.6mb) @(0:00:30.4 - 0:00:30.4).
[11/25 13:31:42     30s] Cleanup congestion map
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s]  === Spiral for Logical I: (movable: 1782) ===
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s]  Info: 0 filler has been deleted!
[11/25 13:31:42     30s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/25 13:31:42     30s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:31:42     30s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:31:42     30s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3037.6MB) @(0:00:30.4 - 0:00:30.5).
[11/25 13:31:42     30s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:31:42     30s] Move report: Detail placement moves 1782 insts, mean move: 0.56 um, max move: 9.02 um 
[11/25 13:31:42     30s] 	Max move on inst (U1894): (43.97, 19.08) --> (50.83, 21.24)
[11/25 13:31:42     30s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3037.6MB
[11/25 13:31:42     30s] Statistics of distance of Instance movement in refine placement:
[11/25 13:31:42     30s]   maximum (X+Y) =         9.02 um
[11/25 13:31:42     30s]   inst (U1894) with max move: (43.9727, 19.0798) -> (50.832, 21.24)
[11/25 13:31:42     30s]   mean    (X+Y) =         0.56 um
[11/25 13:31:42     30s] Summary Report:
[11/25 13:31:42     30s] Instances move: 1782 (out of 1782 movable)
[11/25 13:31:42     30s] Instances flipped: 0
[11/25 13:31:42     30s] Mean displacement: 0.56 um
[11/25 13:31:42     30s] Max displacement: 9.02 um (Instance: U1894) (43.9727, 19.0798) -> (50.832, 21.24)
[11/25 13:31:42     30s] 	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVxp67_ASAP7_75t_R
[11/25 13:31:42     30s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/25 13:31:42     30s] Total instances moved : 1782
[11/25 13:31:42     30s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.077, REAL:0.084, MEM:3037.6M, EPOCH TIME: 1732559502.238809
[11/25 13:31:42     30s] Total net bbox length = 2.287e+04 (1.178e+04 1.109e+04) (ext = 2.105e+04)
[11/25 13:31:42     30s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3037.6MB
[11/25 13:31:42     30s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3037.6MB) @(0:00:30.4 - 0:00:30.5).
[11/25 13:31:42     30s] *** Finished refinePlace (0:00:30.5 mem=3037.6M) ***
[11/25 13:31:42     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.758739.1
[11/25 13:31:42     30s] OPERPROF: Finished Refine-Place at level 1, CPU:0.083, REAL:0.092, MEM:3037.6M, EPOCH TIME: 1732559502.240093
[11/25 13:31:42     30s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3037.6M, EPOCH TIME: 1732559502.240145
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1880).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] Cell dist_sort LLGs are deleted
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] # Resetting pin-track-align track data.
[11/25 13:31:42     30s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.004, MEM:3033.6M, EPOCH TIME: 1732559502.243752
[11/25 13:31:42     30s] *** Finished Initial Placement (cpu=0:00:04.2, real=0:00:06.0, mem=3033.6M) ***
[11/25 13:31:42     30s] Processing tracks to init pin-track alignment.
[11/25 13:31:42     30s] z: 1, totalTracks: 1
[11/25 13:31:42     30s] z: 3, totalTracks: 1
[11/25 13:31:42     30s] z: 5, totalTracks: 1
[11/25 13:31:42     30s] z: 7, totalTracks: 1
[11/25 13:31:42     30s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:31:42     30s] Cell dist_sort LLGs are deleted
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] # Building dist_sort llgBox search-tree.
[11/25 13:31:42     30s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3033.6M, EPOCH TIME: 1732559502.247524
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3033.6M, EPOCH TIME: 1732559502.247687
[11/25 13:31:42     30s] Max number of tech site patterns supported in site array is 256.
[11/25 13:31:42     30s] Core basic site is coreSite
[11/25 13:31:42     30s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:31:42     30s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:31:42     30s] Fast DP-INIT is on for default
[11/25 13:31:42     30s] Keep-away cache is enable on metals: 1-10
[11/25 13:31:42     30s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:31:42     30s] Atter site array init, number of instance map data is 0.
[11/25 13:31:42     30s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.002, REAL:0.003, MEM:3033.6M, EPOCH TIME: 1732559502.251168
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:31:42     30s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:31:42     30s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.004, MEM:3033.6M, EPOCH TIME: 1732559502.251984
[11/25 13:31:42     30s] default core: bins with density > 0.750 =  0.00 % ( 0 / 30 )
[11/25 13:31:42     30s] Density distribution unevenness ratio = 2.805%
[11/25 13:31:42     30s] Density distribution unevenness ratio (U70) = 0.026%
[11/25 13:31:42     30s] Density distribution unevenness ratio (U80) = 0.000%
[11/25 13:31:42     30s] Density distribution unevenness ratio (U90) = 0.000%
[11/25 13:31:42     30s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3033.6M, EPOCH TIME: 1732559502.253274
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] Cell dist_sort LLGs are deleted
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] # Resetting pin-track-align track data.
[11/25 13:31:42     30s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.003, MEM:3033.6M, EPOCH TIME: 1732559502.256269
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] *** Start incrementalPlace ***
[11/25 13:31:42     30s] User Input Parameters:
[11/25 13:31:42     30s] - Congestion Driven    : On
[11/25 13:31:42     30s] - Timing Driven        : On
[11/25 13:31:42     30s] - Area-Violation Based : On
[11/25 13:31:42     30s] - Start Rollback Level : -5
[11/25 13:31:42     30s] - Legalized            : On
[11/25 13:31:42     30s] - Window Based         : Off
[11/25 13:31:42     30s] - eDen incr mode       : Off
[11/25 13:31:42     30s] - Small incr mode      : Off
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3024.1M, EPOCH TIME: 1732559502.307649
[11/25 13:31:42     30s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3024.1M, EPOCH TIME: 1732559502.307727
[11/25 13:31:42     30s] No Views given, use default active views for adaptive view pruning
[11/25 13:31:42     30s] Active views:
[11/25 13:31:42     30s]   default_setup_view
[11/25 13:31:42     30s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3024.1M, EPOCH TIME: 1732559502.309048
[11/25 13:31:42     30s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:3024.1M, EPOCH TIME: 1732559502.313069
[11/25 13:31:42     30s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3024.1M, EPOCH TIME: 1732559502.313162
[11/25 13:31:42     30s] Starting Early Global Route congestion estimation: mem = 3024.1M
[11/25 13:31:42     30s] (I)      Initializing eGR engine (regular)
[11/25 13:31:42     30s] Set min layer with default ( 2 )
[11/25 13:31:42     30s] Set max layer with parameter ( 3 )
[11/25 13:31:42     30s] (I)      clean place blk overflow:
[11/25 13:31:42     30s] (I)      H : enabled 1.00 0
[11/25 13:31:42     30s] (I)      V : enabled 1.00 0
[11/25 13:31:42     30s] (I)      Initializing eGR engine (regular)
[11/25 13:31:42     30s] Set min layer with default ( 2 )
[11/25 13:31:42     30s] Set max layer with parameter ( 3 )
[11/25 13:31:42     30s] (I)      clean place blk overflow:
[11/25 13:31:42     30s] (I)      H : enabled 1.00 0
[11/25 13:31:42     30s] (I)      V : enabled 1.00 0
[11/25 13:31:42     30s] (I)      Started Early Global Route kernel ( Curr Mem: 2.93 MB )
[11/25 13:31:42     30s] (I)      Running eGR Regular flow
[11/25 13:31:42     30s] (I)      # wire layers (front) : 11
[11/25 13:31:42     30s] (I)      # wire layers (back)  : 0
[11/25 13:31:42     30s] (I)      min wire layer : 1
[11/25 13:31:42     30s] (I)      max wire layer : 10
[11/25 13:31:42     30s] (I)      # cut layers (front) : 10
[11/25 13:31:42     30s] (I)      # cut layers (back)  : 0
[11/25 13:31:42     30s] (I)      min cut layer : 1
[11/25 13:31:42     30s] (I)      max cut layer : 9
[11/25 13:31:42     30s] (I)      ================================ Layers ================================
[11/25 13:31:42     30s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:31:42     30s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/25 13:31:42     30s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:31:42     30s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:31:42     30s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:31:42     30s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:31:42     30s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:31:42     30s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:31:42     30s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:31:42     30s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:31:42     30s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:31:42     30s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:31:42     30s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/25 13:31:42     30s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/25 13:31:42     30s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:31:42     30s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/25 13:31:42     30s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/25 13:31:42     30s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/25 13:31:42     30s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/25 13:31:42     30s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:31:42     30s] (I)      Started Import and model ( Curr Mem: 2.93 MB )
[11/25 13:31:42     30s] (I)      == Non-default Options ==
[11/25 13:31:42     30s] (I)      Maximum routing layer                              : 3
[11/25 13:31:42     30s] (I)      Top routing layer                                  : 3
[11/25 13:31:42     30s] (I)      Number of threads                                  : 1
[11/25 13:31:42     30s] (I)      Route tie net to shape                             : auto
[11/25 13:31:42     30s] (I)      Use non-blocking free Dbs wires                    : false
[11/25 13:31:42     30s] (I)      Method to set GCell size                           : row
[11/25 13:31:42     30s] (I)      Tie hi/lo max distance                             : 10.800000
[11/25 13:31:42     30s] (I)      Counted 316 PG shapes. eGR will not process PG shapes layer by layer.
[11/25 13:31:42     30s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:31:42     30s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:31:42     30s] (I)      ============== Pin Summary ==============
[11/25 13:31:42     30s] (I)      +-------+--------+---------+------------+
[11/25 13:31:42     30s] (I)      | Layer | # pins | % total |      Group |
[11/25 13:31:42     30s] (I)      +-------+--------+---------+------------+
[11/25 13:31:42     30s] (I)      |     1 |   4583 |   98.71 |        Pin |
[11/25 13:31:42     30s] (I)      |     2 |     60 |    1.29 | Pin access |
[11/25 13:31:42     30s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/25 13:31:42     30s] (I)      |     4 |      0 |    0.00 |      Other |
[11/25 13:31:42     30s] (I)      |     5 |      0 |    0.00 |      Other |
[11/25 13:31:42     30s] (I)      |     6 |      0 |    0.00 |      Other |
[11/25 13:31:42     30s] (I)      |     7 |      0 |    0.00 |      Other |
[11/25 13:31:42     30s] (I)      |     8 |      0 |    0.00 |      Other |
[11/25 13:31:42     30s] (I)      |     9 |      0 |    0.00 |      Other |
[11/25 13:31:42     30s] (I)      |    10 |      0 |    0.00 |      Other |
[11/25 13:31:42     30s] (I)      +-------+--------+---------+------------+
[11/25 13:31:42     30s] (I)      Custom ignore net properties:
[11/25 13:31:42     30s] (I)      1 : NotLegal
[11/25 13:31:42     30s] (I)      Default ignore net properties:
[11/25 13:31:42     30s] (I)      1 : Special
[11/25 13:31:42     30s] (I)      2 : Analog
[11/25 13:31:42     30s] (I)      3 : Fixed
[11/25 13:31:42     30s] (I)      4 : Skipped
[11/25 13:31:42     30s] (I)      5 : MixedSignal
[11/25 13:31:42     30s] (I)      Prerouted net properties:
[11/25 13:31:42     30s] (I)      1 : NotLegal
[11/25 13:31:42     30s] (I)      2 : Special
[11/25 13:31:42     30s] (I)      3 : Analog
[11/25 13:31:42     30s] (I)      4 : Fixed
[11/25 13:31:42     30s] (I)      5 : Skipped
[11/25 13:31:42     30s] (I)      6 : MixedSignal
[11/25 13:31:42     30s] [NR-eGR] Early global route reroute all routable nets
[11/25 13:31:42     30s] (I)      Use row-based GCell size
[11/25 13:31:42     30s] (I)      Use row-based GCell align
[11/25 13:31:42     30s] (I)      layer 0 area = 170496
[11/25 13:31:42     30s] (I)      layer 1 area = 170496
[11/25 13:31:42     30s] (I)      layer 2 area = 170496
[11/25 13:31:42     30s] (I)      GCell unit size   : 4320
[11/25 13:31:42     30s] (I)      GCell multiplier  : 1
[11/25 13:31:42     30s] (I)      GCell row height  : 4320
[11/25 13:31:42     30s] (I)      Actual row height : 4320
[11/25 13:31:42     30s] (I)      GCell align ref   : 20160 20160
[11/25 13:31:42     30s] [NR-eGR] Track table information for default rule: 
[11/25 13:31:42     30s] [NR-eGR] M1 has single uniform track structure
[11/25 13:31:42     30s] [NR-eGR] M2 has non-uniform track structure
[11/25 13:31:42     30s] [NR-eGR] M3 has single uniform track structure
[11/25 13:31:42     30s] [NR-eGR] M4 has single uniform track structure
[11/25 13:31:42     30s] [NR-eGR] M5 has single uniform track structure
[11/25 13:31:42     30s] [NR-eGR] M6 has single uniform track structure
[11/25 13:31:42     30s] [NR-eGR] M7 has single uniform track structure
[11/25 13:31:42     30s] [NR-eGR] M8 has single uniform track structure
[11/25 13:31:42     30s] [NR-eGR] M9 has single uniform track structure
[11/25 13:31:42     30s] [NR-eGR] Pad has single uniform track structure
[11/25 13:31:42     30s] (I)      ============== Default via ===============
[11/25 13:31:42     30s] (I)      +---+------------------+-----------------+
[11/25 13:31:42     30s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/25 13:31:42     30s] (I)      +---+------------------+-----------------+
[11/25 13:31:42     30s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/25 13:31:42     30s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/25 13:31:42     30s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/25 13:31:42     30s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/25 13:31:42     30s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/25 13:31:42     30s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/25 13:31:42     30s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/25 13:31:42     30s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/25 13:31:42     30s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/25 13:31:42     30s] (I)      +---+------------------+-----------------+
[11/25 13:31:42     30s] (I)      Design has 0 placement macros with 0 shapes. 
[11/25 13:31:42     30s] [NR-eGR] Read 162 PG shapes
[11/25 13:31:42     30s] [NR-eGR] Read 0 clock shapes
[11/25 13:31:42     30s] [NR-eGR] Read 0 other shapes
[11/25 13:31:42     30s] [NR-eGR] #Routing Blockages  : 0
[11/25 13:31:42     30s] [NR-eGR] #Bump Blockages     : 0
[11/25 13:31:42     30s] [NR-eGR] #Instance Blockages : 60
[11/25 13:31:42     30s] [NR-eGR] #PG Blockages       : 162
[11/25 13:31:42     30s] [NR-eGR] #Halo Blockages     : 0
[11/25 13:31:42     30s] [NR-eGR] #Boundary Blockages : 0
[11/25 13:31:42     30s] [NR-eGR] #Clock Blockages    : 0
[11/25 13:31:42     30s] [NR-eGR] #Other Blockages    : 0
[11/25 13:31:42     30s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/25 13:31:42     30s] [NR-eGR] #prerouted nets         : 0
[11/25 13:31:42     30s] [NR-eGR] #prerouted special nets : 0
[11/25 13:31:42     30s] [NR-eGR] #prerouted wires        : 0
[11/25 13:31:42     30s] [NR-eGR] Read 952 nets ( ignored 0 )
[11/25 13:31:42     30s] (I)        Front-side 952 ( ignored 0 )
[11/25 13:31:42     30s] (I)        Back-side  0 ( ignored 0 )
[11/25 13:31:42     30s] (I)        Both-side  0 ( ignored 0 )
[11/25 13:31:42     30s] (I)      dcls route internal nets
[11/25 13:31:42     30s] (I)      dcls route interface nets
[11/25 13:31:42     30s] (I)      dcls route common nets
[11/25 13:31:42     30s] (I)      dcls route top nets
[11/25 13:31:42     30s] (I)      Reading macro buffers
[11/25 13:31:42     30s] (I)      Number of macro buffers: 0
[11/25 13:31:42     30s] (I)      early_global_route_priority property id does not exist.
[11/25 13:31:42     30s] (I)      Read Num Blocks=222  Num Prerouted Wires=0  Num CS=0
[11/25 13:31:42     30s] (I)      Layer 1 (H) : #blockages 222 : #preroutes 0
[11/25 13:31:42     30s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/25 13:31:42     30s] (I)      Number of ignored nets                =      0
[11/25 13:31:42     30s] (I)      Number of connected nets              =      0
[11/25 13:31:42     30s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/25 13:31:42     30s] (I)      Number of clock nets                  =      0.  Ignored: No
[11/25 13:31:42     30s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/25 13:31:42     30s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/25 13:31:42     30s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/25 13:31:42     30s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/25 13:31:42     30s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/25 13:31:42     30s] (I)      Ndr track 0 does not exist
[11/25 13:31:42     30s] (I)      ---------------------Grid Graph Info--------------------
[11/25 13:31:42     30s] (I)      Routing area        : (0, 0) - (259776, 252288)
[11/25 13:31:42     30s] (I)      Core area           : (20160, 20160) - (239616, 231840)
[11/25 13:31:42     30s] (I)      Site width          :   864  (dbu)
[11/25 13:31:42     30s] (I)      Row height          :  4320  (dbu)
[11/25 13:31:42     30s] (I)      GCell row height    :  4320  (dbu)
[11/25 13:31:42     30s] (I)      GCell width         :  4320  (dbu)
[11/25 13:31:42     30s] (I)      GCell height        :  4320  (dbu)
[11/25 13:31:42     30s] (I)      Grid                :    60    58     3
[11/25 13:31:42     30s] (I)      Layer numbers       :     1     2     3
[11/25 13:31:42     30s] (I)      Layer name         :    M1    M2    M3
[11/25 13:31:42     30s] (I)      Vertical capacity   :     0     0  4320
[11/25 13:31:42     30s] (I)      Horizontal capacity :     0  4320     0
[11/25 13:31:42     30s] (I)      Default wire width  :   288   288   288
[11/25 13:31:42     30s] (I)      Default wire space  :   288   288   288
[11/25 13:31:42     30s] (I)      Default wire pitch  :   576   576   576
[11/25 13:31:42     30s] (I)      Default pitch size  :   576   576   576
[11/25 13:31:42     30s] (I)      First track coord   :   576  2880   576
[11/25 13:31:42     30s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/25 13:31:42     30s] (I)      Total num of tracks :   450   405   450
[11/25 13:31:42     30s] (I)      --------------------------------------------------------
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] [NR-eGR] ============ Routing rule table ============
[11/25 13:31:42     30s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[11/25 13:31:42     30s] [NR-eGR] ========================================
[11/25 13:31:42     30s] [NR-eGR] 
[11/25 13:31:42     30s] (I)      ==== NDR : (Default) ====
[11/25 13:31:42     30s] (I)      +--------------+--------+
[11/25 13:31:42     30s] (I)      |           ID |      0 |
[11/25 13:31:42     30s] (I)      |      Default |    yes |
[11/25 13:31:42     30s] (I)      |  Clk Special |     no |
[11/25 13:31:42     30s] (I)      | Hard spacing |     no |
[11/25 13:31:42     30s] (I)      |    NDR track | (none) |
[11/25 13:31:42     30s] (I)      |      NDR via | (none) |
[11/25 13:31:42     30s] (I)      |  Extra space |      0 |
[11/25 13:31:42     30s] (I)      |      Shields |      0 |
[11/25 13:31:42     30s] (I)      |   Demand (H) |      1 |
[11/25 13:31:42     30s] (I)      |   Demand (V) |      1 |
[11/25 13:31:42     30s] (I)      |        #Nets |    952 |
[11/25 13:31:42     30s] (I)      +--------------+--------+
[11/25 13:31:42     30s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:31:42     30s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/25 13:31:42     30s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:31:42     30s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:31:42     30s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:31:42     30s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:31:42     30s] (I)      =============== Blocked Tracks ===============
[11/25 13:31:42     30s] (I)      +-------+---------+----------+---------------+
[11/25 13:31:42     30s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/25 13:31:42     30s] (I)      +-------+---------+----------+---------------+
[11/25 13:31:42     30s] (I)      |     1 |       0 |        0 |         0.00% |
[11/25 13:31:42     30s] (I)      |     2 |   24300 |     2613 |        10.75% |
[11/25 13:31:42     30s] (I)      |     3 |   26100 |        0 |         0.00% |
[11/25 13:31:42     30s] (I)      +-------+---------+----------+---------------+
[11/25 13:31:42     30s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.93 MB )
[11/25 13:31:42     30s] (I)      Reset routing kernel
[11/25 13:31:42     30s] (I)      Started Global Routing ( Curr Mem: 2.93 MB )
[11/25 13:31:42     30s] (I)      totalPins=2383  totalGlobalPin=2119 (88.92%)
[11/25 13:31:42     30s] (I)      ================= Net Group Info =================
[11/25 13:31:42     30s] (I)      +----+----------------+--------------+-----------+
[11/25 13:31:42     30s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/25 13:31:42     30s] (I)      +----+----------------+--------------+-----------+
[11/25 13:31:42     30s] (I)      |  1 |            952 |        M2(2) |     M3(3) |
[11/25 13:31:42     30s] (I)      +----+----------------+--------------+-----------+
[11/25 13:31:42     30s] (I)      total 2D Cap : 47826 = (21726 H, 26100 V)
[11/25 13:31:42     30s] (I)      total 2D Demand : 264 = (264 H, 0 V)
[11/25 13:31:42     30s] (I)      init route region map
[11/25 13:31:42     30s] (I)      #blocked GCells = 0
[11/25 13:31:42     30s] (I)      #regions = 1
[11/25 13:31:42     30s] (I)      init safety region map
[11/25 13:31:42     30s] (I)      #blocked GCells = 0
[11/25 13:31:42     30s] (I)      #regions = 1
[11/25 13:31:42     30s] (I)      Adjusted 0 GCells for pin access
[11/25 13:31:42     30s] [NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[11/25 13:31:42     30s] (I)      
[11/25 13:31:42     30s] (I)      ============  Phase 1a Route ============
[11/25 13:31:42     30s] (I)      Usage: 1746 = (995 H, 751 V) = (4.58% H, 2.88% V) = (1.075e+03um H, 8.111e+02um V)
[11/25 13:31:42     30s] (I)      
[11/25 13:31:42     30s] (I)      ============  Phase 1b Route ============
[11/25 13:31:42     30s] (I)      Usage: 1746 = (995 H, 751 V) = (4.58% H, 2.88% V) = (1.075e+03um H, 8.111e+02um V)
[11/25 13:31:42     30s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.885680e+03um
[11/25 13:31:42     30s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/25 13:31:42     30s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/25 13:31:42     30s] (I)      
[11/25 13:31:42     30s] (I)      ============  Phase 1c Route ============
[11/25 13:31:42     30s] (I)      Usage: 1746 = (995 H, 751 V) = (4.58% H, 2.88% V) = (1.075e+03um H, 8.111e+02um V)
[11/25 13:31:42     30s] (I)      
[11/25 13:31:42     30s] (I)      ============  Phase 1d Route ============
[11/25 13:31:42     30s] (I)      Usage: 1746 = (995 H, 751 V) = (4.58% H, 2.88% V) = (1.075e+03um H, 8.111e+02um V)
[11/25 13:31:42     30s] (I)      
[11/25 13:31:42     30s] (I)      ============  Phase 1e Route ============
[11/25 13:31:42     30s] (I)      Usage: 1746 = (995 H, 751 V) = (4.58% H, 2.88% V) = (1.075e+03um H, 8.111e+02um V)
[11/25 13:31:42     30s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.885680e+03um
[11/25 13:31:42     30s] (I)      
[11/25 13:31:42     30s] (I)      ============  Phase 1l Route ============
[11/25 13:31:42     30s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/25 13:31:42     30s] (I)      Layer  2:      21381      2048         0        1770       23895    ( 6.90%) 
[11/25 13:31:42     30s] (I)      Layer  3:      25650       751         0           0       25650    ( 0.00%) 
[11/25 13:31:42     30s] (I)      Total:         47031      2799         0        1770       49545    ( 3.45%) 
[11/25 13:31:42     30s] (I)      
[11/25 13:31:42     30s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/25 13:31:42     30s] [NR-eGR]                        OverCon            
[11/25 13:31:42     30s] [NR-eGR]                         #Gcell     %Gcell
[11/25 13:31:42     30s] [NR-eGR]        Layer             (1-0)    OverCon
[11/25 13:31:42     30s] [NR-eGR] ----------------------------------------------
[11/25 13:31:42     30s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/25 13:31:42     30s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/25 13:31:42     30s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/25 13:31:42     30s] [NR-eGR] ----------------------------------------------
[11/25 13:31:42     30s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/25 13:31:42     30s] [NR-eGR] 
[11/25 13:31:42     30s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.93 MB )
[11/25 13:31:42     30s] (I)      Updating congestion map
[11/25 13:31:42     30s] (I)      total 2D Cap : 47881 = (21781 H, 26100 V)
[11/25 13:31:42     30s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/25 13:31:42     30s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 2.93 MB )
[11/25 13:31:42     30s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3022.1M
[11/25 13:31:42     30s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.026, REAL:0.042, MEM:3022.1M, EPOCH TIME: 1732559502.354788
[11/25 13:31:42     30s] OPERPROF: Starting HotSpotCal at level 1, MEM:3022.1M, EPOCH TIME: 1732559502.354816
[11/25 13:31:42     30s] [hotspot] +------------+---------------+---------------+
[11/25 13:31:42     30s] [hotspot] |            |   max hotspot | total hotspot |
[11/25 13:31:42     30s] [hotspot] +------------+---------------+---------------+
[11/25 13:31:42     30s] [hotspot] | normalized |          0.00 |          0.00 |
[11/25 13:31:42     30s] [hotspot] +------------+---------------+---------------+
[11/25 13:31:42     30s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:31:42     30s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:31:42     30s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3038.1M, EPOCH TIME: 1732559502.355741
[11/25 13:31:42     30s] Skipped repairing congestion.
[11/25 13:31:42     30s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3038.1M, EPOCH TIME: 1732559502.356104
[11/25 13:31:42     30s] Starting Early Global Route wiring: mem = 3038.1M
[11/25 13:31:42     30s] (I)      Running track assignment and export wires
[11/25 13:31:42     30s] (I)      Delete wires for 952 nets 
[11/25 13:31:42     30s] (I)      ============= Track Assignment ============
[11/25 13:31:42     30s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.95 MB )
[11/25 13:31:42     30s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/25 13:31:42     30s] (I)      Run Multi-thread track assignment
[11/25 13:31:42     30s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.95 MB )
[11/25 13:31:42     30s] (I)      Started Export ( Curr Mem: 2.95 MB )
[11/25 13:31:42     30s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/25 13:31:42     30s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/25 13:31:42     30s] [NR-eGR] --------------------------------------------------------------------------
[11/25 13:31:42     30s] [NR-eGR]              Length (um)  Vias 
[11/25 13:31:42     30s] [NR-eGR] -------------------------------
[11/25 13:31:42     30s] [NR-eGR]  M1   (1V)             0  2363 
[11/25 13:31:42     30s] [NR-eGR]  M2   (2H)          1157  2330 
[11/25 13:31:42     30s] [NR-eGR]  M3   (3V)           841     0 
[11/25 13:31:42     30s] [NR-eGR]  M4   (4H)             0     0 
[11/25 13:31:42     30s] [NR-eGR]  M5   (5V)             0     0 
[11/25 13:31:42     30s] [NR-eGR]  M6   (6H)             0     0 
[11/25 13:31:42     30s] [NR-eGR]  M7   (7V)             0     0 
[11/25 13:31:42     30s] [NR-eGR]  M8   (8H)             0     0 
[11/25 13:31:42     30s] [NR-eGR]  M9   (9V)             0     0 
[11/25 13:31:42     30s] [NR-eGR]  Pad  (10H)            0     0 
[11/25 13:31:42     30s] [NR-eGR] -------------------------------
[11/25 13:31:42     30s] [NR-eGR]       Total         1998  4693 
[11/25 13:31:42     30s] [NR-eGR] --------------------------------------------------------------------------
[11/25 13:31:42     30s] [NR-eGR] Total half perimeter of net bounding box: 22871um
[11/25 13:31:42     30s] [NR-eGR] Total length: 1998um, number of vias: 4693
[11/25 13:31:42     30s] [NR-eGR] --------------------------------------------------------------------------
[11/25 13:31:42     30s] (I)      == Layer wire length by net rule ==
[11/25 13:31:42     30s] (I)                   Default 
[11/25 13:31:42     30s] (I)      ---------------------
[11/25 13:31:42     30s] (I)       M1   (1V)       0um 
[11/25 13:31:42     30s] (I)       M2   (2H)    1157um 
[11/25 13:31:42     30s] (I)       M3   (3V)     841um 
[11/25 13:31:42     30s] (I)       M4   (4H)       0um 
[11/25 13:31:42     30s] (I)       M5   (5V)       0um 
[11/25 13:31:42     30s] (I)       M6   (6H)       0um 
[11/25 13:31:42     30s] (I)       M7   (7V)       0um 
[11/25 13:31:42     30s] (I)       M8   (8H)       0um 
[11/25 13:31:42     30s] (I)       M9   (9V)       0um 
[11/25 13:31:42     30s] (I)       Pad  (10H)      0um 
[11/25 13:31:42     30s] (I)      ---------------------
[11/25 13:31:42     30s] (I)            Total   1998um 
[11/25 13:31:42     30s] (I)      == Layer via count by net rule ==
[11/25 13:31:42     30s] (I)                   Default 
[11/25 13:31:42     30s] (I)      ---------------------
[11/25 13:31:42     30s] (I)       M1   (1V)      2363 
[11/25 13:31:42     30s] (I)       M2   (2H)      2330 
[11/25 13:31:42     30s] (I)       M3   (3V)         0 
[11/25 13:31:42     30s] (I)       M4   (4H)         0 
[11/25 13:31:42     30s] (I)       M5   (5V)         0 
[11/25 13:31:42     30s] (I)       M6   (6H)         0 
[11/25 13:31:42     30s] (I)       M7   (7V)         0 
[11/25 13:31:42     30s] (I)       M8   (8H)         0 
[11/25 13:31:42     30s] (I)       M9   (9V)         0 
[11/25 13:31:42     30s] (I)       Pad  (10H)        0 
[11/25 13:31:42     30s] (I)      ---------------------
[11/25 13:31:42     30s] (I)            Total     4693 
[11/25 13:31:42     30s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.95 MB )
[11/25 13:31:42     30s] eee: RC Grid memory freed = 4320 (6 X 6 X 10 X 12b)
[11/25 13:31:42     30s] (I)      Global routing data unavailable, rerun eGR
[11/25 13:31:42     30s] (I)      Initializing eGR engine (regular)
[11/25 13:31:42     30s] Set min layer with default ( 2 )
[11/25 13:31:42     30s] Set max layer with parameter ( 3 )
[11/25 13:31:42     30s] (I)      clean place blk overflow:
[11/25 13:31:42     30s] (I)      H : enabled 1.00 0
[11/25 13:31:42     30s] (I)      V : enabled 1.00 0
[11/25 13:31:42     30s] Early Global Route wiring runtime: 0.02 seconds, mem = 3038.1M
[11/25 13:31:42     30s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.014, REAL:0.019, MEM:3038.1M, EPOCH TIME: 1732559502.374769
[11/25 13:31:42     30s] Tdgp not enabled or already been cleared! skip clearing
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] *** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
[11/25 13:31:42     30s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3038.1M, EPOCH TIME: 1732559502.375657
[11/25 13:31:42     30s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3038.1M, EPOCH TIME: 1732559502.375691
[11/25 13:31:42     30s] Tdgp not enabled or already been cleared! skip clearing
[11/25 13:31:42     30s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 3038.1M **
[11/25 13:31:42     30s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:42     30s] VSMManager cleared!
[11/25 13:31:42     30s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.6/0:00:06.0 (0.8), totSession cpu/real = 0:00:30.6/0:08:02.5 (0.1), mem = 3038.1M
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] =============================================================================================
[11/25 13:31:42     30s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.12-s091_1
[11/25 13:31:42     30s] =============================================================================================
[11/25 13:31:42     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:31:42     30s] ---------------------------------------------------------------------------------------------
[11/25 13:31:42     30s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:31:42     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:31:42     30s] [ RefinePlace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:31:42     30s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:31:42     30s] [ FullDelayCalc          ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:31:42     30s] [ TimingUpdate           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:31:42     30s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:31:42     30s] [ MISC                   ]          0:00:05.7  (  95.0 % )     0:00:05.7 /  0:00:04.3    0.8
[11/25 13:31:42     30s] ---------------------------------------------------------------------------------------------
[11/25 13:31:42     30s]  GlobalPlace #1 TOTAL               0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:04.6    0.8
[11/25 13:31:42     30s] ---------------------------------------------------------------------------------------------
[11/25 13:31:42     30s] Enable CTE adjustment.
[11/25 13:31:42     30s] Enable Layer aware incrSKP.
[11/25 13:31:42     30s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2471.5M, totSessionCpu=0:00:31 **
[11/25 13:31:42     30s] **WARN: (IMPOPT-576):	340 nets have unplaced terms. 
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] Active Setup views: default_setup_view 
[11/25 13:31:42     30s] GigaOpt running with 1 threads.
[11/25 13:31:42     30s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:30.7/0:08:02.5 (0.1), mem = 3038.1M
[11/25 13:31:42     30s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:31:42     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:3038.1M, EPOCH TIME: 1732559502.466707
[11/25 13:31:42     30s] Processing tracks to init pin-track alignment.
[11/25 13:31:42     30s] z: 1, totalTracks: 1
[11/25 13:31:42     30s] z: 3, totalTracks: 1
[11/25 13:31:42     30s] z: 5, totalTracks: 1
[11/25 13:31:42     30s] z: 7, totalTracks: 1
[11/25 13:31:42     30s] #spOpts: minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:31:42     30s] Cell dist_sort LLGs are deleted
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] # Building dist_sort llgBox search-tree.
[11/25 13:31:42     30s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3038.1M, EPOCH TIME: 1732559502.470873
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3038.1M, EPOCH TIME: 1732559502.471027
[11/25 13:31:42     30s] Max number of tech site patterns supported in site array is 256.
[11/25 13:31:42     30s] Core basic site is coreSite
[11/25 13:31:42     30s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:31:42     30s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:31:42     30s] Fast DP-INIT is on for default
[11/25 13:31:42     30s] Keep-away cache is enable on metals: 1-10
[11/25 13:31:42     30s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:31:42     30s] Atter site array init, number of instance map data is 0.
[11/25 13:31:42     30s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.002, REAL:0.004, MEM:3038.1M, EPOCH TIME: 1732559502.474552
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:31:42     30s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:31:42     30s] OPERPROF:     Starting CMU at level 3, MEM:3038.1M, EPOCH TIME: 1732559502.475272
[11/25 13:31:42     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3038.1M, EPOCH TIME: 1732559502.475629
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:31:42     30s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.005, MEM:3038.1M, EPOCH TIME: 1732559502.475804
[11/25 13:31:42     30s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3038.1M, EPOCH TIME: 1732559502.476003
[11/25 13:31:42     30s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3038.1M, EPOCH TIME: 1732559502.476126
[11/25 13:31:42     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3038.1MB).
[11/25 13:31:42     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.011, MEM:3038.1M, EPOCH TIME: 1732559502.477346
[11/25 13:31:42     30s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3038.1M, EPOCH TIME: 1732559502.477724
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:42     30s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:3038.1M, EPOCH TIME: 1732559502.480424
[11/25 13:31:42     30s] eee: RC Grid memory allocated = 6720 (8 X 7 X 10 X 12b)
[11/25 13:31:42     30s] Updating RC Grid density data for preRoute extraction ...
[11/25 13:31:42     30s] eee: pegSigSF=1.070000
[11/25 13:31:42     30s] Initializing multi-corner resistance tables ...
[11/25 13:31:42     30s] eee: Grid unit RC data computation started
[11/25 13:31:42     30s] eee: Grid unit RC data computation completed
[11/25 13:31:42     30s] eee: l=1 avDens=0.009769 usedTrk=26.377177 availTrk=2700.000000 sigTrk=26.377177
[11/25 13:31:42     30s] eee: l=2 avDens=0.053492 usedTrk=152.452917 availTrk=2850.000000 sigTrk=152.452917
[11/25 13:31:42     30s] eee: l=3 avDens=0.029147 usedTrk=78.698102 availTrk=2700.000000 sigTrk=78.698102
[11/25 13:31:42     30s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:31:42     30s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:31:42     30s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:31:42     30s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:31:42     30s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:31:42     30s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:31:42     30s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:31:42     30s] {RT RC_corner_25 0 2 3  0}
[11/25 13:31:42     30s] eee: LAM-FP: thresh=1 ; dimX=451.000000 ; dimY=438.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:31:42     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:31:42     30s] eee: NetCapCache creation started. (Current Mem: 3038.070M) 
[11/25 13:31:42     30s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3038.070M) 
[11/25 13:31:42     30s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(64.944000, 63.072000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (7 X 6)
[11/25 13:31:42     30s] eee: Metal Layers Info:
[11/25 13:31:42     30s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:31:42     30s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:31:42     30s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:31:42     30s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:31:42     30s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:31:42     30s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:31:42     30s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:31:42     30s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/25 13:31:42     30s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/25 13:31:42     30s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/25 13:31:42     30s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/25 13:31:42     30s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/25 13:31:42     30s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/25 13:31:42     30s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:31:42     30s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] Creating Lib Analyzer ...
[11/25 13:31:42     30s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:31:42     30s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:31:42     30s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:31:42     30s] 
[11/25 13:31:42     30s] {RT RC_corner_25 0 2 3  0}
[11/25 13:31:42     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.9 mem=3044.1M
[11/25 13:31:42     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.0 mem=3044.1M
[11/25 13:31:42     30s] Creating Lib Analyzer, finished. 
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:31:42     30s] Type 'man IMPOPT-665' for more detail.
[11/25 13:31:42     30s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/25 13:31:42     30s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:31:42     30s] #optDebug: fT-S <1 2 3 1 0>
[11/25 13:31:42     30s] Info: IPO magic value 0x801FBEEF.
[11/25 13:31:42     30s] Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
[11/25 13:31:42     30s]       SynthesisEngine workers will not check out additional licenses.
[11/25 13:31:58     31s] *** Timing Optimization ... ***
[11/25 13:31:58     31s] **INFO: Using Advanced Metric Collection system.
[11/25 13:31:59     31s] **optDesign ... cpu = 0:00:01, real = 0:00:17, mem = 2480.7M, totSessionCpu=0:00:32 **
[11/25 13:31:59     31s] #optDebug: { P: 90 W: 2195 FE: standard PE: none LDR: 1}
[11/25 13:31:59     31s] *** optDesign -preCTS ***
[11/25 13:31:59     31s] DRC Margin: user margin 0.0; extra margin 0.2
[11/25 13:31:59     31s] Setup Target Slack: user slack 0; extra slack 0.0
[11/25 13:31:59     31s] Hold Target Slack: user slack 0
[11/25 13:31:59     31s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3044.1M, EPOCH TIME: 1732559519.803541
[11/25 13:31:59     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:59     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:31:59     31s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:31:59     31s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.004, REAL:0.005, MEM:3044.1M, EPOCH TIME: 1732559519.808464
[11/25 13:31:59     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:31:59     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:59     31s] Multi-VT timing optimization disabled based on library information.
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:31:59     31s] Deleting Lib Analyzer.
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] TimeStamp Deleting Cell Server End ...
[11/25 13:31:59     31s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:31:59     31s] Summary for sequential cells identification: 
[11/25 13:31:59     31s]   Identified SBFF number: 17
[11/25 13:31:59     31s]   Identified MBFF number: 0
[11/25 13:31:59     31s]   Identified SB Latch number: 6
[11/25 13:31:59     31s]   Identified MB Latch number: 0
[11/25 13:31:59     31s]   Not identified SBFF number: 0
[11/25 13:31:59     31s]   Not identified MBFF number: 0
[11/25 13:31:59     31s]   Not identified SB Latch number: 0
[11/25 13:31:59     31s]   Not identified MB Latch number: 0
[11/25 13:31:59     31s]   Number of sequential cells which are not FFs: 3
[11/25 13:31:59     31s]  Visiting view : default_setup_view
[11/25 13:31:59     31s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:31:59     31s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:31:59     31s]  Visiting view : default_hold_view
[11/25 13:31:59     31s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:31:59     31s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:31:59     31s] TLC MultiMap info (StdDelay):
[11/25 13:31:59     31s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:31:59     31s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:31:59     31s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:31:59     31s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:31:59     31s]  Setting StdDelay to: 4.2ps
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] TimeStamp Deleting Cell Server End ...
[11/25 13:31:59     31s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3044.1M, EPOCH TIME: 1732559519.868500
[11/25 13:31:59     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:59     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:59     31s] Cell dist_sort LLGs are deleted
[11/25 13:31:59     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:59     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:31:59     31s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3038.1M, EPOCH TIME: 1732559519.869076
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] Creating Lib Analyzer ...
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:31:59     31s] Summary for sequential cells identification: 
[11/25 13:31:59     31s]   Identified SBFF number: 17
[11/25 13:31:59     31s]   Identified MBFF number: 0
[11/25 13:31:59     31s]   Identified SB Latch number: 6
[11/25 13:31:59     31s]   Identified MB Latch number: 0
[11/25 13:31:59     31s]   Not identified SBFF number: 0
[11/25 13:31:59     31s]   Not identified MBFF number: 0
[11/25 13:31:59     31s]   Not identified SB Latch number: 0
[11/25 13:31:59     31s]   Not identified MB Latch number: 0
[11/25 13:31:59     31s]   Number of sequential cells which are not FFs: 3
[11/25 13:31:59     31s]  Visiting view : default_setup_view
[11/25 13:31:59     31s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:31:59     31s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:31:59     31s]  Visiting view : default_hold_view
[11/25 13:31:59     31s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:31:59     31s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:31:59     31s] TLC MultiMap info (StdDelay):
[11/25 13:31:59     31s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:31:59     31s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/25 13:31:59     31s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:31:59     31s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/25 13:31:59     31s]  Setting StdDelay to: 4.3ps
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:31:59     31s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:31:59     31s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:31:59     31s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:31:59     31s] 
[11/25 13:31:59     31s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:00     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.2 mem=3046.1M
[11/25 13:32:00     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.2 mem=3046.1M
[11/25 13:32:00     32s] Creating Lib Analyzer, finished. 
[11/25 13:32:00     32s] ### Creating TopoMgr, started
[11/25 13:32:00     32s] ### Creating TopoMgr, finished
[11/25 13:32:00     32s] #optDebug: Start CG creation (mem=3046.1M)
[11/25 13:32:00     32s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:00     32s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:00     32s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:00     32s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:00     32s] ToF 135.6527um
[11/25 13:32:00     32s] (cpu=0:00:00.2, mem=3102.4M)
[11/25 13:32:00     32s]  ...processing cgPrt (cpu=0:00:00.2, mem=3102.4M)
[11/25 13:32:00     32s]  ...processing cgEgp (cpu=0:00:00.2, mem=3102.4M)
[11/25 13:32:00     32s]  ...processing cgPbk (cpu=0:00:00.2, mem=3102.4M)
[11/25 13:32:00     32s]  ...processing cgNrb(cpu=0:00:00.2, mem=3102.4M)
[11/25 13:32:00     32s]  ...processing cgObs (cpu=0:00:00.2, mem=3102.4M)
[11/25 13:32:00     32s]  ...processing cgCon (cpu=0:00:00.2, mem=3102.4M)
[11/25 13:32:00     32s]  ...processing cgPdm (cpu=0:00:00.2, mem=3102.4M)
[11/25 13:32:00     32s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3102.4M)
[11/25 13:32:00     32s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:00     32s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:00     32s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:00     32s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:00     32s] {MMLU 0 0 3212}
[11/25 13:32:00     32s] [oiLAM] Zs 3, 11
[11/25 13:32:00     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.5 mem=3102.4M
[11/25 13:32:00     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.5 mem=3102.4M
[11/25 13:32:00     32s] Running pre-eGR process
[11/25 13:32:00     32s] [NR-eGR] Started Early Global Route ( Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] (I)      Initializing eGR engine (regular)
[11/25 13:32:00     32s] Set min layer with default ( 2 )
[11/25 13:32:00     32s] Set max layer with parameter ( 3 )
[11/25 13:32:00     32s] (I)      clean place blk overflow:
[11/25 13:32:00     32s] (I)      H : enabled 1.00 0
[11/25 13:32:00     32s] (I)      V : enabled 1.00 0
[11/25 13:32:00     32s] (I)      Initializing eGR engine (regular)
[11/25 13:32:00     32s] Set min layer with default ( 2 )
[11/25 13:32:00     32s] Set max layer with parameter ( 3 )
[11/25 13:32:00     32s] (I)      clean place blk overflow:
[11/25 13:32:00     32s] (I)      H : enabled 1.00 0
[11/25 13:32:00     32s] (I)      V : enabled 1.00 0
[11/25 13:32:00     32s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] (I)      Running eGR Regular flow
[11/25 13:32:00     32s] (I)      # wire layers (front) : 11
[11/25 13:32:00     32s] (I)      # wire layers (back)  : 0
[11/25 13:32:00     32s] (I)      min wire layer : 1
[11/25 13:32:00     32s] (I)      max wire layer : 10
[11/25 13:32:00     32s] (I)      # cut layers (front) : 10
[11/25 13:32:00     32s] (I)      # cut layers (back)  : 0
[11/25 13:32:00     32s] (I)      min cut layer : 1
[11/25 13:32:00     32s] (I)      max cut layer : 9
[11/25 13:32:00     32s] (I)      ================================ Layers ================================
[11/25 13:32:00     32s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:00     32s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/25 13:32:00     32s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:00     32s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:00     32s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:00     32s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:00     32s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:32:00     32s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:32:00     32s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:32:00     32s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:32:00     32s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:32:00     32s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:32:00     32s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/25 13:32:00     32s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/25 13:32:00     32s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:00     32s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/25 13:32:00     32s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/25 13:32:00     32s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/25 13:32:00     32s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/25 13:32:00     32s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:00     32s] (I)      Started Import and model ( Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] (I)      Number of ignored instance 0
[11/25 13:32:00     32s] (I)      Number of inbound cells 0
[11/25 13:32:00     32s] (I)      Number of opened ILM blockages 0
[11/25 13:32:00     32s] (I)      Number of instances temporarily fixed by detailed placement 98
[11/25 13:32:00     32s] (I)      numMoveCells=1782, numMacros=0  numPads=2  numMultiRowHeightInsts=0
[11/25 13:32:00     32s] (I)      cell height: 4320, count: 1782
[11/25 13:32:00     32s] (I)      Number of nets = 952 ( 2260 ignored )
[11/25 13:32:00     32s] (I)      Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[11/25 13:32:00     32s] (I)      == Non-default Options ==
[11/25 13:32:00     32s] (I)      Maximum routing layer                              : 3
[11/25 13:32:00     32s] (I)      Top routing layer                                  : 3
[11/25 13:32:00     32s] (I)      Buffering-aware routing                            : true
[11/25 13:32:00     32s] (I)      Spread congestion away from blockages              : true
[11/25 13:32:00     32s] (I)      Number of threads                                  : 1
[11/25 13:32:00     32s] (I)      Overflow penalty cost                              : 10
[11/25 13:32:00     32s] (I)      Punch through distance                             : 691.927000
[11/25 13:32:00     32s] (I)      Source-to-sink ratio                               : 0.300000
[11/25 13:32:00     32s] (I)      Route tie net to shape                             : auto
[11/25 13:32:00     32s] (I)      Method to set GCell size                           : row
[11/25 13:32:00     32s] (I)      Tie hi/lo max distance                             : 10.800000
[11/25 13:32:00     32s] (I)      Counted 316 PG shapes. eGR will not process PG shapes layer by layer.
[11/25 13:32:00     32s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:32:00     32s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:32:00     32s] (I)      ============== Pin Summary ==============
[11/25 13:32:00     32s] (I)      +-------+--------+---------+------------+
[11/25 13:32:00     32s] (I)      | Layer | # pins | % total |      Group |
[11/25 13:32:00     32s] (I)      +-------+--------+---------+------------+
[11/25 13:32:00     32s] (I)      |     1 |   4583 |   98.71 |        Pin |
[11/25 13:32:00     32s] (I)      |     2 |     60 |    1.29 | Pin access |
[11/25 13:32:00     32s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/25 13:32:00     32s] (I)      |     4 |      0 |    0.00 |      Other |
[11/25 13:32:00     32s] (I)      |     5 |      0 |    0.00 |      Other |
[11/25 13:32:00     32s] (I)      |     6 |      0 |    0.00 |      Other |
[11/25 13:32:00     32s] (I)      |     7 |      0 |    0.00 |      Other |
[11/25 13:32:00     32s] (I)      |     8 |      0 |    0.00 |      Other |
[11/25 13:32:00     32s] (I)      |     9 |      0 |    0.00 |      Other |
[11/25 13:32:00     32s] (I)      |    10 |      0 |    0.00 |      Other |
[11/25 13:32:00     32s] (I)      +-------+--------+---------+------------+
[11/25 13:32:00     32s] (I)      Custom ignore net properties:
[11/25 13:32:00     32s] (I)      1 : NotLegal
[11/25 13:32:00     32s] (I)      Default ignore net properties:
[11/25 13:32:00     32s] (I)      1 : Special
[11/25 13:32:00     32s] (I)      2 : Analog
[11/25 13:32:00     32s] (I)      3 : Fixed
[11/25 13:32:00     32s] (I)      4 : Skipped
[11/25 13:32:00     32s] (I)      5 : MixedSignal
[11/25 13:32:00     32s] (I)      Prerouted net properties:
[11/25 13:32:00     32s] (I)      1 : NotLegal
[11/25 13:32:00     32s] (I)      2 : Special
[11/25 13:32:00     32s] (I)      3 : Analog
[11/25 13:32:00     32s] (I)      4 : Fixed
[11/25 13:32:00     32s] (I)      5 : Skipped
[11/25 13:32:00     32s] (I)      6 : MixedSignal
[11/25 13:32:00     32s] [NR-eGR] Early global route reroute all routable nets
[11/25 13:32:00     32s] (I)      Use row-based GCell size
[11/25 13:32:00     32s] (I)      Use row-based GCell align
[11/25 13:32:00     32s] (I)      layer 0 area = 170496
[11/25 13:32:00     32s] (I)      layer 1 area = 170496
[11/25 13:32:00     32s] (I)      layer 2 area = 170496
[11/25 13:32:00     32s] (I)      GCell unit size   : 4320
[11/25 13:32:00     32s] (I)      GCell multiplier  : 1
[11/25 13:32:00     32s] (I)      GCell row height  : 4320
[11/25 13:32:00     32s] (I)      Actual row height : 4320
[11/25 13:32:00     32s] (I)      GCell align ref   : 20160 20160
[11/25 13:32:00     32s] [NR-eGR] Track table information for default rule: 
[11/25 13:32:00     32s] [NR-eGR] M1 has single uniform track structure
[11/25 13:32:00     32s] [NR-eGR] M2 has non-uniform track structure
[11/25 13:32:00     32s] [NR-eGR] M3 has single uniform track structure
[11/25 13:32:00     32s] [NR-eGR] M4 has single uniform track structure
[11/25 13:32:00     32s] [NR-eGR] M5 has single uniform track structure
[11/25 13:32:00     32s] [NR-eGR] M6 has single uniform track structure
[11/25 13:32:00     32s] [NR-eGR] M7 has single uniform track structure
[11/25 13:32:00     32s] [NR-eGR] M8 has single uniform track structure
[11/25 13:32:00     32s] [NR-eGR] M9 has single uniform track structure
[11/25 13:32:00     32s] [NR-eGR] Pad has single uniform track structure
[11/25 13:32:00     32s] (I)      ============== Default via ===============
[11/25 13:32:00     32s] (I)      +---+------------------+-----------------+
[11/25 13:32:00     32s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/25 13:32:00     32s] (I)      +---+------------------+-----------------+
[11/25 13:32:00     32s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/25 13:32:00     32s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/25 13:32:00     32s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/25 13:32:00     32s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/25 13:32:00     32s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/25 13:32:00     32s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/25 13:32:00     32s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/25 13:32:00     32s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/25 13:32:00     32s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/25 13:32:00     32s] (I)      +---+------------------+-----------------+
[11/25 13:32:00     32s] (I)      Design has 0 placement macros with 0 shapes. 
[11/25 13:32:00     32s] [NR-eGR] Read 162 PG shapes
[11/25 13:32:00     32s] [NR-eGR] Read 0 clock shapes
[11/25 13:32:00     32s] [NR-eGR] Read 0 other shapes
[11/25 13:32:00     32s] [NR-eGR] #Routing Blockages  : 0
[11/25 13:32:00     32s] [NR-eGR] #Bump Blockages     : 0
[11/25 13:32:00     32s] [NR-eGR] #Instance Blockages : 60
[11/25 13:32:00     32s] [NR-eGR] #PG Blockages       : 162
[11/25 13:32:00     32s] [NR-eGR] #Halo Blockages     : 0
[11/25 13:32:00     32s] [NR-eGR] #Boundary Blockages : 0
[11/25 13:32:00     32s] [NR-eGR] #Clock Blockages    : 0
[11/25 13:32:00     32s] [NR-eGR] #Other Blockages    : 0
[11/25 13:32:00     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/25 13:32:00     32s] [NR-eGR] #prerouted nets         : 0
[11/25 13:32:00     32s] [NR-eGR] #prerouted special nets : 0
[11/25 13:32:00     32s] [NR-eGR] #prerouted wires        : 0
[11/25 13:32:00     32s] [NR-eGR] Read 952 nets ( ignored 0 )
[11/25 13:32:00     32s] (I)        Front-side 952 ( ignored 0 )
[11/25 13:32:00     32s] (I)        Back-side  0 ( ignored 0 )
[11/25 13:32:00     32s] (I)        Both-side  0 ( ignored 0 )
[11/25 13:32:00     32s] (I)      dcls route internal nets
[11/25 13:32:00     32s] (I)      dcls route interface nets
[11/25 13:32:00     32s] (I)      dcls route common nets
[11/25 13:32:00     32s] (I)      dcls route top nets
[11/25 13:32:00     32s] (I)      Reading macro buffers
[11/25 13:32:00     32s] (I)      Number of macro buffers: 0
[11/25 13:32:00     32s] (I)      early_global_route_priority property id does not exist.
[11/25 13:32:00     32s] (I)      Read Num Blocks=222  Num Prerouted Wires=0  Num CS=0
[11/25 13:32:00     32s] (I)      Layer 1 (H) : #blockages 222 : #preroutes 0
[11/25 13:32:00     32s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/25 13:32:00     32s] (I)      Number of ignored nets                =      0
[11/25 13:32:00     32s] (I)      Number of connected nets              =      0
[11/25 13:32:00     32s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/25 13:32:00     32s] (I)      Number of clock nets                  =      0.  Ignored: No
[11/25 13:32:00     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/25 13:32:00     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/25 13:32:00     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/25 13:32:00     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/25 13:32:00     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/25 13:32:00     32s] (I)      Constructing bin map
[11/25 13:32:00     32s] (I)      Initialize bin information with width=8640 height=8640
[11/25 13:32:00     32s] (I)      Done constructing bin map
[11/25 13:32:00     32s] (I)      Ndr track 0 does not exist
[11/25 13:32:00     32s] (I)      ---------------------Grid Graph Info--------------------
[11/25 13:32:00     32s] (I)      Routing area        : (0, 0) - (259776, 252288)
[11/25 13:32:00     32s] (I)      Core area           : (20160, 20160) - (239616, 231840)
[11/25 13:32:00     32s] (I)      Site width          :   864  (dbu)
[11/25 13:32:00     32s] (I)      Row height          :  4320  (dbu)
[11/25 13:32:00     32s] (I)      GCell row height    :  4320  (dbu)
[11/25 13:32:00     32s] (I)      GCell width         :  4320  (dbu)
[11/25 13:32:00     32s] (I)      GCell height        :  4320  (dbu)
[11/25 13:32:00     32s] (I)      Grid                :    60    58     3
[11/25 13:32:00     32s] (I)      Layer numbers       :     1     2     3
[11/25 13:32:00     32s] (I)      Layer name         :    M1    M2    M3
[11/25 13:32:00     32s] (I)      Vertical capacity   :     0     0  4320
[11/25 13:32:00     32s] (I)      Horizontal capacity :     0  4320     0
[11/25 13:32:00     32s] (I)      Default wire width  :   288   288   288
[11/25 13:32:00     32s] (I)      Default wire space  :   288   288   288
[11/25 13:32:00     32s] (I)      Default wire pitch  :   576   576   576
[11/25 13:32:00     32s] (I)      Default pitch size  :   576   576   576
[11/25 13:32:00     32s] (I)      First track coord   :   576  2880   576
[11/25 13:32:00     32s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/25 13:32:00     32s] (I)      Total num of tracks :   450   405   450
[11/25 13:32:00     32s] (I)      --------------------------------------------------------
[11/25 13:32:00     32s] 
[11/25 13:32:00     32s] [NR-eGR] ============ Routing rule table ============
[11/25 13:32:00     32s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[11/25 13:32:00     32s] [NR-eGR] ========================================
[11/25 13:32:00     32s] [NR-eGR] 
[11/25 13:32:00     32s] (I)      ==== NDR : (Default) ====
[11/25 13:32:00     32s] (I)      +--------------+--------+
[11/25 13:32:00     32s] (I)      |           ID |      0 |
[11/25 13:32:00     32s] (I)      |      Default |    yes |
[11/25 13:32:00     32s] (I)      |  Clk Special |     no |
[11/25 13:32:00     32s] (I)      | Hard spacing |     no |
[11/25 13:32:00     32s] (I)      |    NDR track | (none) |
[11/25 13:32:00     32s] (I)      |      NDR via | (none) |
[11/25 13:32:00     32s] (I)      |  Extra space |      0 |
[11/25 13:32:00     32s] (I)      |      Shields |      0 |
[11/25 13:32:00     32s] (I)      |   Demand (H) |      1 |
[11/25 13:32:00     32s] (I)      |   Demand (V) |      1 |
[11/25 13:32:00     32s] (I)      |        #Nets |    952 |
[11/25 13:32:00     32s] (I)      +--------------+--------+
[11/25 13:32:00     32s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:32:00     32s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/25 13:32:00     32s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:32:00     32s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:32:00     32s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:32:00     32s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:32:00     32s] (I)      =============== Blocked Tracks ===============
[11/25 13:32:00     32s] (I)      +-------+---------+----------+---------------+
[11/25 13:32:00     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/25 13:32:00     32s] (I)      +-------+---------+----------+---------------+
[11/25 13:32:00     32s] (I)      |     1 |       0 |        0 |         0.00% |
[11/25 13:32:00     32s] (I)      |     2 |   24300 |     2613 |        10.75% |
[11/25 13:32:00     32s] (I)      |     3 |   26100 |        0 |         0.00% |
[11/25 13:32:00     32s] (I)      +-------+---------+----------+---------------+
[11/25 13:32:00     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] (I)      Reset routing kernel
[11/25 13:32:00     32s] (I)      Started Global Routing ( Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] (I)      totalPins=2383  totalGlobalPin=2119 (88.92%)
[11/25 13:32:00     32s] (I)      ================= Net Group Info =================
[11/25 13:32:00     32s] (I)      +----+----------------+--------------+-----------+
[11/25 13:32:00     32s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/25 13:32:00     32s] (I)      +----+----------------+--------------+-----------+
[11/25 13:32:00     32s] (I)      |  1 |            952 |        M2(2) |     M3(3) |
[11/25 13:32:00     32s] (I)      +----+----------------+--------------+-----------+
[11/25 13:32:00     32s] (I)      total 2D Cap : 47826 = (21726 H, 26100 V)
[11/25 13:32:00     32s] (I)      total 2D Demand : 264 = (264 H, 0 V)
[11/25 13:32:00     32s] (I)      init route region map
[11/25 13:32:00     32s] (I)      #blocked GCells = 0
[11/25 13:32:00     32s] (I)      #regions = 1
[11/25 13:32:00     32s] (I)      init safety region map
[11/25 13:32:00     32s] (I)      #blocked GCells = 0
[11/25 13:32:00     32s] (I)      #regions = 1
[11/25 13:32:00     32s] (I)      Adjusted 0 GCells for pin access
[11/25 13:32:00     32s] (I)      #blocked areas for congestion spreading : 0
[11/25 13:32:00     32s] [NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[11/25 13:32:00     32s] (I)      
[11/25 13:32:00     32s] (I)      ============  Phase 1a Route ============
[11/25 13:32:00     32s] (I)      Usage: 1747 = (1012 H, 735 V) = (4.66% H, 2.82% V) = (1.093e+03um H, 7.938e+02um V)
[11/25 13:32:00     32s] (I)      
[11/25 13:32:00     32s] (I)      ============  Phase 1b Route ============
[11/25 13:32:00     32s] (I)      Usage: 1747 = (1012 H, 735 V) = (4.66% H, 2.82% V) = (1.093e+03um H, 7.938e+02um V)
[11/25 13:32:00     32s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.886760e+03um
[11/25 13:32:00     32s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/25 13:32:00     32s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/25 13:32:00     32s] (I)      
[11/25 13:32:00     32s] (I)      ============  Phase 1c Route ============
[11/25 13:32:00     32s] (I)      Usage: 1747 = (1012 H, 735 V) = (4.66% H, 2.82% V) = (1.093e+03um H, 7.938e+02um V)
[11/25 13:32:00     32s] (I)      
[11/25 13:32:00     32s] (I)      ============  Phase 1d Route ============
[11/25 13:32:00     32s] (I)      Usage: 1747 = (1012 H, 735 V) = (4.66% H, 2.82% V) = (1.093e+03um H, 7.938e+02um V)
[11/25 13:32:00     32s] (I)      
[11/25 13:32:00     32s] (I)      ============  Phase 1e Route ============
[11/25 13:32:00     32s] (I)      Usage: 1747 = (1012 H, 735 V) = (4.66% H, 2.82% V) = (1.093e+03um H, 7.938e+02um V)
[11/25 13:32:00     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.886760e+03um
[11/25 13:32:00     32s] (I)      
[11/25 13:32:00     32s] (I)      ============  Phase 1l Route ============
[11/25 13:32:00     32s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/25 13:32:00     32s] (I)      Layer  2:      21381      2048         0        1770       23895    ( 6.90%) 
[11/25 13:32:00     32s] (I)      Layer  3:      25650       735         0           0       25650    ( 0.00%) 
[11/25 13:32:00     32s] (I)      Total:         47031      2783         0        1770       49545    ( 3.45%) 
[11/25 13:32:00     32s] (I)      
[11/25 13:32:00     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/25 13:32:00     32s] [NR-eGR]                        OverCon            
[11/25 13:32:00     32s] [NR-eGR]                         #Gcell     %Gcell
[11/25 13:32:00     32s] [NR-eGR]        Layer             (1-0)    OverCon
[11/25 13:32:00     32s] [NR-eGR] ----------------------------------------------
[11/25 13:32:00     32s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/25 13:32:00     32s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/25 13:32:00     32s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/25 13:32:00     32s] [NR-eGR] ----------------------------------------------
[11/25 13:32:00     32s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/25 13:32:00     32s] [NR-eGR] 
[11/25 13:32:00     32s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] (I)      Updating congestion map
[11/25 13:32:00     32s] (I)      total 2D Cap : 47881 = (21781 H, 26100 V)
[11/25 13:32:00     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/25 13:32:00     32s] (I)      Running track assignment and export wires
[11/25 13:32:00     32s] (I)      Delete wires for 952 nets 
[11/25 13:32:00     32s] (I)      ============= Track Assignment ============
[11/25 13:32:00     32s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/25 13:32:00     32s] (I)      Run Multi-thread track assignment
[11/25 13:32:00     32s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] (I)      Started Export ( Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/25 13:32:00     32s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/25 13:32:00     32s] [NR-eGR] --------------------------------------------------------------------------
[11/25 13:32:00     32s] [NR-eGR]              Length (um)  Vias 
[11/25 13:32:00     32s] [NR-eGR] -------------------------------
[11/25 13:32:00     32s] [NR-eGR]  M1   (1V)             0  2363 
[11/25 13:32:00     32s] [NR-eGR]  M2   (2H)          1167  2312 
[11/25 13:32:00     32s] [NR-eGR]  M3   (3V)           823     0 
[11/25 13:32:00     32s] [NR-eGR]  M4   (4H)             0     0 
[11/25 13:32:00     32s] [NR-eGR]  M5   (5V)             0     0 
[11/25 13:32:00     32s] [NR-eGR]  M6   (6H)             0     0 
[11/25 13:32:00     32s] [NR-eGR]  M7   (7V)             0     0 
[11/25 13:32:00     32s] [NR-eGR]  M8   (8H)             0     0 
[11/25 13:32:00     32s] [NR-eGR]  M9   (9V)             0     0 
[11/25 13:32:00     32s] [NR-eGR]  Pad  (10H)            0     0 
[11/25 13:32:00     32s] [NR-eGR] -------------------------------
[11/25 13:32:00     32s] [NR-eGR]       Total         1989  4675 
[11/25 13:32:00     32s] [NR-eGR] --------------------------------------------------------------------------
[11/25 13:32:00     32s] [NR-eGR] Total half perimeter of net bounding box: 22871um
[11/25 13:32:00     32s] [NR-eGR] Total length: 1989um, number of vias: 4675
[11/25 13:32:00     32s] [NR-eGR] --------------------------------------------------------------------------
[11/25 13:32:00     32s] (I)      == Layer wire length by net rule ==
[11/25 13:32:00     32s] (I)                   Default 
[11/25 13:32:00     32s] (I)      ---------------------
[11/25 13:32:00     32s] (I)       M1   (1V)       0um 
[11/25 13:32:00     32s] (I)       M2   (2H)    1167um 
[11/25 13:32:00     32s] (I)       M3   (3V)     823um 
[11/25 13:32:00     32s] (I)       M4   (4H)       0um 
[11/25 13:32:00     32s] (I)       M5   (5V)       0um 
[11/25 13:32:00     32s] (I)       M6   (6H)       0um 
[11/25 13:32:00     32s] (I)       M7   (7V)       0um 
[11/25 13:32:00     32s] (I)       M8   (8H)       0um 
[11/25 13:32:00     32s] (I)       M9   (9V)       0um 
[11/25 13:32:00     32s] (I)       Pad  (10H)      0um 
[11/25 13:32:00     32s] (I)      ---------------------
[11/25 13:32:00     32s] (I)            Total   1989um 
[11/25 13:32:00     32s] (I)      == Layer via count by net rule ==
[11/25 13:32:00     32s] (I)                   Default 
[11/25 13:32:00     32s] (I)      ---------------------
[11/25 13:32:00     32s] (I)       M1   (1V)      2363 
[11/25 13:32:00     32s] (I)       M2   (2H)      2312 
[11/25 13:32:00     32s] (I)       M3   (3V)         0 
[11/25 13:32:00     32s] (I)       M4   (4H)         0 
[11/25 13:32:00     32s] (I)       M5   (5V)         0 
[11/25 13:32:00     32s] (I)       M6   (6H)         0 
[11/25 13:32:00     32s] (I)       M7   (7V)         0 
[11/25 13:32:00     32s] (I)       M8   (8H)         0 
[11/25 13:32:00     32s] (I)       M9   (9V)         0 
[11/25 13:32:00     32s] (I)       Pad  (10H)        0 
[11/25 13:32:00     32s] (I)      ---------------------
[11/25 13:32:00     32s] (I)            Total     4675 
[11/25 13:32:00     32s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] eee: RC Grid memory freed = 6720 (8 X 7 X 10 X 12b)
[11/25 13:32:00     32s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] [NR-eGR] Finished Early Global Route ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2.98 MB )
[11/25 13:32:00     32s] (I)      ======================================== Runtime Summary =========================================
[11/25 13:32:00     32s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[11/25 13:32:00     32s] (I)      --------------------------------------------------------------------------------------------------
[11/25 13:32:00     32s] (I)       Early Global Route                             100.00%  19.99 sec  20.05 sec  0.06 sec  0.04 sec 
[11/25 13:32:00     32s] (I)       +-Early Global Route kernel                     90.35%  19.99 sec  20.05 sec  0.06 sec  0.04 sec 
[11/25 13:32:00     32s] (I)       | +-Import and model                            23.95%  20.00 sec  20.01 sec  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)       | | +-Create place DB                            6.97%  20.00 sec  20.00 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | +-Import place data                        6.87%  20.00 sec  20.00 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Read instances and placement           1.67%  20.00 sec  20.00 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Read nets                              3.09%  20.00 sec  20.00 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Read rows                              0.01%  20.00 sec  20.00 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Read module constraints                0.01%  20.00 sec  20.00 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Create route DB                           11.93%  20.00 sec  20.01 sec  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)       | | | +-Import route data (1T)                  11.53%  20.00 sec  20.01 sec  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Read blockages ( Layer 2-3 )           3.59%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Read routing blockages               0.00%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Read bump blockages                  0.00%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Read instance blockages              0.47%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Read PG blockages                    0.49%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Read clock blockages                 0.03%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Read other blockages                 0.01%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Read halo blockages                  0.03%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Read boundary cut boxes              0.00%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Read blackboxes                        0.01%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Read prerouted                         0.04%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Read nets                              0.52%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Set up via pillars                     0.24%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Initialize 3D grid graph               0.04%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Model blockage capacity                1.02%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Initialize 3D capacity               0.85%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Read aux data                              0.27%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Others data preparation                    0.00%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Create route kernel                        3.90%  20.01 sec  20.01 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | +-Global Routing                              24.73%  20.01 sec  20.03 sec  0.02 sec  0.01 sec 
[11/25 13:32:00     32s] (I)       | | +-Initialization                             2.15%  20.01 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Net group 1                               18.22%  20.02 sec  20.03 sec  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)       | | | +-Generate topology                        0.92%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | +-Phase 1a                                 1.65%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Pattern routing (1T)                   1.09%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Add via demand to 2D                   0.31%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | +-Phase 1b                                 0.28%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | +-Phase 1c                                 0.01%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | +-Phase 1d                                 0.02%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | +-Phase 1e                                 0.37%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Route legalization                     0.22%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Legalize Blockage Violations         0.03%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | | | +-Legalize Reach Aware Violations      0.01%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | +-Phase 1l                                10.74%  20.02 sec  20.03 sec  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)       | | | | +-Layer assignment (1T)                 10.44%  20.02 sec  20.03 sec  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)       | +-Export cong map                              0.87%  20.03 sec  20.03 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Export 2D cong map                         0.34%  20.03 sec  20.03 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | +-Extract Global 3D Wires                      0.19%  20.03 sec  20.03 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | +-Track Assignment (1T)                        7.78%  20.03 sec  20.04 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Initialization                             0.11%  20.03 sec  20.03 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Track Assignment Kernel                    7.13%  20.03 sec  20.03 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Free Memory                                0.00%  20.04 sec  20.04 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | +-Export                                      21.99%  20.04 sec  20.05 sec  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)       | | +-Export DB wires                            3.45%  20.04 sec  20.04 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | +-Export all nets                          2.27%  20.04 sec  20.04 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | | +-Set wire vias                            0.67%  20.04 sec  20.04 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Report wirelength                         14.38%  20.04 sec  20.05 sec  0.01 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Update net boxes                           2.57%  20.05 sec  20.05 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | | +-Update timing                              0.00%  20.05 sec  20.05 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)       | +-Postprocess design                           0.32%  20.05 sec  20.05 sec  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)      ====================== Summary by functions ======================
[11/25 13:32:00     32s] (I)       Lv  Step                                   %      Real       CPU 
[11/25 13:32:00     32s] (I)      ------------------------------------------------------------------
[11/25 13:32:00     32s] (I)        0  Early Global Route               100.00%  0.06 sec  0.04 sec 
[11/25 13:32:00     32s] (I)        1  Early Global Route kernel         90.35%  0.06 sec  0.04 sec 
[11/25 13:32:00     32s] (I)        2  Global Routing                    24.73%  0.02 sec  0.01 sec 
[11/25 13:32:00     32s] (I)        2  Import and model                  23.95%  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)        2  Export                            21.99%  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)        2  Track Assignment (1T)              7.78%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        2  Export cong map                    0.87%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        2  Postprocess design                 0.32%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        2  Extract Global 3D Wires            0.19%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Net group 1                       18.22%  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)        3  Report wirelength                 14.38%  0.01 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Create route DB                   11.93%  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)        3  Track Assignment Kernel            7.13%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Create place DB                    6.97%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Create route kernel                3.90%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Export DB wires                    3.45%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Update net boxes                   2.57%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Initialization                     2.26%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Export 2D cong map                 0.34%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Read aux data                      0.27%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        4  Import route data (1T)            11.53%  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)        4  Phase 1l                          10.74%  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)        4  Import place data                  6.87%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        4  Export all nets                    2.27%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        4  Phase 1a                           1.65%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        4  Generate topology                  0.92%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        4  Set wire vias                      0.67%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        4  Phase 1e                           0.37%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        4  Phase 1b                           0.28%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Layer assignment (1T)             10.44%  0.01 sec  0.01 sec 
[11/25 13:32:00     32s] (I)        5  Read nets                          3.61%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Read blockages ( Layer 2-3 )       3.59%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Read instances and placement       1.67%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Pattern routing (1T)               1.09%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Model blockage capacity            1.02%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Add via demand to 2D               0.31%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Set up via pillars                 0.24%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Route legalization                 0.22%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Read prerouted                     0.04%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Read rows                          0.01%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Read module constraints            0.01%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Initialize 3D capacity             0.85%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Read PG blockages                  0.49%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Read instance blockages            0.47%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Legalize Blockage Violations       0.03%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Legalize Reach Aware Violations    0.01%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] (I)        7  Allocate memory for PG via list    0.03%  0.00 sec  0.00 sec 
[11/25 13:32:00     32s] Running post-eGR process
[11/25 13:32:00     32s] Extraction called for design 'dist_sort' of instances=1880 and nets=11933 using extraction engine 'preRoute' .
[11/25 13:32:00     32s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/25 13:32:00     32s] Type 'man IMPEXT-3530' for more detail.
[11/25 13:32:00     32s] PreRoute RC Extraction called for design dist_sort.
[11/25 13:32:00     32s] RC Extraction called in multi-corner(1) mode.
[11/25 13:32:00     32s] RCMode: PreRoute
[11/25 13:32:00     32s]       RC Corner Indexes            0   
[11/25 13:32:00     32s] Capacitance Scaling Factor   : 1.00000 
[11/25 13:32:00     32s] Resistance Scaling Factor    : 1.00000 
[11/25 13:32:00     32s] Clock Cap. Scaling Factor    : 1.00000 
[11/25 13:32:00     32s] Clock Res. Scaling Factor    : 1.00000 
[11/25 13:32:00     32s] Shrink Factor                : 1.00000
[11/25 13:32:00     32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/25 13:32:00     32s] Using Quantus QRC technology file ...
[11/25 13:32:00     32s] eee: RC Grid memory allocated = 6720 (8 X 7 X 10 X 12b)
[11/25 13:32:00     32s] Updating RC Grid density data for preRoute extraction ...
[11/25 13:32:00     32s] eee: pegSigSF=1.070000
[11/25 13:32:00     32s] Initializing multi-corner resistance tables ...
[11/25 13:32:00     32s] eee: Grid unit RC data computation started
[11/25 13:32:00     32s] eee: Grid unit RC data computation completed
[11/25 13:32:00     32s] eee: l=1 avDens=0.009769 usedTrk=26.377177 availTrk=2700.000000 sigTrk=26.377177
[11/25 13:32:00     32s] eee: l=2 avDens=0.053837 usedTrk=153.435786 availTrk=2850.000000 sigTrk=153.435786
[11/25 13:32:00     32s] eee: l=3 avDens=0.028495 usedTrk=76.935371 availTrk=2700.000000 sigTrk=76.935371
[11/25 13:32:00     32s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:00     32s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:00     32s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:00     32s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:00     32s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:00     32s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:00     32s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:00     32s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:00     32s] eee: LAM-FP: thresh=1 ; dimX=451.000000 ; dimY=438.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:32:00     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:32:00     32s] eee: NetCapCache creation started. (Current Mem: 3071.352M) 
[11/25 13:32:00     32s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3071.352M) 
[11/25 13:32:00     32s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(64.944000, 63.072000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (7 X 6)
[11/25 13:32:00     32s] eee: Metal Layers Info:
[11/25 13:32:00     32s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:32:00     32s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:32:00     32s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:32:00     32s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:32:00     32s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:32:00     32s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:32:00     32s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:32:00     32s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/25 13:32:00     32s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/25 13:32:00     32s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/25 13:32:00     32s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/25 13:32:00     32s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/25 13:32:00     32s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/25 13:32:00     32s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:32:00     32s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:32:00     32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3071.352M)
[11/25 13:32:00     32s] Cell dist_sort LLGs are deleted
[11/25 13:32:00     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:00     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:00     32s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3071.4M, EPOCH TIME: 1732559520.546307
[11/25 13:32:00     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:00     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:00     32s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3071.4M, EPOCH TIME: 1732559520.548543
[11/25 13:32:00     32s] Max number of tech site patterns supported in site array is 256.
[11/25 13:32:00     32s] Core basic site is coreSite
[11/25 13:32:00     32s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:32:00     32s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:32:00     32s] Fast DP-INIT is on for default
[11/25 13:32:00     32s] Atter site array init, number of instance map data is 0.
[11/25 13:32:00     32s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.002, REAL:0.003, MEM:3071.4M, EPOCH TIME: 1732559520.551844
[11/25 13:32:00     32s] 
[11/25 13:32:00     32s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:00     32s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:00     32s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.004, REAL:0.007, MEM:3071.4M, EPOCH TIME: 1732559520.552910
[11/25 13:32:00     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:00     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:00     32s] Starting delay calculation for Setup views
[11/25 13:32:00     32s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:32:00     32s] #################################################################################
[11/25 13:32:00     32s] # Design Stage: PreRoute
[11/25 13:32:00     32s] # Design Name: dist_sort
[11/25 13:32:00     32s] # Design Mode: 90nm
[11/25 13:32:00     32s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:32:00     32s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:32:00     32s] # Signoff Settings: SI Off 
[11/25 13:32:00     32s] #################################################################################
[11/25 13:32:00     32s] Calculate delays in Single mode...
[11/25 13:32:00     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 3078.6M, InitMEM = 3078.6M)
[11/25 13:32:00     32s] Start delay calculation (fullDC) (1 T). (MEM=2523.6)
[11/25 13:32:00     32s] End AAE Lib Interpolated Model. (MEM=3090.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:00     32s] Total number of fetched objects 2130
[11/25 13:32:00     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:00     32s] End delay calculation. (MEM=2533.98 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:32:00     32s] End delay calculation (fullDC). (MEM=2533.98 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:32:00     32s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3131.9M) ***
[11/25 13:32:01     33s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:33.0 mem=3131.9M)
[11/25 13:32:01     33s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.514%
------------------------------------------------------------------

[11/25 13:32:01     33s] **optDesign ... cpu = 0:00:02, real = 0:00:19, mem = 2528.9M, totSessionCpu=0:00:33 **
[11/25 13:32:01     33s] Begin: Collecting metrics
[11/25 13:32:01     33s] 
 --------------------------------------------------------------------- 
| Snapshot        | Density (%) | Resource               | DRVs       |
|                 |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------------+----------+-------------+------+-----|
| initial_summary |       60.51 | 0:00:01  |        3086 |    0 |   0 |
 --------------------------------------------------------------------- 
[11/25 13:32:01     33s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2535.7M, current mem=2528.9M)

[11/25 13:32:01     33s] End: Collecting metrics
[11/25 13:32:01     33s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:18.7 (0.1), totSession cpu/real = 0:00:33.1/0:08:21.2 (0.1), mem = 3081.9M
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] =============================================================================================
[11/25 13:32:01     33s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.12-s091_1
[11/25 13:32:01     33s] =============================================================================================
[11/25 13:32:01     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:01     33s] ---------------------------------------------------------------------------------------------
[11/25 13:32:01     33s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:32:01     33s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    0.9
[11/25 13:32:01     33s] [ MetricReport           ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:01     33s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[11/25 13:32:01     33s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:32:01     33s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:32:01     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:01     33s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:32:01     33s] [ MetricInit             ]      1   0:00:00.9  (   4.9 % )     0:00:00.9 /  0:00:00.9    0.9
[11/25 13:32:01     33s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:01     33s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.6
[11/25 13:32:01     33s] [ ExtractRC              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/25 13:32:01     33s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:32:01     33s] [ FullDelayCalc          ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:32:01     33s] [ TimingUpdate           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:32:01     33s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:01     33s] [ MISC                   ]          0:00:16.3  (  87.2 % )     0:00:16.3 /  0:00:00.3    0.0
[11/25 13:32:01     33s] ---------------------------------------------------------------------------------------------
[11/25 13:32:01     33s]  InitOpt #1 TOTAL                   0:00:18.7  ( 100.0 % )     0:00:18.7 /  0:00:02.5    0.1
[11/25 13:32:01     33s] ---------------------------------------------------------------------------------------------
[11/25 13:32:01     33s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/25 13:32:01     33s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/25 13:32:01     33s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:33.1 mem=3081.9M
[11/25 13:32:01     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:3081.9M, EPOCH TIME: 1732559521.180646
[11/25 13:32:01     33s] Processing tracks to init pin-track alignment.
[11/25 13:32:01     33s] z: 1, totalTracks: 1
[11/25 13:32:01     33s] z: 3, totalTracks: 1
[11/25 13:32:01     33s] z: 5, totalTracks: 1
[11/25 13:32:01     33s] z: 7, totalTracks: 1
[11/25 13:32:01     33s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:01     33s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3081.9M, EPOCH TIME: 1732559521.184144
[11/25 13:32:01     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:01     33s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:01     33s] OPERPROF:     Starting CMU at level 3, MEM:3081.9M, EPOCH TIME: 1732559521.186680
[11/25 13:32:01     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3081.9M, EPOCH TIME: 1732559521.186828
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:01     33s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3081.9M, EPOCH TIME: 1732559521.187012
[11/25 13:32:01     33s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3081.9M, EPOCH TIME: 1732559521.187036
[11/25 13:32:01     33s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3081.9M, EPOCH TIME: 1732559521.187131
[11/25 13:32:01     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3081.9MB).
[11/25 13:32:01     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:3081.9M, EPOCH TIME: 1732559521.187375
[11/25 13:32:01     33s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:33.1 mem=3081.9M
[11/25 13:32:01     33s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3081.9M, EPOCH TIME: 1732559521.189266
[11/25 13:32:01     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:01     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:3081.9M, EPOCH TIME: 1732559521.192894
[11/25 13:32:01     33s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/25 13:32:01     33s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:33.2 mem=3081.9M
[11/25 13:32:01     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:3081.9M, EPOCH TIME: 1732559521.193924
[11/25 13:32:01     33s] Processing tracks to init pin-track alignment.
[11/25 13:32:01     33s] z: 1, totalTracks: 1
[11/25 13:32:01     33s] z: 3, totalTracks: 1
[11/25 13:32:01     33s] z: 5, totalTracks: 1
[11/25 13:32:01     33s] z: 7, totalTracks: 1
[11/25 13:32:01     33s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:01     33s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3081.9M, EPOCH TIME: 1732559521.196656
[11/25 13:32:01     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:01     33s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:01     33s] OPERPROF:     Starting CMU at level 3, MEM:3081.9M, EPOCH TIME: 1732559521.199144
[11/25 13:32:01     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3081.9M, EPOCH TIME: 1732559521.199265
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:01     33s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3081.9M, EPOCH TIME: 1732559521.199419
[11/25 13:32:01     33s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3081.9M, EPOCH TIME: 1732559521.199442
[11/25 13:32:01     33s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3081.9M, EPOCH TIME: 1732559521.199535
[11/25 13:32:01     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3081.9MB).
[11/25 13:32:01     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.007, MEM:3081.9M, EPOCH TIME: 1732559521.201103
[11/25 13:32:01     33s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:33.2 mem=3081.9M
[11/25 13:32:01     33s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3081.9M, EPOCH TIME: 1732559521.202856
[11/25 13:32:01     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:01     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3081.9M, EPOCH TIME: 1732559521.205839
[11/25 13:32:01     33s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:33.2/0:08:21.2 (0.1), mem = 3081.9M
[11/25 13:32:01     33s] *** Starting optimizing excluded clock nets MEM= 3081.9M) ***
[11/25 13:32:01     33s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3081.9M) ***
[11/25 13:32:01     33s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:33.2/0:08:21.2 (0.1), mem = 3081.9M
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] =============================================================================================
[11/25 13:32:01     33s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.12-s091_1
[11/25 13:32:01     33s] =============================================================================================
[11/25 13:32:01     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:01     33s] ---------------------------------------------------------------------------------------------
[11/25 13:32:01     33s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:01     33s] ---------------------------------------------------------------------------------------------
[11/25 13:32:01     33s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:01     33s] ---------------------------------------------------------------------------------------------
[11/25 13:32:01     33s] The useful skew maximum allowed delay is: 0.216
[11/25 13:32:01     33s] Deleting Lib Analyzer.
[11/25 13:32:01     33s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:33.2/0:08:21.3 (0.1), mem = 3081.9M
[11/25 13:32:01     33s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:01     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.2 mem=3081.9M
[11/25 13:32:01     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.2 mem=3081.9M
[11/25 13:32:01     33s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/25 13:32:01     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.1
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Creating Lib Analyzer ...
[11/25 13:32:01     33s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:01     33s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:01     33s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:01     33s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:33.5 mem=3081.9M
[11/25 13:32:01     33s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:33.5 mem=3081.9M
[11/25 13:32:01     33s] Creating Lib Analyzer, finished. 
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Active Setup views: default_setup_view 
[11/25 13:32:01     33s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3081.9M, EPOCH TIME: 1732559521.646940
[11/25 13:32:01     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:01     33s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:01     33s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.004, MEM:3081.9M, EPOCH TIME: 1732559521.650740
[11/25 13:32:01     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:01     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] [oiPhyDebug] optDemand 28400440320.00, spDemand 27668874240.00.
[11/25 13:32:01     33s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1880
[11/25 13:32:01     33s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/25 13:32:01     33s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:33.6 mem=3081.9M
[11/25 13:32:01     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:3081.9M, EPOCH TIME: 1732559521.652976
[11/25 13:32:01     33s] Processing tracks to init pin-track alignment.
[11/25 13:32:01     33s] z: 1, totalTracks: 1
[11/25 13:32:01     33s] z: 3, totalTracks: 1
[11/25 13:32:01     33s] z: 5, totalTracks: 1
[11/25 13:32:01     33s] z: 7, totalTracks: 1
[11/25 13:32:01     33s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:01     33s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3081.9M, EPOCH TIME: 1732559521.655564
[11/25 13:32:01     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:01     33s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:01     33s] OPERPROF:     Starting CMU at level 3, MEM:3081.9M, EPOCH TIME: 1732559521.657682
[11/25 13:32:01     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3081.9M, EPOCH TIME: 1732559521.658512
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:01     33s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3081.9M, EPOCH TIME: 1732559521.658679
[11/25 13:32:01     33s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3081.9M, EPOCH TIME: 1732559521.659856
[11/25 13:32:01     33s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3081.9M, EPOCH TIME: 1732559521.659998
[11/25 13:32:01     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3081.9MB).
[11/25 13:32:01     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:3081.9M, EPOCH TIME: 1732559521.660244
[11/25 13:32:01     33s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:01     33s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1880
[11/25 13:32:01     33s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:33.6 mem=3081.9M
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Footprint cell information for calculating maxBufDist
[11/25 13:32:01     33s] *info: There are 11 candidate Buffer cells
[11/25 13:32:01     33s] *info: There are 9 candidate Inverter cells
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] #optDebug: Start CG creation (mem=3081.9M)
[11/25 13:32:01     33s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:01     33s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:01     33s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:01     33s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:01     33s] ToF 135.6527um
[11/25 13:32:01     33s] (cpu=0:00:00.2, mem=3113.2M)
[11/25 13:32:01     33s]  ...processing cgPrt (cpu=0:00:00.2, mem=3113.2M)
[11/25 13:32:01     33s]  ...processing cgEgp (cpu=0:00:00.2, mem=3113.2M)
[11/25 13:32:01     33s]  ...processing cgPbk (cpu=0:00:00.2, mem=3113.2M)
[11/25 13:32:01     33s]  ...processing cgNrb(cpu=0:00:00.2, mem=3113.2M)
[11/25 13:32:01     33s]  ...processing cgObs (cpu=0:00:00.2, mem=3113.2M)
[11/25 13:32:01     33s]  ...processing cgCon (cpu=0:00:00.2, mem=3113.2M)
[11/25 13:32:01     33s]  ...processing cgPdm (cpu=0:00:00.2, mem=3113.2M)
[11/25 13:32:01     33s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3113.2M)
[11/25 13:32:01     33s] ### Creating RouteCongInterface, started
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] #optDebug: {0, 1.000}
[11/25 13:32:01     33s] ### Creating RouteCongInterface, finished
[11/25 13:32:01     33s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3151.3M, EPOCH TIME: 1732559521.929022
[11/25 13:32:01     33s] Found 0 hard placement blockage before merging.
[11/25 13:32:01     33s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3151.3M, EPOCH TIME: 1732559521.929157
[11/25 13:32:01     33s] 
[11/25 13:32:01     33s] Netlist preparation processing... 
[11/25 13:32:01     33s] Removed 0 instance
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N15958 is an undriven net with 3 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16086 is an undriven net with 3 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16342 is an undriven net with 2 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16343 is an undriven net with 4 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16347 is an undriven net with 2 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16349 is an undriven net with 1 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16405 is an undriven net with 1 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16471 is an undriven net with 1 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16475 is an undriven net with 2 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16477 is an undriven net with 2 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16598 is an undriven net with 3 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16599 is an undriven net with 6 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16603 is an undriven net with 1 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16605 is an undriven net with 1 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16606 is an undriven net with 3 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16607 is an undriven net with 2 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16609 is an undriven net with 1 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: N16661 is an undriven net with 1 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: n440 is an undriven net with 1 fanouts.
[11/25 13:32:01     33s] **WARN: (IMPOPT-7098):	WARNING: n442 is an undriven net with 1 fanouts.
[11/25 13:32:01     33s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[11/25 13:32:01     33s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:32:01     33s] *info: Marking 0 isolation instances dont touch
[11/25 13:32:01     33s] *info: Marking 0 level shifter instances dont touch
[11/25 13:32:02     33s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:32:02     33s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1880
[11/25 13:32:02     33s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3215.5M, EPOCH TIME: 1732559522.002848
[11/25 13:32:02     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1880).
[11/25 13:32:02     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     33s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3093.5M, EPOCH TIME: 1732559522.006826
[11/25 13:32:02     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.1
[11/25 13:32:02     33s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:33.9/0:08:22.0 (0.1), mem = 3093.5M
[11/25 13:32:02     33s] 
[11/25 13:32:02     33s] =============================================================================================
[11/25 13:32:02     33s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.12-s091_1
[11/25 13:32:02     33s] =============================================================================================
[11/25 13:32:02     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:02     33s] ---------------------------------------------------------------------------------------------
[11/25 13:32:02     33s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  34.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:02     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     33s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.4
[11/25 13:32:02     33s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     33s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     33s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   6.8 % )     0:00:00.2 /  0:00:00.3    1.0
[11/25 13:32:02     33s] [ ChannelGraphInit       ]      1   0:00:00.2  (  27.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:02     33s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:02     33s] [ IncrDelayCalc          ]      3   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/25 13:32:02     33s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     33s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     33s] [ MISC                   ]          0:00:00.1  (  20.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:02     33s] ---------------------------------------------------------------------------------------------
[11/25 13:32:02     33s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[11/25 13:32:02     33s] ---------------------------------------------------------------------------------------------
[11/25 13:32:02     33s] Begin: Collecting metrics
[11/25 13:32:02     34s] 
 ---------------------------------------------------------------------- 
| Snapshot         | Density (%) | Resource               | DRVs       |
|                  |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------------+----------+-------------+------+-----|
| initial_summary  |       60.51 | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist |             | 0:00:01  |        3093 |      |     |
 ---------------------------------------------------------------------- 
[11/25 13:32:02     34s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2540.2M, current mem=2533.6M)

[11/25 13:32:02     34s] End: Collecting metrics
[11/25 13:32:02     34s] Running new flow changes for HFN
[11/25 13:32:02     34s] Begin: GigaOpt high fanout net optimization
[11/25 13:32:02     34s] GigaOpt HFN: use maxLocalDensity 1.2
[11/25 13:32:02     34s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/25 13:32:02     34s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:34.0/0:08:22.1 (0.1), mem = 3093.5M
[11/25 13:32:02     34s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:02     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.2
[11/25 13:32:02     34s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Active Setup views: default_setup_view 
[11/25 13:32:02     34s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3093.5M, EPOCH TIME: 1732559522.210969
[11/25 13:32:02     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:02     34s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:02     34s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.003, MEM:3093.5M, EPOCH TIME: 1732559522.214183
[11/25 13:32:02     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:02     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] [oiPhyDebug] optDemand 28400440320.00, spDemand 27668874240.00.
[11/25 13:32:02     34s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1880
[11/25 13:32:02     34s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/25 13:32:02     34s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:34.1 mem=3093.5M
[11/25 13:32:02     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:3093.5M, EPOCH TIME: 1732559522.216978
[11/25 13:32:02     34s] Processing tracks to init pin-track alignment.
[11/25 13:32:02     34s] z: 1, totalTracks: 1
[11/25 13:32:02     34s] z: 3, totalTracks: 1
[11/25 13:32:02     34s] z: 5, totalTracks: 1
[11/25 13:32:02     34s] z: 7, totalTracks: 1
[11/25 13:32:02     34s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:02     34s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3093.5M, EPOCH TIME: 1732559522.222048
[11/25 13:32:02     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:02     34s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:02     34s] OPERPROF:     Starting CMU at level 3, MEM:3093.5M, EPOCH TIME: 1732559522.224193
[11/25 13:32:02     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3093.5M, EPOCH TIME: 1732559522.224308
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:02     34s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.002, MEM:3093.5M, EPOCH TIME: 1732559522.224471
[11/25 13:32:02     34s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3093.5M, EPOCH TIME: 1732559522.224842
[11/25 13:32:02     34s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3093.5M, EPOCH TIME: 1732559522.224951
[11/25 13:32:02     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3093.5MB).
[11/25 13:32:02     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.009, MEM:3093.5M, EPOCH TIME: 1732559522.225857
[11/25 13:32:02     34s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:02     34s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1880
[11/25 13:32:02     34s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:34.1 mem=3093.5M
[11/25 13:32:02     34s] ### Creating RouteCongInterface, started
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.8390} 
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] #optDebug: {0, 1.000}
[11/25 13:32:02     34s] ### Creating RouteCongInterface, finished
[11/25 13:32:02     34s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:02     34s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:02     34s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:02     34s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:02     34s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:02     34s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:02     34s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:02     34s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:02     34s] AoF 661.2055um
[11/25 13:32:02     34s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/25 13:32:02     34s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 1989.46, Stn-len 0
[11/25 13:32:02     34s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1880
[11/25 13:32:02     34s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3151.6M, EPOCH TIME: 1732559522.385218
[11/25 13:32:02     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:02     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3093.6M, EPOCH TIME: 1732559522.388368
[11/25 13:32:02     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.2
[11/25 13:32:02     34s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:34.3/0:08:22.4 (0.1), mem = 3093.6M
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] =============================================================================================
[11/25 13:32:02     34s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.12-s091_1
[11/25 13:32:02     34s] =============================================================================================
[11/25 13:32:02     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:02     34s] ---------------------------------------------------------------------------------------------
[11/25 13:32:02     34s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     34s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:32:02     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     34s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     34s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     34s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:02     34s] [ MISC                   ]          0:00:00.3  (  92.4 % )     0:00:00.3 /  0:00:00.2    1.0
[11/25 13:32:02     34s] ---------------------------------------------------------------------------------------------
[11/25 13:32:02     34s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:32:02     34s] ---------------------------------------------------------------------------------------------
[11/25 13:32:02     34s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/25 13:32:02     34s] End: GigaOpt high fanout net optimization
[11/25 13:32:02     34s] Begin: Collecting metrics
[11/25 13:32:02     34s] 
 ---------------------------------------------------------------------- 
| Snapshot         | Density (%) | Resource               | DRVs       |
|                  |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------------+----------+-------------+------+-----|
| initial_summary  |       60.51 | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist |             | 0:00:01  |        3093 |      |     |
| drv_fixing       |             | 0:00:00  |        3094 |      |     |
 ---------------------------------------------------------------------- 
[11/25 13:32:02     34s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2533.6M, current mem=2533.3M)

[11/25 13:32:02     34s] End: Collecting metrics
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Active setup views:
[11/25 13:32:02     34s]  default_setup_view
[11/25 13:32:02     34s]   Dominating endpoints: 0
[11/25 13:32:02     34s]   Dominating TNS: -0.000
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:32:02     34s] Deleting Lib Analyzer.
[11/25 13:32:02     34s] Begin: GigaOpt Global Optimization
[11/25 13:32:02     34s] *info: use new DP (enabled)
[11/25 13:32:02     34s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/25 13:32:02     34s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:02     34s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:34.4/0:08:22.6 (0.1), mem = 3151.8M
[11/25 13:32:02     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.3
[11/25 13:32:02     34s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Creating Lib Analyzer ...
[11/25 13:32:02     34s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:02     34s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:02     34s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:02     34s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:34.7 mem=3151.8M
[11/25 13:32:02     34s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:34.7 mem=3151.8M
[11/25 13:32:02     34s] Creating Lib Analyzer, finished. 
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Active Setup views: default_setup_view 
[11/25 13:32:02     34s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3151.8M, EPOCH TIME: 1732559522.899973
[11/25 13:32:02     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:02     34s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:02     34s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.003, MEM:3151.8M, EPOCH TIME: 1732559522.902670
[11/25 13:32:02     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:02     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] [oiPhyDebug] optDemand 28400440320.00, spDemand 27668874240.00.
[11/25 13:32:02     34s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1880
[11/25 13:32:02     34s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/25 13:32:02     34s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:34.8 mem=3151.8M
[11/25 13:32:02     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:3151.8M, EPOCH TIME: 1732559522.905267
[11/25 13:32:02     34s] Processing tracks to init pin-track alignment.
[11/25 13:32:02     34s] z: 1, totalTracks: 1
[11/25 13:32:02     34s] z: 3, totalTracks: 1
[11/25 13:32:02     34s] z: 5, totalTracks: 1
[11/25 13:32:02     34s] z: 7, totalTracks: 1
[11/25 13:32:02     34s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:02     34s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3151.8M, EPOCH TIME: 1732559522.908055
[11/25 13:32:02     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:02     34s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:02     34s] OPERPROF:     Starting CMU at level 3, MEM:3151.8M, EPOCH TIME: 1732559522.911161
[11/25 13:32:02     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3151.8M, EPOCH TIME: 1732559522.911319
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:02     34s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3151.8M, EPOCH TIME: 1732559522.911483
[11/25 13:32:02     34s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3151.8M, EPOCH TIME: 1732559522.911507
[11/25 13:32:02     34s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3151.8M, EPOCH TIME: 1732559522.911604
[11/25 13:32:02     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3151.8MB).
[11/25 13:32:02     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.007, MEM:3151.8M, EPOCH TIME: 1732559522.911857
[11/25 13:32:02     34s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:02     34s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1880
[11/25 13:32:02     34s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:34.8 mem=3151.8M
[11/25 13:32:02     34s] ### Creating RouteCongInterface, started
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/25 13:32:02     34s] 
[11/25 13:32:02     34s] #optDebug: {0, 1.000}
[11/25 13:32:02     34s] ### Creating RouteCongInterface, finished
[11/25 13:32:03     34s] *info: 9555 no-driver nets excluded.
[11/25 13:32:03     34s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3151.8M, EPOCH TIME: 1732559523.052421
[11/25 13:32:03     34s] Found 0 hard placement blockage before merging.
[11/25 13:32:03     34s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3151.8M, EPOCH TIME: 1732559523.052564
[11/25 13:32:03     35s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/25 13:32:03     35s] +--------+--------+---------+------------+--------+------------------+---------+-------------+
[11/25 13:32:03     35s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|  End Point  |
[11/25 13:32:03     35s] +--------+--------+---------+------------+--------+------------------+---------+-------------+
[11/25 13:32:03     35s] |   0.000|   0.000|   60.51%|   0:00:00.0| 3151.8M|default_setup_view|       NA| NA          |
[11/25 13:32:03     35s] +--------+--------+---------+------------+--------+------------------+---------+-------------+
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3151.8M) ***
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3151.8M) ***
[11/25 13:32:03     35s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:32:03     35s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/25 13:32:03     35s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 1989.46, Stn-len 0
[11/25 13:32:03     35s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1880
[11/25 13:32:03     35s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3151.8M, EPOCH TIME: 1732559523.266780
[11/25 13:32:03     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1880).
[11/25 13:32:03     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:3090.8M, EPOCH TIME: 1732559523.271952
[11/25 13:32:03     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.3
[11/25 13:32:03     35s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:35.1/0:08:23.3 (0.1), mem = 3090.8M
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] =============================================================================================
[11/25 13:32:03     35s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.12-s091_1
[11/25 13:32:03     35s] =============================================================================================
[11/25 13:32:03     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:03     35s] ---------------------------------------------------------------------------------------------
[11/25 13:32:03     35s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  35.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:32:03     35s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:32:03     35s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ TransformInit          ]      1   0:00:00.1  (  17.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:03     35s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ MISC                   ]          0:00:00.3  (  43.7 % )     0:00:00.3 /  0:00:00.3    0.9
[11/25 13:32:03     35s] ---------------------------------------------------------------------------------------------
[11/25 13:32:03     35s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[11/25 13:32:03     35s] ---------------------------------------------------------------------------------------------
[11/25 13:32:03     35s] End: GigaOpt Global Optimization
[11/25 13:32:03     35s] Begin: Collecting metrics
[11/25 13:32:03     35s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |          |           |          |       60.51 | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3093 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        3094 |      |     |
| global_opt       |           |    0.000 |           |        0 |       60.51 | 0:00:01  |        3091 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:03     35s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2533.3M, current mem=2530.6M)

[11/25 13:32:03     35s] End: Collecting metrics
[11/25 13:32:03     35s] *** Check timing (0:00:00.0)
[11/25 13:32:03     35s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:32:03     35s] Deleting Lib Analyzer.
[11/25 13:32:03     35s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[11/25 13:32:03     35s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:03     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.2 mem=3090.8M
[11/25 13:32:03     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.2 mem=3090.8M
[11/25 13:32:03     35s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/25 13:32:03     35s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3149.0M, EPOCH TIME: 1732559523.405034
[11/25 13:32:03     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:03     35s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:03     35s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.003, MEM:3149.0M, EPOCH TIME: 1732559523.408451
[11/25 13:32:03     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:03     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] [oiPhyDebug] optDemand 28400440320.00, spDemand 27668874240.00.
[11/25 13:32:03     35s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1880
[11/25 13:32:03     35s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/25 13:32:03     35s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:35.3 mem=3149.0M
[11/25 13:32:03     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:3149.0M, EPOCH TIME: 1732559523.410965
[11/25 13:32:03     35s] Processing tracks to init pin-track alignment.
[11/25 13:32:03     35s] z: 1, totalTracks: 1
[11/25 13:32:03     35s] z: 3, totalTracks: 1
[11/25 13:32:03     35s] z: 5, totalTracks: 1
[11/25 13:32:03     35s] z: 7, totalTracks: 1
[11/25 13:32:03     35s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:03     35s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3149.0M, EPOCH TIME: 1732559523.413534
[11/25 13:32:03     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:03     35s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:03     35s] OPERPROF:     Starting CMU at level 3, MEM:3149.0M, EPOCH TIME: 1732559523.416708
[11/25 13:32:03     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3149.0M, EPOCH TIME: 1732559523.416948
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:03     35s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.004, MEM:3149.0M, EPOCH TIME: 1732559523.417150
[11/25 13:32:03     35s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3149.0M, EPOCH TIME: 1732559523.417176
[11/25 13:32:03     35s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3149.0M, EPOCH TIME: 1732559523.417275
[11/25 13:32:03     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3149.0MB).
[11/25 13:32:03     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:3149.0M, EPOCH TIME: 1732559523.417497
[11/25 13:32:03     35s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:03     35s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1880
[11/25 13:32:03     35s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:35.3 mem=3149.0M
[11/25 13:32:03     35s] Begin: Area Reclaim Optimization
[11/25 13:32:03     35s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:35.3/0:08:23.5 (0.1), mem = 3149.0M
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] Creating Lib Analyzer ...
[11/25 13:32:03     35s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:03     35s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:03     35s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:03     35s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:35.5 mem=3151.0M
[11/25 13:32:03     35s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:35.5 mem=3151.0M
[11/25 13:32:03     35s] Creating Lib Analyzer, finished. 
[11/25 13:32:03     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.4
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] Active Setup views: default_setup_view 
[11/25 13:32:03     35s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1880
[11/25 13:32:03     35s] ### Creating RouteCongInterface, started
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] #optDebug: {0, 1.000}
[11/25 13:32:03     35s] ### Creating RouteCongInterface, finished
[11/25 13:32:03     35s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3151.0M, EPOCH TIME: 1732559523.760303
[11/25 13:32:03     35s] Found 0 hard placement blockage before merging.
[11/25 13:32:03     35s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3151.0M, EPOCH TIME: 1732559523.760427
[11/25 13:32:03     35s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.51
[11/25 13:32:03     35s] +---------+---------+--------+--------+------------+--------+
[11/25 13:32:03     35s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/25 13:32:03     35s] +---------+---------+--------+--------+------------+--------+
[11/25 13:32:03     35s] |   60.51%|        -|   0.000|   0.000|   0:00:00.0| 3151.0M|
[11/25 13:32:03     35s] |   60.51%|        0|   0.000|   0.000|   0:00:00.0| 3151.0M|
[11/25 13:32:03     35s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/25 13:32:03     35s] |   60.51%|        0|   0.000|   0.000|   0:00:00.0| 3151.0M|
[11/25 13:32:03     35s] |   60.48%|        1|   0.000|   0.000|   0:00:00.0| 3151.0M|
[11/25 13:32:03     35s] |   59.62%|       58|   0.000|   0.000|   0:00:00.0| 3172.0M|
[11/25 13:32:03     35s] |   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3172.0M|
[11/25 13:32:03     35s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/25 13:32:03     35s] |   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3172.0M|
[11/25 13:32:03     35s] +---------+---------+--------+--------+------------+--------+
[11/25 13:32:03     35s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.62
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 58 **
[11/25 13:32:03     35s] --------------------------------------------------------------
[11/25 13:32:03     35s] |                                   | Total     | Sequential |
[11/25 13:32:03     35s] --------------------------------------------------------------
[11/25 13:32:03     35s] | Num insts resized                 |      58  |       0    |
[11/25 13:32:03     35s] | Num insts undone                  |       0  |       0    |
[11/25 13:32:03     35s] | Num insts Downsized               |      58  |       0    |
[11/25 13:32:03     35s] | Num insts Samesized               |       0  |       0    |
[11/25 13:32:03     35s] | Num insts Upsized                 |       0  |       0    |
[11/25 13:32:03     35s] | Num multiple commits+uncommits    |       0  |       -    |
[11/25 13:32:03     35s] --------------------------------------------------------------
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/25 13:32:03     35s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[11/25 13:32:03     35s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:32:03     35s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1879
[11/25 13:32:03     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.4
[11/25 13:32:03     35s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (0.9), totSession cpu/real = 0:00:35.8/0:08:24.0 (0.1), mem = 3172.0M
[11/25 13:32:03     35s] 
[11/25 13:32:03     35s] =============================================================================================
[11/25 13:32:03     35s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.12-s091_1
[11/25 13:32:03     35s] =============================================================================================
[11/25 13:32:03     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:03     35s] ---------------------------------------------------------------------------------------------
[11/25 13:32:03     35s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  45.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:03     35s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ OptimizationStep       ]      1   0:00:00.0  (   5.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:32:03     35s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.8
[11/25 13:32:03     35s] [ OptGetWeight           ]     69   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ OptEval                ]     69   0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:03     35s] [ OptCommit              ]     69   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ PostCommitDelayUpdate  ]     69   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:03     35s] [ IncrDelayCalc          ]     16   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    0.8
[11/25 13:32:03     35s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:03     35s] [ MISC                   ]          0:00:00.1  (  19.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:03     35s] ---------------------------------------------------------------------------------------------
[11/25 13:32:03     35s]  AreaOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    0.9
[11/25 13:32:03     35s] ---------------------------------------------------------------------------------------------
[11/25 13:32:03     35s] Executing incremental physical updates
[11/25 13:32:03     35s] Executing incremental physical updates
[11/25 13:32:03     35s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:03     35s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3172.0M, EPOCH TIME: 1732559523.947075
[11/25 13:32:03     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:03     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:03     35s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3095.0M, EPOCH TIME: 1732559523.950426
[11/25 13:32:03     35s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3095.05M, totSessionCpu=0:00:36).
[11/25 13:32:03     35s] Begin: Collecting metrics
[11/25 13:32:04     35s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |          |           |          |       60.51 | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3093 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        3094 |      |     |
| global_opt       |           |    0.000 |           |        0 |       60.51 | 0:00:01  |        3091 |      |     |
| area_reclaiming  |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3095 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:04     35s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2537.7M, current mem=2537.7M)

[11/25 13:32:04     35s] End: Collecting metrics
[11/25 13:32:04     35s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:35.9/0:08:24.1 (0.1), mem = 3095.0M
[11/25 13:32:04     35s] 
[11/25 13:32:04     35s] *** Start incrementalPlace ***
[11/25 13:32:04     35s] User Input Parameters:
[11/25 13:32:04     35s] - Congestion Driven    : On
[11/25 13:32:04     35s] - Timing Driven        : On
[11/25 13:32:04     35s] - Area-Violation Based : On
[11/25 13:32:04     35s] - Start Rollback Level : -5
[11/25 13:32:04     35s] - Legalized            : On
[11/25 13:32:04     35s] - Window Based         : Off
[11/25 13:32:04     35s] - eDen incr mode       : Off
[11/25 13:32:04     35s] - Small incr mode      : Off
[11/25 13:32:04     35s] 
[11/25 13:32:04     35s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3095.0M, EPOCH TIME: 1732559524.089201
[11/25 13:32:04     35s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3095.0M, EPOCH TIME: 1732559524.089262
[11/25 13:32:04     35s] no activity file in design. spp won't run.
[11/25 13:32:04     35s] No Views given, use default active views for adaptive view pruning
[11/25 13:32:04     35s] Active views:
[11/25 13:32:04     35s]   default_setup_view
[11/25 13:32:04     35s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3097.0M, EPOCH TIME: 1732559524.129215
[11/25 13:32:04     35s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:3097.0M, EPOCH TIME: 1732559524.131145
[11/25 13:32:04     35s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3097.0M, EPOCH TIME: 1732559524.132353
[11/25 13:32:04     35s] Starting Early Global Route congestion estimation: mem = 3097.0M
[11/25 13:32:04     35s] (I)      Initializing eGR engine (regular)
[11/25 13:32:04     35s] Set min layer with default ( 2 )
[11/25 13:32:04     35s] Set max layer with parameter ( 3 )
[11/25 13:32:04     35s] (I)      clean place blk overflow:
[11/25 13:32:04     35s] (I)      H : enabled 1.00 0
[11/25 13:32:04     35s] (I)      V : enabled 1.00 0
[11/25 13:32:04     35s] (I)      Initializing eGR engine (regular)
[11/25 13:32:04     35s] Set min layer with default ( 2 )
[11/25 13:32:04     35s] Set max layer with parameter ( 3 )
[11/25 13:32:04     35s] (I)      clean place blk overflow:
[11/25 13:32:04     35s] (I)      H : enabled 1.00 0
[11/25 13:32:04     35s] (I)      V : enabled 1.00 0
[11/25 13:32:04     35s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.00 MB )
[11/25 13:32:04     35s] (I)      Running eGR Regular flow
[11/25 13:32:04     35s] (I)      # wire layers (front) : 11
[11/25 13:32:04     35s] (I)      # wire layers (back)  : 0
[11/25 13:32:04     35s] (I)      min wire layer : 1
[11/25 13:32:04     35s] (I)      max wire layer : 10
[11/25 13:32:04     35s] (I)      # cut layers (front) : 10
[11/25 13:32:04     35s] (I)      # cut layers (back)  : 0
[11/25 13:32:04     35s] (I)      min cut layer : 1
[11/25 13:32:04     35s] (I)      max cut layer : 9
[11/25 13:32:04     35s] (I)      ================================ Layers ================================
[11/25 13:32:04     35s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:04     35s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/25 13:32:04     35s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:04     35s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:04     35s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:04     35s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:04     35s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:32:04     35s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:32:04     35s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:32:04     35s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:32:04     35s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:32:04     35s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:32:04     35s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     35s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/25 13:32:04     35s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:04     35s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/25 13:32:04     35s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/25 13:32:04     35s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/25 13:32:04     35s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/25 13:32:04     35s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:04     35s] (I)      Started Import and model ( Curr Mem: 3.00 MB )
[11/25 13:32:04     35s] (I)      == Non-default Options ==
[11/25 13:32:04     35s] (I)      Maximum routing layer                              : 3
[11/25 13:32:04     35s] (I)      Top routing layer                                  : 3
[11/25 13:32:04     35s] (I)      Number of threads                                  : 1
[11/25 13:32:04     35s] (I)      Route tie net to shape                             : auto
[11/25 13:32:04     35s] (I)      Use non-blocking free Dbs wires                    : false
[11/25 13:32:04     35s] (I)      Method to set GCell size                           : row
[11/25 13:32:04     35s] (I)      Tie hi/lo max distance                             : 10.800000
[11/25 13:32:04     35s] (I)      Counted 316 PG shapes. eGR will not process PG shapes layer by layer.
[11/25 13:32:04     35s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:32:04     35s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:32:04     35s] (I)      ============== Pin Summary ==============
[11/25 13:32:04     35s] (I)      +-------+--------+---------+------------+
[11/25 13:32:04     35s] (I)      | Layer | # pins | % total |      Group |
[11/25 13:32:04     35s] (I)      +-------+--------+---------+------------+
[11/25 13:32:04     35s] (I)      |     1 |   4581 |   98.71 |        Pin |
[11/25 13:32:04     35s] (I)      |     2 |     60 |    1.29 | Pin access |
[11/25 13:32:04     35s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/25 13:32:04     35s] (I)      |     4 |      0 |    0.00 |      Other |
[11/25 13:32:04     35s] (I)      |     5 |      0 |    0.00 |      Other |
[11/25 13:32:04     35s] (I)      |     6 |      0 |    0.00 |      Other |
[11/25 13:32:04     35s] (I)      |     7 |      0 |    0.00 |      Other |
[11/25 13:32:04     35s] (I)      |     8 |      0 |    0.00 |      Other |
[11/25 13:32:04     35s] (I)      |     9 |      0 |    0.00 |      Other |
[11/25 13:32:04     35s] (I)      |    10 |      0 |    0.00 |      Other |
[11/25 13:32:04     35s] (I)      +-------+--------+---------+------------+
[11/25 13:32:04     35s] (I)      Custom ignore net properties:
[11/25 13:32:04     35s] (I)      1 : NotLegal
[11/25 13:32:04     35s] (I)      Default ignore net properties:
[11/25 13:32:04     35s] (I)      1 : Special
[11/25 13:32:04     35s] (I)      2 : Analog
[11/25 13:32:04     35s] (I)      3 : Fixed
[11/25 13:32:04     35s] (I)      4 : Skipped
[11/25 13:32:04     35s] (I)      5 : MixedSignal
[11/25 13:32:04     35s] (I)      Prerouted net properties:
[11/25 13:32:04     35s] (I)      1 : NotLegal
[11/25 13:32:04     35s] (I)      2 : Special
[11/25 13:32:04     35s] (I)      3 : Analog
[11/25 13:32:04     35s] (I)      4 : Fixed
[11/25 13:32:04     35s] (I)      5 : Skipped
[11/25 13:32:04     35s] (I)      6 : MixedSignal
[11/25 13:32:04     35s] [NR-eGR] Early global route reroute all routable nets
[11/25 13:32:04     35s] (I)      Use row-based GCell size
[11/25 13:32:04     35s] (I)      Use row-based GCell align
[11/25 13:32:04     35s] (I)      layer 0 area = 170496
[11/25 13:32:04     35s] (I)      layer 1 area = 170496
[11/25 13:32:04     35s] (I)      layer 2 area = 170496
[11/25 13:32:04     35s] (I)      GCell unit size   : 4320
[11/25 13:32:04     35s] (I)      GCell multiplier  : 1
[11/25 13:32:04     35s] (I)      GCell row height  : 4320
[11/25 13:32:04     35s] (I)      Actual row height : 4320
[11/25 13:32:04     35s] (I)      GCell align ref   : 20160 20160
[11/25 13:32:04     35s] [NR-eGR] Track table information for default rule: 
[11/25 13:32:04     35s] [NR-eGR] M1 has single uniform track structure
[11/25 13:32:04     35s] [NR-eGR] M2 has non-uniform track structure
[11/25 13:32:04     35s] [NR-eGR] M3 has single uniform track structure
[11/25 13:32:04     35s] [NR-eGR] M4 has single uniform track structure
[11/25 13:32:04     35s] [NR-eGR] M5 has single uniform track structure
[11/25 13:32:04     35s] [NR-eGR] M6 has single uniform track structure
[11/25 13:32:04     35s] [NR-eGR] M7 has single uniform track structure
[11/25 13:32:04     35s] [NR-eGR] M8 has single uniform track structure
[11/25 13:32:04     35s] [NR-eGR] M9 has single uniform track structure
[11/25 13:32:04     35s] [NR-eGR] Pad has single uniform track structure
[11/25 13:32:04     35s] (I)      ============== Default via ===============
[11/25 13:32:04     35s] (I)      +---+------------------+-----------------+
[11/25 13:32:04     35s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/25 13:32:04     35s] (I)      +---+------------------+-----------------+
[11/25 13:32:04     35s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/25 13:32:04     35s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/25 13:32:04     35s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/25 13:32:04     35s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/25 13:32:04     35s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/25 13:32:04     35s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/25 13:32:04     35s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/25 13:32:04     35s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/25 13:32:04     35s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/25 13:32:04     35s] (I)      +---+------------------+-----------------+
[11/25 13:32:04     35s] (I)      Design has 0 placement macros with 0 shapes. 
[11/25 13:32:04     35s] [NR-eGR] Read 162 PG shapes
[11/25 13:32:04     35s] [NR-eGR] Read 0 clock shapes
[11/25 13:32:04     35s] [NR-eGR] Read 0 other shapes
[11/25 13:32:04     35s] [NR-eGR] #Routing Blockages  : 0
[11/25 13:32:04     35s] [NR-eGR] #Bump Blockages     : 0
[11/25 13:32:04     35s] [NR-eGR] #Instance Blockages : 60
[11/25 13:32:04     35s] [NR-eGR] #PG Blockages       : 162
[11/25 13:32:04     35s] [NR-eGR] #Halo Blockages     : 0
[11/25 13:32:04     35s] [NR-eGR] #Boundary Blockages : 0
[11/25 13:32:04     35s] [NR-eGR] #Clock Blockages    : 0
[11/25 13:32:04     35s] [NR-eGR] #Other Blockages    : 0
[11/25 13:32:04     35s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/25 13:32:04     35s] [NR-eGR] #prerouted nets         : 0
[11/25 13:32:04     35s] [NR-eGR] #prerouted special nets : 0
[11/25 13:32:04     35s] [NR-eGR] #prerouted wires        : 0
[11/25 13:32:04     35s] [NR-eGR] Read 952 nets ( ignored 0 )
[11/25 13:32:04     35s] (I)        Front-side 952 ( ignored 0 )
[11/25 13:32:04     35s] (I)        Back-side  0 ( ignored 0 )
[11/25 13:32:04     35s] (I)        Both-side  0 ( ignored 0 )
[11/25 13:32:04     35s] (I)      dcls route internal nets
[11/25 13:32:04     35s] (I)      dcls route interface nets
[11/25 13:32:04     35s] (I)      dcls route common nets
[11/25 13:32:04     35s] (I)      dcls route top nets
[11/25 13:32:04     35s] (I)      Reading macro buffers
[11/25 13:32:04     35s] (I)      Number of macro buffers: 0
[11/25 13:32:04     35s] (I)      early_global_route_priority property id does not exist.
[11/25 13:32:04     35s] (I)      Read Num Blocks=222  Num Prerouted Wires=0  Num CS=0
[11/25 13:32:04     35s] (I)      Layer 1 (H) : #blockages 222 : #preroutes 0
[11/25 13:32:04     35s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/25 13:32:04     35s] (I)      Number of ignored nets                =      0
[11/25 13:32:04     35s] (I)      Number of connected nets              =      0
[11/25 13:32:04     35s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/25 13:32:04     35s] (I)      Number of clock nets                  =      0.  Ignored: No
[11/25 13:32:04     35s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/25 13:32:04     35s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/25 13:32:04     35s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/25 13:32:04     35s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/25 13:32:04     35s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/25 13:32:04     35s] (I)      Ndr track 0 does not exist
[11/25 13:32:04     35s] (I)      ---------------------Grid Graph Info--------------------
[11/25 13:32:04     35s] (I)      Routing area        : (0, 0) - (259776, 252288)
[11/25 13:32:04     35s] (I)      Core area           : (20160, 20160) - (239616, 231840)
[11/25 13:32:04     35s] (I)      Site width          :   864  (dbu)
[11/25 13:32:04     35s] (I)      Row height          :  4320  (dbu)
[11/25 13:32:04     35s] (I)      GCell row height    :  4320  (dbu)
[11/25 13:32:04     35s] (I)      GCell width         :  4320  (dbu)
[11/25 13:32:04     35s] (I)      GCell height        :  4320  (dbu)
[11/25 13:32:04     35s] (I)      Grid                :    60    58     3
[11/25 13:32:04     35s] (I)      Layer numbers       :     1     2     3
[11/25 13:32:04     35s] (I)      Layer name         :    M1    M2    M3
[11/25 13:32:04     35s] (I)      Vertical capacity   :     0     0  4320
[11/25 13:32:04     35s] (I)      Horizontal capacity :     0  4320     0
[11/25 13:32:04     35s] (I)      Default wire width  :   288   288   288
[11/25 13:32:04     35s] (I)      Default wire space  :   288   288   288
[11/25 13:32:04     35s] (I)      Default wire pitch  :   576   576   576
[11/25 13:32:04     35s] (I)      Default pitch size  :   576   576   576
[11/25 13:32:04     35s] (I)      First track coord   :   576  2880   576
[11/25 13:32:04     35s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/25 13:32:04     35s] (I)      Total num of tracks :   450   405   450
[11/25 13:32:04     35s] (I)      --------------------------------------------------------
[11/25 13:32:04     35s] 
[11/25 13:32:04     35s] [NR-eGR] ============ Routing rule table ============
[11/25 13:32:04     35s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[11/25 13:32:04     35s] [NR-eGR] ========================================
[11/25 13:32:04     35s] [NR-eGR] 
[11/25 13:32:04     35s] (I)      ==== NDR : (Default) ====
[11/25 13:32:04     35s] (I)      +--------------+--------+
[11/25 13:32:04     35s] (I)      |           ID |      0 |
[11/25 13:32:04     35s] (I)      |      Default |    yes |
[11/25 13:32:04     35s] (I)      |  Clk Special |     no |
[11/25 13:32:04     35s] (I)      | Hard spacing |     no |
[11/25 13:32:04     35s] (I)      |    NDR track | (none) |
[11/25 13:32:04     35s] (I)      |      NDR via | (none) |
[11/25 13:32:04     35s] (I)      |  Extra space |      0 |
[11/25 13:32:04     35s] (I)      |      Shields |      0 |
[11/25 13:32:04     35s] (I)      |   Demand (H) |      1 |
[11/25 13:32:04     35s] (I)      |   Demand (V) |      1 |
[11/25 13:32:04     35s] (I)      |        #Nets |    952 |
[11/25 13:32:04     35s] (I)      +--------------+--------+
[11/25 13:32:04     35s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:32:04     35s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/25 13:32:04     35s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:32:04     35s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:32:04     35s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:32:04     35s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:32:04     35s] (I)      =============== Blocked Tracks ===============
[11/25 13:32:04     35s] (I)      +-------+---------+----------+---------------+
[11/25 13:32:04     35s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/25 13:32:04     35s] (I)      +-------+---------+----------+---------------+
[11/25 13:32:04     35s] (I)      |     1 |       0 |        0 |         0.00% |
[11/25 13:32:04     35s] (I)      |     2 |   24300 |     2613 |        10.75% |
[11/25 13:32:04     35s] (I)      |     3 |   26100 |        0 |         0.00% |
[11/25 13:32:04     35s] (I)      +-------+---------+----------+---------------+
[11/25 13:32:04     35s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.00 MB )
[11/25 13:32:04     35s] (I)      Reset routing kernel
[11/25 13:32:04     35s] (I)      Started Global Routing ( Curr Mem: 3.00 MB )
[11/25 13:32:04     35s] (I)      totalPins=2382  totalGlobalPin=2118 (88.92%)
[11/25 13:32:04     35s] (I)      ================= Net Group Info =================
[11/25 13:32:04     35s] (I)      +----+----------------+--------------+-----------+
[11/25 13:32:04     35s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/25 13:32:04     35s] (I)      +----+----------------+--------------+-----------+
[11/25 13:32:04     35s] (I)      |  1 |            952 |        M2(2) |     M3(3) |
[11/25 13:32:04     35s] (I)      +----+----------------+--------------+-----------+
[11/25 13:32:04     35s] (I)      total 2D Cap : 47826 = (21726 H, 26100 V)
[11/25 13:32:04     35s] (I)      total 2D Demand : 264 = (264 H, 0 V)
[11/25 13:32:04     35s] (I)      init route region map
[11/25 13:32:04     35s] (I)      #blocked GCells = 0
[11/25 13:32:04     35s] (I)      #regions = 1
[11/25 13:32:04     35s] (I)      init safety region map
[11/25 13:32:04     35s] (I)      #blocked GCells = 0
[11/25 13:32:04     35s] (I)      #regions = 1
[11/25 13:32:04     35s] (I)      Adjusted 0 GCells for pin access
[11/25 13:32:04     35s] [NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[11/25 13:32:04     35s] (I)      
[11/25 13:32:04     35s] (I)      ============  Phase 1a Route ============
[11/25 13:32:04     35s] (I)      Usage: 1745 = (995 H, 750 V) = (4.58% H, 2.87% V) = (1.075e+03um H, 8.100e+02um V)
[11/25 13:32:04     35s] (I)      
[11/25 13:32:04     35s] (I)      ============  Phase 1b Route ============
[11/25 13:32:04     35s] (I)      Usage: 1745 = (995 H, 750 V) = (4.58% H, 2.87% V) = (1.075e+03um H, 8.100e+02um V)
[11/25 13:32:04     35s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.884600e+03um
[11/25 13:32:04     35s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/25 13:32:04     35s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/25 13:32:04     35s] (I)      
[11/25 13:32:04     35s] (I)      ============  Phase 1c Route ============
[11/25 13:32:04     35s] (I)      Usage: 1745 = (995 H, 750 V) = (4.58% H, 2.87% V) = (1.075e+03um H, 8.100e+02um V)
[11/25 13:32:04     35s] (I)      
[11/25 13:32:04     35s] (I)      ============  Phase 1d Route ============
[11/25 13:32:04     35s] (I)      Usage: 1745 = (995 H, 750 V) = (4.58% H, 2.87% V) = (1.075e+03um H, 8.100e+02um V)
[11/25 13:32:04     35s] (I)      
[11/25 13:32:04     35s] (I)      ============  Phase 1e Route ============
[11/25 13:32:04     35s] (I)      Usage: 1745 = (995 H, 750 V) = (4.58% H, 2.87% V) = (1.075e+03um H, 8.100e+02um V)
[11/25 13:32:04     35s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.884600e+03um
[11/25 13:32:04     35s] (I)      
[11/25 13:32:04     35s] (I)      ============  Phase 1l Route ============
[11/25 13:32:04     35s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/25 13:32:04     35s] (I)      Layer  2:      21381      2046         0        1770       23895    ( 6.90%) 
[11/25 13:32:04     35s] (I)      Layer  3:      25650       750         0           0       25650    ( 0.00%) 
[11/25 13:32:04     35s] (I)      Total:         47031      2796         0        1770       49545    ( 3.45%) 
[11/25 13:32:04     35s] (I)      
[11/25 13:32:04     35s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/25 13:32:04     35s] [NR-eGR]                        OverCon            
[11/25 13:32:04     35s] [NR-eGR]                         #Gcell     %Gcell
[11/25 13:32:04     35s] [NR-eGR]        Layer             (1-0)    OverCon
[11/25 13:32:04     35s] [NR-eGR] ----------------------------------------------
[11/25 13:32:04     35s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/25 13:32:04     35s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/25 13:32:04     35s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/25 13:32:04     35s] [NR-eGR] ----------------------------------------------
[11/25 13:32:04     35s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/25 13:32:04     35s] [NR-eGR] 
[11/25 13:32:04     35s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.00 MB )
[11/25 13:32:04     35s] (I)      Updating congestion map
[11/25 13:32:04     35s] (I)      total 2D Cap : 47881 = (21781 H, 26100 V)
[11/25 13:32:04     35s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/25 13:32:04     35s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.00 MB )
[11/25 13:32:04     35s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3097.0M
[11/25 13:32:04     35s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.028, REAL:0.038, MEM:3097.0M, EPOCH TIME: 1732559524.170740
[11/25 13:32:04     35s] OPERPROF: Starting HotSpotCal at level 1, MEM:3097.0M, EPOCH TIME: 1732559524.170774
[11/25 13:32:04     35s] [hotspot] +------------+---------------+---------------+
[11/25 13:32:04     35s] [hotspot] |            |   max hotspot | total hotspot |
[11/25 13:32:04     35s] [hotspot] +------------+---------------+---------------+
[11/25 13:32:04     35s] [hotspot] | normalized |          0.00 |          0.00 |
[11/25 13:32:04     35s] [hotspot] +------------+---------------+---------------+
[11/25 13:32:04     35s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:32:04     35s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:32:04     35s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3097.0M, EPOCH TIME: 1732559524.171485
[11/25 13:32:04     35s] Collecting slack nets ...
[11/25 13:32:04     36s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3097.0M, EPOCH TIME: 1732559524.260792
[11/25 13:32:04     36s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3097.0M, EPOCH TIME: 1732559524.263988
[11/25 13:32:04     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:04     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:04     36s] 
[11/25 13:32:04     36s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:04     36s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:04     36s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.003, MEM:3097.0M, EPOCH TIME: 1732559524.266502
[11/25 13:32:04     36s] OPERPROF:   Starting post-place ADS at level 2, MEM:3097.0M, EPOCH TIME: 1732559524.266846
[11/25 13:32:04     36s] ADSU 0.596 -> 0.596. site 12250.000 -> 12250.000. GS 8.640
[11/25 13:32:04     36s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.003, REAL:0.003, MEM:3097.0M, EPOCH TIME: 1732559524.269859
[11/25 13:32:04     36s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3097.0M, EPOCH TIME: 1732559524.270373
[11/25 13:32:04     36s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3097.0M, EPOCH TIME: 1732559524.270461
[11/25 13:32:04     36s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3097.0M, EPOCH TIME: 1732559524.270480
[11/25 13:32:04     36s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.001, REAL:0.001, MEM:3097.0M, EPOCH TIME: 1732559524.271327
[11/25 13:32:04     36s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3097.0M, EPOCH TIME: 1732559524.272727
[11/25 13:32:04     36s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.001, REAL:0.000, MEM:3097.0M, EPOCH TIME: 1732559524.272979
[11/25 13:32:04     36s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3097.0M, EPOCH TIME: 1732559524.273913
[11/25 13:32:04     36s] [spp] 0
[11/25 13:32:04     36s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:3097.0M, EPOCH TIME: 1732559524.274819
[11/25 13:32:04     36s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.012, REAL:0.015, MEM:3097.0M, EPOCH TIME: 1732559524.276000
[11/25 13:32:04     36s] PP off. flexM 0
[11/25 13:32:04     36s] OPERPROF: Starting CDPad at level 1, MEM:3097.0M, EPOCH TIME: 1732559524.277224
[11/25 13:32:04     36s] 3DP is on.
[11/25 13:32:04     36s] design sh 0.160. rd 0.200
[11/25 13:32:04     36s] design sh 0.160. rd 0.200
[11/25 13:32:04     36s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/25 13:32:04     36s] design sh 0.159. rd 0.200
[11/25 13:32:04     36s] CDPadU 0.816 -> 0.659. R=0.596, N=1781, GS=1.080
[11/25 13:32:04     36s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.012, MEM:3097.0M, EPOCH TIME: 1732559524.289425
[11/25 13:32:04     36s] OPERPROF: Starting InitSKP at level 1, MEM:3097.0M, EPOCH TIME: 1732559524.289514
[11/25 13:32:04     36s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[11/25 13:32:04     36s] OPERPROF: Finished InitSKP at level 1, CPU:0.029, REAL:0.029, MEM:3097.0M, EPOCH TIME: 1732559524.318332
[11/25 13:32:04     36s] OPERPROF: Starting NP-Place at level 1, MEM:3097.0M, EPOCH TIME: 1732559524.322186
[11/25 13:32:04     36s] OPERPROF: Finished NP-Place at level 1, CPU:0.005, REAL:0.005, MEM:3085.1M, EPOCH TIME: 1732559524.327094
[11/25 13:32:04     36s] OPERPROF: Starting NP-Place at level 1, MEM:3085.1M, EPOCH TIME: 1732559524.331348
[11/25 13:32:04     36s] Starting Early Global Route supply map. mem = 3085.1M
[11/25 13:32:04     36s] (I)      Initializing eGR engine (regular)
[11/25 13:32:04     36s] Set min layer with default ( 2 )
[11/25 13:32:04     36s] Set max layer with parameter ( 3 )
[11/25 13:32:04     36s] (I)      clean place blk overflow:
[11/25 13:32:04     36s] (I)      H : enabled 1.00 0
[11/25 13:32:04     36s] (I)      V : enabled 1.00 0
[11/25 13:32:04     36s] (I)      Initializing eGR engine (regular)
[11/25 13:32:04     36s] Set min layer with default ( 2 )
[11/25 13:32:04     36s] Set max layer with parameter ( 3 )
[11/25 13:32:04     36s] (I)      clean place blk overflow:
[11/25 13:32:04     36s] (I)      H : enabled 1.00 0
[11/25 13:32:04     36s] (I)      V : enabled 1.00 0
[11/25 13:32:04     36s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.99 MB )
[11/25 13:32:04     36s] (I)      Running eGR Regular flow
[11/25 13:32:04     36s] (I)      # wire layers (front) : 11
[11/25 13:32:04     36s] (I)      # wire layers (back)  : 0
[11/25 13:32:04     36s] (I)      min wire layer : 1
[11/25 13:32:04     36s] (I)      max wire layer : 10
[11/25 13:32:04     36s] (I)      # cut layers (front) : 10
[11/25 13:32:04     36s] (I)      # cut layers (back)  : 0
[11/25 13:32:04     36s] (I)      min cut layer : 1
[11/25 13:32:04     36s] (I)      max cut layer : 9
[11/25 13:32:04     36s] (I)      ================================ Layers ================================
[11/25 13:32:04     36s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:04     36s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/25 13:32:04     36s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:04     36s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:04     36s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:04     36s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:04     36s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:32:04     36s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:32:04     36s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:32:04     36s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:32:04     36s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:32:04     36s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:32:04     36s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/25 13:32:04     36s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/25 13:32:04     36s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:04     36s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/25 13:32:04     36s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/25 13:32:04     36s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/25 13:32:04     36s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/25 13:32:04     36s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:04     36s] Finished Early Global Route supply map. mem = 3085.1M
[11/25 13:32:04     36s] Iteration  5: Total net bbox = 2.152e+02 (9.38e+01 1.21e+02)
[11/25 13:32:04     36s]               Est.  stn bbox = 2.257e+02 (9.81e+01 1.28e+02)
[11/25 13:32:04     36s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3101.1M
[11/25 13:32:04     36s] OPERPROF: Finished NP-Place at level 1, CPU:0.149, REAL:0.166, MEM:3101.1M, EPOCH TIME: 1732559524.497571
[11/25 13:32:04     36s] OPERPROF: Starting NP-Place at level 1, MEM:3101.1M, EPOCH TIME: 1732559524.507291
[11/25 13:32:04     36s] Iteration  6: Total net bbox = 3.433e+02 (1.44e+02 2.00e+02)
[11/25 13:32:04     36s]               Est.  stn bbox = 3.565e+02 (1.49e+02 2.07e+02)
[11/25 13:32:04     36s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3101.1M
[11/25 13:32:04     36s] OPERPROF: Finished NP-Place at level 1, CPU:0.265, REAL:0.292, MEM:3101.1M, EPOCH TIME: 1732559524.799142
[11/25 13:32:04     36s] OPERPROF: Starting NP-Place at level 1, MEM:3101.1M, EPOCH TIME: 1732559524.808549
[11/25 13:32:05     37s] Iteration  7: Total net bbox = 6.449e+02 (3.30e+02 3.15e+02)
[11/25 13:32:05     37s]               Est.  stn bbox = 6.716e+02 (3.43e+02 3.28e+02)
[11/25 13:32:05     37s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3101.1M
[11/25 13:32:05     37s] OPERPROF: Finished NP-Place at level 1, CPU:0.672, REAL:0.726, MEM:3101.1M, EPOCH TIME: 1732559525.534187
[11/25 13:32:05     37s] OPERPROF: Starting NP-Place at level 1, MEM:3101.1M, EPOCH TIME: 1732559525.542975
[11/25 13:32:06     38s] Iteration  8: Total net bbox = 1.347e+03 (6.71e+02 6.77e+02)
[11/25 13:32:06     38s]               Est.  stn bbox = 1.384e+03 (6.90e+02 6.94e+02)
[11/25 13:32:06     38s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 3099.1M
[11/25 13:32:06     38s] OPERPROF: Finished NP-Place at level 1, CPU:1.158, REAL:1.211, MEM:3099.1M, EPOCH TIME: 1732559526.754313
[11/25 13:32:06     38s] OPERPROF: Starting NP-Place at level 1, MEM:3099.1M, EPOCH TIME: 1732559526.763609
[11/25 13:32:06     38s] GP RA stats: MHOnly 0 nrInst 1781 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/25 13:32:07     38s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3115.1M, EPOCH TIME: 1732559527.091982
[11/25 13:32:07     38s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3115.1M, EPOCH TIME: 1732559527.092164
[11/25 13:32:07     38s] Iteration  9: Total net bbox = 8.169e+02 (4.94e+02 3.23e+02)
[11/25 13:32:07     38s]               Est.  stn bbox = 8.413e+02 (5.08e+02 3.33e+02)
[11/25 13:32:07     38s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 3115.1M
[11/25 13:32:07     38s] OPERPROF: Finished NP-Place at level 1, CPU:0.299, REAL:0.330, MEM:3115.1M, EPOCH TIME: 1732559527.093621
[11/25 13:32:07     38s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3099.1M, EPOCH TIME: 1732559527.097236
[11/25 13:32:07     38s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3099.1M, EPOCH TIME: 1732559527.097403
[11/25 13:32:07     38s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:3099.1M, EPOCH TIME: 1732559527.097689
[11/25 13:32:07     38s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3099.1M, EPOCH TIME: 1732559527.097881
[11/25 13:32:07     38s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/25 13:32:07     38s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.002, MEM:3099.1M, EPOCH TIME: 1732559527.099697
[11/25 13:32:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.002, REAL:0.005, MEM:3099.1M, EPOCH TIME: 1732559527.102330
[11/25 13:32:07     38s] TDRefine: refinePlace mode is spiral
[11/25 13:32:07     38s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3099.1M, EPOCH TIME: 1732559527.102716
[11/25 13:32:07     38s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3099.1M, EPOCH TIME: 1732559527.102745
[11/25 13:32:07     38s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3099.1M, EPOCH TIME: 1732559527.102820
[11/25 13:32:07     38s] Cell dist_sort LLGs are deleted
[11/25 13:32:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3099.1M, EPOCH TIME: 1732559527.105700
[11/25 13:32:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3099.1M, EPOCH TIME: 1732559527.106143
[11/25 13:32:07     38s] Max number of tech site patterns supported in site array is 256.
[11/25 13:32:07     38s] Core basic site is coreSite
[11/25 13:32:07     38s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:32:07     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:32:07     38s] Fast DP-INIT is on for default
[11/25 13:32:07     38s] Atter site array init, number of instance map data is 0.
[11/25 13:32:07     38s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.002, REAL:0.002, MEM:3099.1M, EPOCH TIME: 1732559527.108606
[11/25 13:32:07     38s] 
[11/25 13:32:07     38s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:07     38s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:07     38s] OPERPROF:         Starting CMU at level 5, MEM:3099.1M, EPOCH TIME: 1732559527.111233
[11/25 13:32:07     38s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3099.1M, EPOCH TIME: 1732559527.111360
[11/25 13:32:07     38s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.004, REAL:0.006, MEM:3099.1M, EPOCH TIME: 1732559527.111540
[11/25 13:32:07     38s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3099.1M, EPOCH TIME: 1732559527.111566
[11/25 13:32:07     38s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3099.1M, EPOCH TIME: 1732559527.111661
[11/25 13:32:07     38s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.006, REAL:0.009, MEM:3099.1M, EPOCH TIME: 1732559527.111905
[11/25 13:32:07     38s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.006, REAL:0.009, MEM:3099.1M, EPOCH TIME: 1732559527.112122
[11/25 13:32:07     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.758739.2
[11/25 13:32:07     38s] OPERPROF:   Starting Refine-Place at level 2, MEM:3099.1M, EPOCH TIME: 1732559527.112193
[11/25 13:32:07     38s] *** Starting refinePlace (0:00:38.7 mem=3099.1M) ***
[11/25 13:32:07     38s] Total net bbox length = 2.180e+04 (1.118e+04 1.062e+04) (ext = 2.071e+04)
[11/25 13:32:07     38s] 
[11/25 13:32:07     38s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:07     38s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:07     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:07     38s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3099.1M, EPOCH TIME: 1732559527.114976
[11/25 13:32:07     38s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:3099.1M, EPOCH TIME: 1732559527.115888
[11/25 13:32:07     38s] Set min layer with default ( 2 )
[11/25 13:32:07     38s] Set max layer with parameter ( 3 )
[11/25 13:32:07     38s] Set min layer with default ( 2 )
[11/25 13:32:07     38s] Set max layer with parameter ( 3 )
[11/25 13:32:07     38s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3099.1M, EPOCH TIME: 1732559527.119042
[11/25 13:32:07     38s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:3099.1M, EPOCH TIME: 1732559527.119717
[11/25 13:32:07     38s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3099.1M, EPOCH TIME: 1732559527.119751
[11/25 13:32:07     38s] Starting refinePlace ...
[11/25 13:32:07     38s] Set min layer with default ( 2 )
[11/25 13:32:07     38s] Set max layer with parameter ( 3 )
[11/25 13:32:07     38s] Set min layer with default ( 2 )
[11/25 13:32:07     38s] Set max layer with parameter ( 3 )
[11/25 13:32:07     38s] DDP initSite1 nrRow 49 nrJob 49
[11/25 13:32:07     38s] DDP markSite nrRow 49 nrJob 49
[11/25 13:32:07     38s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/25 13:32:07     38s] ** Cut row section cpu time 0:00:00.0.
[11/25 13:32:07     38s]  ** Cut row section real time 0:00:00.0.
[11/25 13:32:07     38s]    Spread Effort: high, pre-route mode, useDDP on.
[11/25 13:32:07     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3099.1MB) @(0:00:38.7 - 0:00:38.7).
[11/25 13:32:07     38s] Move report: preRPlace moves 1781 insts, mean move: 0.47 um, max move: 2.74 um 
[11/25 13:32:07     38s] 	Max move on inst (U715): (48.52, 48.24) --> (50.18, 49.32)
[11/25 13:32:07     38s] 	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: AND2x2_ASAP7_75t_R
[11/25 13:32:07     38s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3099.1M, EPOCH TIME: 1732559527.134511
[11/25 13:32:07     38s] Tweakage: fix icg 0, fix clk 0.
[11/25 13:32:07     38s] Tweakage: density cost 0, scale 0.4.
[11/25 13:32:07     38s] Tweakage: activity cost 0, scale 1.0.
[11/25 13:32:07     38s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3099.1M, EPOCH TIME: 1732559527.136538
[11/25 13:32:07     38s] Cut to 0 partitions.
[11/25 13:32:07     38s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3099.1M, EPOCH TIME: 1732559527.137550
[11/25 13:32:07     38s] Tweakage perm 0 insts, flip 0 insts.
[11/25 13:32:07     38s] Tweakage perm 0 insts, flip 0 insts.
[11/25 13:32:07     38s] Tweakage perm 0 insts, flip 0 insts.
[11/25 13:32:07     38s] Tweakage perm 0 insts, flip 0 insts.
[11/25 13:32:07     38s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.002, REAL:0.003, MEM:3099.1M, EPOCH TIME: 1732559527.140062
[11/25 13:32:07     38s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.003, REAL:0.004, MEM:3099.1M, EPOCH TIME: 1732559527.140228
[11/25 13:32:07     38s] Cleanup congestion map
[11/25 13:32:07     38s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.005, REAL:0.006, MEM:3099.1M, EPOCH TIME: 1732559527.140641
[11/25 13:32:07     38s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:07     38s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3099.1mb) @(0:00:38.7 - 0:00:38.7).
[11/25 13:32:07     38s] Cleanup congestion map
[11/25 13:32:07     38s] 
[11/25 13:32:07     38s]  === Spiral for Logical I: (movable: 1781) ===
[11/25 13:32:07     38s] 
[11/25 13:32:07     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/25 13:32:07     38s] 
[11/25 13:32:07     38s]  Info: 0 filler has been deleted!
[11/25 13:32:07     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/25 13:32:07     38s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:32:07     38s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:32:07     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3067.1MB) @(0:00:38.7 - 0:00:38.7).
[11/25 13:32:07     38s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:07     38s] Move report: Detail placement moves 1781 insts, mean move: 0.47 um, max move: 2.74 um 
[11/25 13:32:07     38s] 	Max move on inst (U715): (48.52, 48.24) --> (50.18, 49.32)
[11/25 13:32:07     38s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3067.1MB
[11/25 13:32:07     38s] Statistics of distance of Instance movement in refine placement:
[11/25 13:32:07     38s]   maximum (X+Y) =         2.74 um
[11/25 13:32:07     38s]   inst (U715) with max move: (48.5183, 48.2448) -> (50.184, 49.32)
[11/25 13:32:07     38s]   mean    (X+Y) =         0.47 um
[11/25 13:32:07     38s] Summary Report:
[11/25 13:32:07     38s] Instances move: 1781 (out of 1781 movable)
[11/25 13:32:07     38s] Instances flipped: 0
[11/25 13:32:07     38s] Mean displacement: 0.47 um
[11/25 13:32:07     38s] Max displacement: 2.74 um (Instance: U715) (48.5183, 48.2448) -> (50.184, 49.32)
[11/25 13:32:07     38s] 	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: AND2x2_ASAP7_75t_R
[11/25 13:32:07     38s] 	Violation at original loc: Overlapping with other instance
[11/25 13:32:07     38s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/25 13:32:07     38s] Total instances moved : 1781
[11/25 13:32:07     38s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.061, REAL:0.069, MEM:3067.1M, EPOCH TIME: 1732559527.188543
[11/25 13:32:07     38s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:32:07     38s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3067.1MB
[11/25 13:32:07     38s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3067.1MB) @(0:00:38.7 - 0:00:38.8).
[11/25 13:32:07     38s] *** Finished refinePlace (0:00:38.8 mem=3067.1M) ***
[11/25 13:32:07     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.758739.2
[11/25 13:32:07     38s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.067, REAL:0.078, MEM:3067.1M, EPOCH TIME: 1732559527.190057
[11/25 13:32:07     38s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3067.1M, EPOCH TIME: 1732559527.190109
[11/25 13:32:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.003, REAL:0.004, MEM:3067.1M, EPOCH TIME: 1732559527.193704
[11/25 13:32:07     38s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.078, REAL:0.091, MEM:3067.1M, EPOCH TIME: 1732559527.193785
[11/25 13:32:07     38s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3067.1M, EPOCH TIME: 1732559527.194756
[11/25 13:32:07     38s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:32:07     38s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:32:07     38s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.022, REAL:0.021, MEM:3067.1M, EPOCH TIME: 1732559527.216005
[11/25 13:32:07     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:3067.1M, EPOCH TIME: 1732559527.216060
[11/25 13:32:07     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3083.1M, EPOCH TIME: 1732559527.216908
[11/25 13:32:07     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:3083.1M, EPOCH TIME: 1732559527.217081
[11/25 13:32:07     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3083.1M, EPOCH TIME: 1732559527.218295
[11/25 13:32:07     38s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3083.1M, EPOCH TIME: 1732559527.218330
[11/25 13:32:07     38s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.087, REAL:0.088, MEM:3068.6M, EPOCH TIME: 1732559527.306061
[11/25 13:32:07     38s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3068.6M, EPOCH TIME: 1732559527.323332
[11/25 13:32:07     38s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.001, REAL:0.000, MEM:3068.6M, EPOCH TIME: 1732559527.323449
[11/25 13:32:07     38s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3068.6M, EPOCH TIME: 1732559527.328938
[11/25 13:32:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] Cell dist_sort LLGs are deleted
[11/25 13:32:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:07     38s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3068.6M, EPOCH TIME: 1732559527.329311
[11/25 13:32:07     38s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/25 13:32:07     38s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:07     38s] **optDesign ... cpu = 0:00:08, real = 0:00:25, mem = 2520.8M, totSessionCpu=0:00:39 **
[11/25 13:32:07     38s] Starting delay calculation for Setup views
[11/25 13:32:07     39s] End AAE Lib Interpolated Model. (MEM=3085.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:07     39s] Total number of fetched objects 2129
[11/25 13:32:07     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:07     39s] End delay calculation. (MEM=2549.85 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:32:07     39s] **INFO: Starting Blocking QThread with 1 CPU
[11/25 13:32:07     39s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/25 13:32:07      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.8M
[11/25 13:32:07      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2542.5M, current mem=1934.4M)
[11/25 13:32:07      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2542.5M, current mem=1935.8M)
[11/25 13:32:07      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.8M
[11/25 13:32:07      0s] 
[11/25 13:32:07      0s] =============================================================================================
[11/25 13:32:07      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[11/25 13:32:07      0s]                                                                                 23.12-s091_1
[11/25 13:32:07      0s] =============================================================================================
[11/25 13:32:07      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:07      0s] ---------------------------------------------------------------------------------------------
[11/25 13:32:07      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:07      0s] ---------------------------------------------------------------------------------------------
[11/25 13:32:07      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:07      0s] ---------------------------------------------------------------------------------------------

[11/25 13:32:07     39s]  
_______________________________________________________________________
[11/25 13:32:08     39s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.6/0:00:04.1 (0.9), totSession cpu/real = 0:00:39.5/0:08:28.2 (0.1), mem = 3070.8M
[11/25 13:32:08     39s] 
[11/25 13:32:08     39s] =============================================================================================
[11/25 13:32:08     39s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.12-s091_1
[11/25 13:32:08     39s] =============================================================================================
[11/25 13:32:08     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:08     39s] ---------------------------------------------------------------------------------------------
[11/25 13:32:08     39s] [ MetricReport           ]      1   0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.2    0.5
[11/25 13:32:08     39s] [ RefinePlace            ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:08     39s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:08     39s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[11/25 13:32:08     39s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   6.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/25 13:32:08     39s] [ FullDelayCalc          ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:08     39s] [ TimingUpdate           ]      5   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:32:08     39s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:08     39s] [ MISC                   ]          0:00:03.1  (  77.5 % )     0:00:03.1 /  0:00:02.9    0.9
[11/25 13:32:08     39s] ---------------------------------------------------------------------------------------------
[11/25 13:32:08     39s]  IncrReplace #1 TOTAL               0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:03.6    0.9
[11/25 13:32:08     39s] ---------------------------------------------------------------------------------------------
[11/25 13:32:08     39s] *** Check timing (0:00:00.0)
[11/25 13:32:08     39s] Deleting Lib Analyzer.
[11/25 13:32:08     39s] Begin: GigaOpt Optimization in TNS mode
[11/25 13:32:08     39s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[11/25 13:32:08     39s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:08     39s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.6/0:08:28.2 (0.1), mem = 3086.8M
[11/25 13:32:08     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.5
[11/25 13:32:08     39s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:32:08     39s] 
[11/25 13:32:08     39s] Creating Lib Analyzer ...
[11/25 13:32:08     39s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:08     39s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:08     39s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:08     39s] 
[11/25 13:32:08     39s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:08     39s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.8 mem=3086.8M
[11/25 13:32:08     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.8 mem=3086.8M
[11/25 13:32:08     39s] Creating Lib Analyzer, finished. 
[11/25 13:32:08     39s] 
[11/25 13:32:08     39s] Active Setup views: default_setup_view 
[11/25 13:32:08     39s] Cell dist_sort LLGs are deleted
[11/25 13:32:08     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     39s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3086.8M, EPOCH TIME: 1732559528.530256
[11/25 13:32:08     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     39s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3086.8M, EPOCH TIME: 1732559528.530958
[11/25 13:32:08     39s] Max number of tech site patterns supported in site array is 256.
[11/25 13:32:08     39s] Core basic site is coreSite
[11/25 13:32:08     39s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:32:08     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:32:08     39s] Fast DP-INIT is on for default
[11/25 13:32:08     39s] Atter site array init, number of instance map data is 0.
[11/25 13:32:08     39s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.003, REAL:0.004, MEM:3086.8M, EPOCH TIME: 1732559528.534808
[11/25 13:32:08     39s] 
[11/25 13:32:08     39s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:08     39s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:08     39s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.005, MEM:3086.8M, EPOCH TIME: 1732559528.535538
[11/25 13:32:08     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:08     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     39s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:32:08     39s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:32:08     39s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[11/25 13:32:08     39s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:39.9 mem=3086.8M
[11/25 13:32:08     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:3086.8M, EPOCH TIME: 1732559528.538371
[11/25 13:32:08     39s] Processing tracks to init pin-track alignment.
[11/25 13:32:08     39s] z: 1, totalTracks: 1
[11/25 13:32:08     39s] z: 3, totalTracks: 1
[11/25 13:32:08     39s] z: 5, totalTracks: 1
[11/25 13:32:08     39s] z: 7, totalTracks: 1
[11/25 13:32:08     39s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:08     39s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3086.8M, EPOCH TIME: 1732559528.540936
[11/25 13:32:08     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     39s] 
[11/25 13:32:08     39s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:08     39s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:08     39s] OPERPROF:     Starting CMU at level 3, MEM:3086.8M, EPOCH TIME: 1732559528.544108
[11/25 13:32:08     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3086.8M, EPOCH TIME: 1732559528.544232
[11/25 13:32:08     39s] 
[11/25 13:32:08     39s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:08     39s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.003, MEM:3086.8M, EPOCH TIME: 1732559528.544392
[11/25 13:32:08     39s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3086.8M, EPOCH TIME: 1732559528.544832
[11/25 13:32:08     39s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3086.8M, EPOCH TIME: 1732559528.544930
[11/25 13:32:08     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3086.8MB).
[11/25 13:32:08     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:3086.8M, EPOCH TIME: 1732559528.545147
[11/25 13:32:08     39s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:08     39s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:32:08     39s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:39.9 mem=3086.8M
[11/25 13:32:08     39s] ### Creating RouteCongInterface, started
[11/25 13:32:08     39s] 
[11/25 13:32:08     39s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/25 13:32:08     39s] 
[11/25 13:32:08     39s] #optDebug: {0, 1.000}
[11/25 13:32:08     39s] ### Creating RouteCongInterface, finished
[11/25 13:32:08     40s] *info: 9555 no-driver nets excluded.
[11/25 13:32:08     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.1
[11/25 13:32:08     40s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
[11/25 13:32:08     40s] Optimizer TNS Opt
[11/25 13:32:08     40s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:08     40s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3144.9M, EPOCH TIME: 1732559528.725520
[11/25 13:32:08     40s] Found 0 hard placement blockage before merging.
[11/25 13:32:08     40s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3144.9M, EPOCH TIME: 1732559528.725672
[11/25 13:32:08     40s] 
[11/25 13:32:08     40s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3144.9M) ***
[11/25 13:32:08     40s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:32:08     40s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:08     40s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:08     40s] 
[11/25 13:32:08     40s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3144.9M) ***
[11/25 13:32:08     40s] 
[11/25 13:32:08     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.1
[11/25 13:32:08     40s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 2119.46, Stn-len 0
[11/25 13:32:08     40s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:08     40s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3144.9M, EPOCH TIME: 1732559528.971851
[11/25 13:32:08     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:08     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:08     40s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3084.9M, EPOCH TIME: 1732559528.975913
[11/25 13:32:08     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.5
[11/25 13:32:08     40s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:40.3/0:08:29.0 (0.1), mem = 3084.9M
[11/25 13:32:08     40s] 
[11/25 13:32:08     40s] =============================================================================================
[11/25 13:32:08     40s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              23.12-s091_1
[11/25 13:32:08     40s] =============================================================================================
[11/25 13:32:08     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:08     40s] ---------------------------------------------------------------------------------------------
[11/25 13:32:08     40s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:08     40s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  30.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:08     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:08     40s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:32:08     40s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:08     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:08     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:08     40s] [ TransformInit          ]      1   0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/25 13:32:08     40s] [ TnsPass                ]      1   0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:08     40s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:08     40s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:08     40s] [ MISC                   ]          0:00:00.2  (  28.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:08     40s] ---------------------------------------------------------------------------------------------
[11/25 13:32:08     40s]  TnsOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:32:08     40s] ---------------------------------------------------------------------------------------------
[11/25 13:32:08     40s] Begin: Collecting metrics
[11/25 13:32:08     40s] 
	GigaOpt Setup Optimization summary:
[11/25 13:32:08     40s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3145 |
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3145 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:32:08     40s] 
[11/25 13:32:09     40s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |          |           |          |       60.51 |            |              | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3093 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3094 |      |     |
| global_opt              |           |    0.000 |           |        0 |       60.51 |            |              | 0:00:01  |        3091 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3095 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        3097 |      |     |
| tns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:09     40s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2542.8M, current mem=2538.6M)

[11/25 13:32:09     40s] End: Collecting metrics
[11/25 13:32:09     40s] End: GigaOpt Optimization in TNS mode
[11/25 13:32:09     40s] *** Check timing (0:00:00.0)
[11/25 13:32:09     40s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:32:09     40s] Deleting Lib Analyzer.
[11/25 13:32:09     40s] Begin: GigaOpt Optimization in WNS mode
[11/25 13:32:09     40s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/25 13:32:09     40s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:09     40s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.5/0:08:29.2 (0.1), mem = 3084.9M
[11/25 13:32:09     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.6
[11/25 13:32:09     40s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] Creating Lib Analyzer ...
[11/25 13:32:09     40s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:09     40s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:09     40s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:09     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.7 mem=3087.0M
[11/25 13:32:09     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.7 mem=3087.0M
[11/25 13:32:09     40s] Creating Lib Analyzer, finished. 
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] Active Setup views: default_setup_view 
[11/25 13:32:09     40s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3087.0M, EPOCH TIME: 1732559529.439304
[11/25 13:32:09     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:09     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:09     40s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:09     40s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3087.0M, EPOCH TIME: 1732559529.442277
[11/25 13:32:09     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:09     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:09     40s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:32:09     40s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:32:09     40s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/25 13:32:09     40s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:40.8 mem=3087.0M
[11/25 13:32:09     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:3087.0M, EPOCH TIME: 1732559529.444997
[11/25 13:32:09     40s] Processing tracks to init pin-track alignment.
[11/25 13:32:09     40s] z: 1, totalTracks: 1
[11/25 13:32:09     40s] z: 3, totalTracks: 1
[11/25 13:32:09     40s] z: 5, totalTracks: 1
[11/25 13:32:09     40s] z: 7, totalTracks: 1
[11/25 13:32:09     40s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:09     40s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3087.0M, EPOCH TIME: 1732559529.447560
[11/25 13:32:09     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:09     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:09     40s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:09     40s] OPERPROF:     Starting CMU at level 3, MEM:3087.0M, EPOCH TIME: 1732559529.449786
[11/25 13:32:09     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3087.0M, EPOCH TIME: 1732559529.450097
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:09     40s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3087.0M, EPOCH TIME: 1732559529.450276
[11/25 13:32:09     40s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3087.0M, EPOCH TIME: 1732559529.450298
[11/25 13:32:09     40s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3087.0M, EPOCH TIME: 1732559529.450395
[11/25 13:32:09     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3087.0MB).
[11/25 13:32:09     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:3087.0M, EPOCH TIME: 1732559529.450615
[11/25 13:32:09     40s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:09     40s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:32:09     40s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:40.8 mem=3087.0M
[11/25 13:32:09     40s] ### Creating RouteCongInterface, started
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] #optDebug: {0, 1.000}
[11/25 13:32:09     40s] ### Creating RouteCongInterface, finished
[11/25 13:32:09     40s] *info: 9555 no-driver nets excluded.
[11/25 13:32:09     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.2
[11/25 13:32:09     40s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 59.62
[11/25 13:32:09     40s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3145.1M) ***
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.2
[11/25 13:32:09     40s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 2119.46, Stn-len 0
[11/25 13:32:09     40s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:09     40s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3145.1M, EPOCH TIME: 1732559529.630871
[11/25 13:32:09     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:09     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:09     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:09     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:09     40s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3085.1M, EPOCH TIME: 1732559529.634306
[11/25 13:32:09     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.6
[11/25 13:32:09     40s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:41.0/0:08:29.7 (0.1), mem = 3085.1M
[11/25 13:32:09     40s] 
[11/25 13:32:09     40s] =============================================================================================
[11/25 13:32:09     40s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              23.12-s091_1
[11/25 13:32:09     40s] =============================================================================================
[11/25 13:32:09     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:09     40s] ---------------------------------------------------------------------------------------------
[11/25 13:32:09     40s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:09     40s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  42.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:09     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:09     40s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:32:09     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:09     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:09     40s] [ TransformInit          ]      1   0:00:00.1  (  21.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:09     40s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:09     40s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:09     40s] [ MISC                   ]          0:00:00.2  (  32.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:09     40s] ---------------------------------------------------------------------------------------------
[11/25 13:32:09     40s]  WnsOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:32:09     40s] ---------------------------------------------------------------------------------------------
[11/25 13:32:09     40s] Begin: Collecting metrics
[11/25 13:32:09     40s] 
	GigaOpt Setup Optimization summary:
[11/25 13:32:09     40s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3145 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:32:09     40s] 
[11/25 13:32:09     41s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |          |           |          |       60.51 |            |              | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3093 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3094 |      |     |
| global_opt              |           |    0.000 |           |        0 |       60.51 |            |              | 0:00:01  |        3091 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3095 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        3097 |      |     |
| tns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
| wns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3145 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:09     41s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2540.9M, current mem=2537.8M)

[11/25 13:32:09     41s] End: Collecting metrics
[11/25 13:32:09     41s] End: GigaOpt Optimization in WNS mode
[11/25 13:32:09     41s] *** Check timing (0:00:00.0)
[11/25 13:32:09     41s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:32:09     41s] Deleting Lib Analyzer.
[11/25 13:32:09     41s] Begin: GigaOpt Optimization in TNS mode
[11/25 13:32:09     41s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[11/25 13:32:09     41s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:09     41s] *** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.1/0:08:29.8 (0.1), mem = 3085.1M
[11/25 13:32:09     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.7
[11/25 13:32:09     41s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:32:09     41s] 
[11/25 13:32:09     41s] Creating Lib Analyzer ...
[11/25 13:32:09     41s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:09     41s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:09     41s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:09     41s] 
[11/25 13:32:09     41s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:10     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.4 mem=3087.1M
[11/25 13:32:10     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.4 mem=3087.1M
[11/25 13:32:10     41s] Creating Lib Analyzer, finished. 
[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] Active Setup views: default_setup_view 
[11/25 13:32:10     41s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3087.1M, EPOCH TIME: 1732559530.118234
[11/25 13:32:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:10     41s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:10     41s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3087.1M, EPOCH TIME: 1732559530.121373
[11/25 13:32:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     41s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:32:10     41s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:32:10     41s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[11/25 13:32:10     41s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:41.5 mem=3087.1M
[11/25 13:32:10     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:3087.1M, EPOCH TIME: 1732559530.124744
[11/25 13:32:10     41s] Processing tracks to init pin-track alignment.
[11/25 13:32:10     41s] z: 1, totalTracks: 1
[11/25 13:32:10     41s] z: 3, totalTracks: 1
[11/25 13:32:10     41s] z: 5, totalTracks: 1
[11/25 13:32:10     41s] z: 7, totalTracks: 1
[11/25 13:32:10     41s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:10     41s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3087.1M, EPOCH TIME: 1732559530.128556
[11/25 13:32:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:10     41s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:10     41s] OPERPROF:     Starting CMU at level 3, MEM:3087.1M, EPOCH TIME: 1732559530.132019
[11/25 13:32:10     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3087.1M, EPOCH TIME: 1732559530.132336
[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:10     41s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.004, MEM:3087.1M, EPOCH TIME: 1732559530.132550
[11/25 13:32:10     41s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3087.1M, EPOCH TIME: 1732559530.132683
[11/25 13:32:10     41s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3087.1M, EPOCH TIME: 1732559530.132842
[11/25 13:32:10     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3087.1MB).
[11/25 13:32:10     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.010, MEM:3087.1M, EPOCH TIME: 1732559530.134379
[11/25 13:32:10     41s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:10     41s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:32:10     41s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:41.5 mem=3087.1M
[11/25 13:32:10     41s] ### Creating RouteCongInterface, started
[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] #optDebug: {0, 1.000}
[11/25 13:32:10     41s] ### Creating RouteCongInterface, finished
[11/25 13:32:10     41s] *info: 9555 no-driver nets excluded.
[11/25 13:32:10     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.3
[11/25 13:32:10     41s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 59.62
[11/25 13:32:10     41s] Optimizer TNS Opt
[11/25 13:32:10     41s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:10     41s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3145.3M, EPOCH TIME: 1732559530.315478
[11/25 13:32:10     41s] Found 0 hard placement blockage before merging.
[11/25 13:32:10     41s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3145.3M, EPOCH TIME: 1732559530.315627
[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3145.3M) ***
[11/25 13:32:10     41s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:32:10     41s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:10     41s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3145.3M) ***
[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.3
[11/25 13:32:10     41s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 2119.46, Stn-len 0
[11/25 13:32:10     41s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:10     41s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3145.3M, EPOCH TIME: 1732559530.564702
[11/25 13:32:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     41s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.006, MEM:3085.3M, EPOCH TIME: 1732559530.570208
[11/25 13:32:10     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.7
[11/25 13:32:10     41s] *** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:41.9/0:08:30.6 (0.1), mem = 3085.3M
[11/25 13:32:10     41s] 
[11/25 13:32:10     41s] =============================================================================================
[11/25 13:32:10     41s]  Step TAT Report : TnsOpt #2 / place_opt_design #1                              23.12-s091_1
[11/25 13:32:10     41s] =============================================================================================
[11/25 13:32:10     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:10     41s] ---------------------------------------------------------------------------------------------
[11/25 13:32:10     41s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     41s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  30.0 % )     0:00:00.2 /  0:00:00.3    1.2
[11/25 13:32:10     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     41s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[11/25 13:32:10     41s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     41s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     41s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     41s] [ TransformInit          ]      1   0:00:00.1  (  13.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:10     41s] [ TnsPass                ]      1   0:00:00.2  (  24.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:10     41s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     41s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     41s] [ MISC                   ]          0:00:00.2  (  28.5 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:32:10     41s] ---------------------------------------------------------------------------------------------
[11/25 13:32:10     41s]  TnsOpt #2 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:32:10     41s] ---------------------------------------------------------------------------------------------
[11/25 13:32:10     41s] Begin: Collecting metrics
[11/25 13:32:10     41s] 
	GigaOpt Setup Optimization summary:
[11/25 13:32:10     41s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3145 |
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3145 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:32:10     41s] 
[11/25 13:32:10     42s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |          |           |          |       60.51 |            |              | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3093 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3094 |      |     |
| global_opt              |           |    0.000 |           |        0 |       60.51 |            |              | 0:00:01  |        3091 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3095 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        3097 |      |     |
| tns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
| wns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3145 |      |     |
| tns_fixing_2            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:10     42s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2540.6M, current mem=2537.4M)

[11/25 13:32:10     42s] End: Collecting metrics
[11/25 13:32:10     42s] End: GigaOpt Optimization in TNS mode
[11/25 13:32:10     42s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/25 13:32:10     42s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:10     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.0 mem=3085.3M
[11/25 13:32:10     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.0 mem=3085.3M
[11/25 13:32:10     42s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/25 13:32:10     42s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3143.4M, EPOCH TIME: 1732559530.722028
[11/25 13:32:10     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:10     42s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:10     42s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.003, MEM:3143.4M, EPOCH TIME: 1732559530.725419
[11/25 13:32:10     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:10     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:32:10     42s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:32:10     42s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/25 13:32:10     42s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:42.1 mem=3143.4M
[11/25 13:32:10     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:3143.4M, EPOCH TIME: 1732559530.727618
[11/25 13:32:10     42s] Processing tracks to init pin-track alignment.
[11/25 13:32:10     42s] z: 1, totalTracks: 1
[11/25 13:32:10     42s] z: 3, totalTracks: 1
[11/25 13:32:10     42s] z: 5, totalTracks: 1
[11/25 13:32:10     42s] z: 7, totalTracks: 1
[11/25 13:32:10     42s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:10     42s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3143.4M, EPOCH TIME: 1732559530.730163
[11/25 13:32:10     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:10     42s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:10     42s] OPERPROF:     Starting CMU at level 3, MEM:3143.4M, EPOCH TIME: 1732559530.732918
[11/25 13:32:10     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3143.4M, EPOCH TIME: 1732559530.733906
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:10     42s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.004, MEM:3143.4M, EPOCH TIME: 1732559530.734069
[11/25 13:32:10     42s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3143.4M, EPOCH TIME: 1732559530.734371
[11/25 13:32:10     42s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3143.4M, EPOCH TIME: 1732559530.734478
[11/25 13:32:10     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3143.4MB).
[11/25 13:32:10     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:3143.4M, EPOCH TIME: 1732559530.734856
[11/25 13:32:10     42s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:10     42s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:32:10     42s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:42.1 mem=3143.4M
[11/25 13:32:10     42s] Begin: Area Reclaim Optimization
[11/25 13:32:10     42s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.1/0:08:30.8 (0.1), mem = 3143.4M
[11/25 13:32:10     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.8
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] Active Setup views: default_setup_view 
[11/25 13:32:10     42s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1879
[11/25 13:32:10     42s] ### Creating RouteCongInterface, started
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] #optDebug: {0, 1.000}
[11/25 13:32:10     42s] ### Creating RouteCongInterface, finished
[11/25 13:32:10     42s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3143.4M, EPOCH TIME: 1732559530.836553
[11/25 13:32:10     42s] Found 0 hard placement blockage before merging.
[11/25 13:32:10     42s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3143.4M, EPOCH TIME: 1732559530.836675
[11/25 13:32:10     42s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.62
[11/25 13:32:10     42s] +---------+---------+--------+--------+------------+--------+
[11/25 13:32:10     42s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/25 13:32:10     42s] +---------+---------+--------+--------+------------+--------+
[11/25 13:32:10     42s] |   59.62%|        -|   0.000|   0.000|   0:00:00.0| 3143.4M|
[11/25 13:32:10     42s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/25 13:32:10     42s] |   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3143.4M|
[11/25 13:32:10     42s] |   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3143.4M|
[11/25 13:32:10     42s] |   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3143.4M|
[11/25 13:32:10     42s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/25 13:32:10     42s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[11/25 13:32:10     42s] |   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3143.4M|
[11/25 13:32:10     42s] +---------+---------+--------+--------+------------+--------+
[11/25 13:32:10     42s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.62
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/25 13:32:10     42s] --------------------------------------------------------------
[11/25 13:32:10     42s] |                                   | Total     | Sequential |
[11/25 13:32:10     42s] --------------------------------------------------------------
[11/25 13:32:10     42s] | Num insts resized                 |       0  |       0    |
[11/25 13:32:10     42s] | Num insts undone                  |       0  |       0    |
[11/25 13:32:10     42s] | Num insts Downsized               |       0  |       0    |
[11/25 13:32:10     42s] | Num insts Samesized               |       0  |       0    |
[11/25 13:32:10     42s] | Num insts Upsized                 |       0  |       0    |
[11/25 13:32:10     42s] | Num multiple commits+uncommits    |       0  |       -    |
[11/25 13:32:10     42s] --------------------------------------------------------------
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/25 13:32:10     42s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/25 13:32:10     42s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3159.4M, EPOCH TIME: 1732559530.913568
[11/25 13:32:10     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:10     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3159.4M, EPOCH TIME: 1732559530.916988
[11/25 13:32:10     42s] *** Finished re-routing un-routed nets (3159.4M) ***
[11/25 13:32:10     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:3178.5M, EPOCH TIME: 1732559530.948688
[11/25 13:32:10     42s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3178.5M, EPOCH TIME: 1732559530.951905
[11/25 13:32:10     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:10     42s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:10     42s] OPERPROF:     Starting CMU at level 3, MEM:3178.5M, EPOCH TIME: 1732559530.954174
[11/25 13:32:10     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3178.5M, EPOCH TIME: 1732559530.954928
[11/25 13:32:10     42s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3178.5M, EPOCH TIME: 1732559530.955105
[11/25 13:32:10     42s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3178.5M, EPOCH TIME: 1732559530.955904
[11/25 13:32:10     42s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3178.5M, EPOCH TIME: 1732559530.956058
[11/25 13:32:10     42s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3178.5M, EPOCH TIME: 1732559530.956254
[11/25 13:32:10     42s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.001, MEM:3178.5M, EPOCH TIME: 1732559530.956887
[11/25 13:32:10     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.008, MEM:3178.5M, EPOCH TIME: 1732559530.956955
[11/25 13:32:10     42s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3178.5M) ***
[11/25 13:32:10     42s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:32:10     42s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1879
[11/25 13:32:10     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.8
[11/25 13:32:10     42s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:00:42.3/0:08:31.0 (0.1), mem = 3178.5M
[11/25 13:32:10     42s] 
[11/25 13:32:10     42s] =============================================================================================
[11/25 13:32:10     42s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.12-s091_1
[11/25 13:32:10     42s] =============================================================================================
[11/25 13:32:10     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:10     42s] ---------------------------------------------------------------------------------------------
[11/25 13:32:10     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ OptimizationStep       ]      1   0:00:00.0  (  10.1 % )     0:00:00.1 /  0:00:00.0    0.7
[11/25 13:32:10     42s] [ OptSingleIteration     ]      4   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:32:10     42s] [ OptGetWeight           ]     34   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ OptEval                ]     34   0:00:00.0  (  15.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:32:10     42s] [ OptCommit              ]     34   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ PostCommitDelayUpdate  ]     34   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ RefinePlace            ]      1   0:00:00.1  (  22.9 % )     0:00:00.1 /  0:00:00.1    1.1
[11/25 13:32:10     42s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:10     42s] [ MISC                   ]          0:00:00.1  (  41.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/25 13:32:10     42s] ---------------------------------------------------------------------------------------------
[11/25 13:32:10     42s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:32:10     42s] ---------------------------------------------------------------------------------------------
[11/25 13:32:10     42s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:10     42s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3170.5M, EPOCH TIME: 1732559530.965210
[11/25 13:32:10     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:10     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:10     42s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3093.5M, EPOCH TIME: 1732559530.968420
[11/25 13:32:10     42s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3093.51M, totSessionCpu=0:00:42).
[11/25 13:32:10     42s] Begin: Collecting metrics
[11/25 13:32:11     42s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |          |           |          |       60.51 |            |              | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3093 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3094 |      |     |
| global_opt              |           |    0.000 |           |        0 |       60.51 |            |              | 0:00:01  |        3091 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3095 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        3097 |      |     |
| tns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
| wns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3145 |      |     |
| tns_fixing_2            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
| area_reclaiming_2       |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3094 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:11     42s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2538.1M, current mem=2538.1M)

[11/25 13:32:11     42s] End: Collecting metrics
[11/25 13:32:11     42s] Begin: GigaOpt postEco DRV Optimization
[11/25 13:32:11     42s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS -max_fanout
[11/25 13:32:11     42s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.4/0:08:31.1 (0.1), mem = 3093.5M
[11/25 13:32:11     42s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:11     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.9
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] Active Setup views: default_setup_view 
[11/25 13:32:11     42s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3093.5M, EPOCH TIME: 1732559531.209210
[11/25 13:32:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:11     42s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:11     42s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3093.5M, EPOCH TIME: 1732559531.211713
[11/25 13:32:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:11     42s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:32:11     42s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:32:11     42s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/25 13:32:11     42s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:42.5 mem=3093.5M
[11/25 13:32:11     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:3093.5M, EPOCH TIME: 1732559531.213979
[11/25 13:32:11     42s] Processing tracks to init pin-track alignment.
[11/25 13:32:11     42s] z: 1, totalTracks: 1
[11/25 13:32:11     42s] z: 3, totalTracks: 1
[11/25 13:32:11     42s] z: 5, totalTracks: 1
[11/25 13:32:11     42s] z: 7, totalTracks: 1
[11/25 13:32:11     42s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:11     42s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3093.5M, EPOCH TIME: 1732559531.216542
[11/25 13:32:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:11     42s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:11     42s] OPERPROF:     Starting CMU at level 3, MEM:3093.5M, EPOCH TIME: 1732559531.218699
[11/25 13:32:11     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3093.5M, EPOCH TIME: 1732559531.218933
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:11     42s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3093.5M, EPOCH TIME: 1732559531.219102
[11/25 13:32:11     42s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3093.5M, EPOCH TIME: 1732559531.219126
[11/25 13:32:11     42s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3093.5M, EPOCH TIME: 1732559531.219279
[11/25 13:32:11     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3093.5MB).
[11/25 13:32:11     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:3093.5M, EPOCH TIME: 1732559531.219980
[11/25 13:32:11     42s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:11     42s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:32:11     42s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:42.5 mem=3093.5M
[11/25 13:32:11     42s] ### Creating RouteCongInterface, started
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.8390} 
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] #optDebug: {0, 1.000}
[11/25 13:32:11     42s] ### Creating RouteCongInterface, finished
[11/25 13:32:11     42s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:11     42s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:11     42s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:11     42s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:11     42s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:11     42s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:11     42s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:11     42s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:11     42s] AoF 661.2055um
[11/25 13:32:11     42s] [GPS-DRV] Optimizer inputs ============================= 
[11/25 13:32:11     42s] [GPS-DRV] drvFixingStage: Small Scale
[11/25 13:32:11     42s] [GPS-DRV] costLowerBound: 0.1
[11/25 13:32:11     42s] [GPS-DRV] setupTNSCost  : 1
[11/25 13:32:11     42s] [GPS-DRV] maxIter       : 3
[11/25 13:32:11     42s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/25 13:32:11     42s] [GPS-DRV] Optimizer parameters ============================= 
[11/25 13:32:11     42s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/25 13:32:11     42s] [GPS-DRV] maxDensity (design): 0.95
[11/25 13:32:11     42s] [GPS-DRV] maxLocalDensity: 0.98
[11/25 13:32:11     42s] [GPS-DRV] MaxBufDistForPlaceBlk: 216um
[11/25 13:32:11     42s] [GPS-DRV] Dflt RT Characteristic Length 639.258um AoF 661.206um x 1
[11/25 13:32:11     42s] [GPS-DRV] isCPECostingOn: false
[11/25 13:32:11     42s] [GPS-DRV] All active and enabled setup views
[11/25 13:32:11     42s] [GPS-DRV]     default_setup_view
[11/25 13:32:11     42s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/25 13:32:11     42s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/25 13:32:11     42s] [GPS-DRV] maxFanoutLoad on
[11/25 13:32:11     42s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/25 13:32:11     42s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[11/25 13:32:11     42s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/25 13:32:11     42s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3151.7M, EPOCH TIME: 1732559531.380503
[11/25 13:32:11     42s] Found 0 hard placement blockage before merging.
[11/25 13:32:11     42s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:3151.7M, EPOCH TIME: 1732559531.381210
[11/25 13:32:11     42s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/25 13:32:11     42s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 5.1154e-11; DynamicP: 1.11974e+07)DBU
[11/25 13:32:11     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/25 13:32:11     42s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/25 13:32:11     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/25 13:32:11     42s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/25 13:32:11     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/25 13:32:11     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/25 13:32:11     42s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 59.62%|          |         |
[11/25 13:32:11     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/25 13:32:11     42s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 59.62%| 0:00:00.0|  3151.7M|
[11/25 13:32:11     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3151.7M) ***
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:32:11     42s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 2119.46, Stn-len 0
[11/25 13:32:11     42s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:11     42s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3151.7M, EPOCH TIME: 1732559531.400710
[11/25 13:32:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:11     42s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:3093.7M, EPOCH TIME: 1732559531.404393
[11/25 13:32:11     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.9
[11/25 13:32:11     42s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:42.7/0:08:31.4 (0.1), mem = 3093.7M
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] =============================================================================================
[11/25 13:32:11     42s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.12-s091_1
[11/25 13:32:11     42s] =============================================================================================
[11/25 13:32:11     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:11     42s] ---------------------------------------------------------------------------------------------
[11/25 13:32:11     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:11     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:11     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.6
[11/25 13:32:11     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:11     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:11     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:11     42s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:32:11     42s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:32:11     42s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:11     42s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:11     42s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:11     42s] [ MISC                   ]          0:00:00.3  (  87.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:32:11     42s] ---------------------------------------------------------------------------------------------
[11/25 13:32:11     42s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:32:11     42s] ---------------------------------------------------------------------------------------------
[11/25 13:32:11     42s] Begin: Collecting metrics
[11/25 13:32:11     42s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |          |           |          |       60.51 |            |              | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3093 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3094 |      |     |
| global_opt              |           |    0.000 |           |        0 |       60.51 |            |              | 0:00:01  |        3091 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3095 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        3097 |      |     |
| tns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
| wns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3145 |      |     |
| tns_fixing_2            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
| area_reclaiming_2       |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3094 |      |     |
| drv_eco_fixing          |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3094 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:11     42s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2538.3M, current mem=2538.3M)

[11/25 13:32:11     42s] End: Collecting metrics
[11/25 13:32:11     42s] End: GigaOpt postEco DRV Optimization
[11/25 13:32:11     42s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[11/25 13:32:11     42s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[11/25 13:32:11     42s] GigaOpt: Skipping nonLegal postEco optimization
[11/25 13:32:11     42s] Design TNS changes after trial route: 0.000 -> 0.000
[11/25 13:32:11     42s] GigaOpt: Skipping post-eco TNS optimization
[11/25 13:32:11     42s] Register exp ratio and priority group on 0 nets on 3211 nets : 
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] Active setup views:
[11/25 13:32:11     42s]  default_setup_view
[11/25 13:32:11     42s]   Dominating endpoints: 0
[11/25 13:32:11     42s]   Dominating TNS: -0.000
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] Extraction called for design 'dist_sort' of instances=1879 and nets=11932 using extraction engine 'preRoute' .
[11/25 13:32:11     42s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/25 13:32:11     42s] Type 'man IMPEXT-3530' for more detail.
[11/25 13:32:11     42s] PreRoute RC Extraction called for design dist_sort.
[11/25 13:32:11     42s] RC Extraction called in multi-corner(1) mode.
[11/25 13:32:11     42s] RCMode: PreRoute
[11/25 13:32:11     42s]       RC Corner Indexes            0   
[11/25 13:32:11     42s] Capacitance Scaling Factor   : 1.00000 
[11/25 13:32:11     42s] Resistance Scaling Factor    : 1.00000 
[11/25 13:32:11     42s] Clock Cap. Scaling Factor    : 1.00000 
[11/25 13:32:11     42s] Clock Res. Scaling Factor    : 1.00000 
[11/25 13:32:11     42s] Shrink Factor                : 1.00000
[11/25 13:32:11     42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/25 13:32:11     42s] Using Quantus QRC technology file ...
[11/25 13:32:11     42s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[11/25 13:32:11     42s] Grid density data update skipped
[11/25 13:32:11     42s] eee: pegSigSF=1.070000
[11/25 13:32:11     42s] Initializing multi-corner resistance tables ...
[11/25 13:32:11     42s] eee: Grid unit RC data computation started
[11/25 13:32:11     42s] eee: Grid unit RC data computation completed
[11/25 13:32:11     42s] eee: l=1 avDens=0.009769 usedTrk=26.377177 availTrk=2700.000000 sigTrk=26.377177
[11/25 13:32:11     42s] eee: l=2 avDens=0.054729 usedTrk=155.977175 availTrk=2850.000000 sigTrk=155.977175
[11/25 13:32:11     42s] eee: l=3 avDens=0.032097 usedTrk=86.661898 availTrk=2700.000000 sigTrk=86.661898
[11/25 13:32:11     42s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:11     42s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:11     42s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:11     42s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:11     42s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:11     42s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:11     42s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:11     42s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:11     42s] eee: LAM-FP: thresh=1 ; dimX=451.000000 ; dimY=438.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:32:11     42s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:32:11     42s] eee: NetCapCache creation started. (Current Mem: 3079.305M) 
[11/25 13:32:11     42s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3079.305M) 
[11/25 13:32:11     42s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(64.944000, 63.072000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (7 X 6)
[11/25 13:32:11     42s] eee: Metal Layers Info:
[11/25 13:32:11     42s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:32:11     42s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:32:11     42s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:32:11     42s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:32:11     42s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:32:11     42s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:32:11     42s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:32:11     42s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/25 13:32:11     42s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/25 13:32:11     42s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/25 13:32:11     42s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/25 13:32:11     42s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/25 13:32:11     42s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/25 13:32:11     42s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:32:11     42s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:32:11     42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3079.305M)
[11/25 13:32:11     42s] Skewing Data Summary (End_of_FINAL)
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] Skew summary for view default_setup_view:
[11/25 13:32:11     42s] * Accumulated skew : count = 0
[11/25 13:32:11     42s] *     Internal use : count = 0
[11/25 13:32:11     42s] 
[11/25 13:32:11     42s] Starting delay calculation for Setup views
[11/25 13:32:11     43s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:32:11     43s] #################################################################################
[11/25 13:32:11     43s] # Design Stage: PreRoute
[11/25 13:32:11     43s] # Design Name: dist_sort
[11/25 13:32:11     43s] # Design Mode: 90nm
[11/25 13:32:11     43s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:32:11     43s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:32:11     43s] # Signoff Settings: SI Off 
[11/25 13:32:11     43s] #################################################################################
[11/25 13:32:11     43s] Calculate delays in Single mode...
[11/25 13:32:11     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 3084.3M, InitMEM = 3084.3M)
[11/25 13:32:11     43s] Start delay calculation (fullDC) (1 T). (MEM=2534.21)
[11/25 13:32:11     43s] End AAE Lib Interpolated Model. (MEM=3095.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:12     43s] Total number of fetched objects 2129
[11/25 13:32:12     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:12     43s] End delay calculation. (MEM=2543.89 CPU=0:00:00.1 REAL=0:00:01.0)
[11/25 13:32:12     43s] End delay calculation (fullDC). (MEM=2543.89 CPU=0:00:00.1 REAL=0:00:01.0)
[11/25 13:32:12     43s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3111.5M) ***
[11/25 13:32:12     43s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:43.4 mem=3111.5M)
[11/25 13:32:12     43s] OPTC: user 20.0
[11/25 13:32:12     43s] Reported timing to dir ./timingReports
[11/25 13:32:12     43s] **optDesign ... cpu = 0:00:13, real = 0:00:30, mem = 2537.4M, totSessionCpu=0:00:43 **
[11/25 13:32:12     43s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3061.5M, EPOCH TIME: 1732559532.166687
[11/25 13:32:12     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:12     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:12     43s] 
[11/25 13:32:12     43s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:12     43s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:12     43s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.004, MEM:3061.5M, EPOCH TIME: 1732559532.170355
[11/25 13:32:12     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:12     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:12     43s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[11/25 13:32:12     43s] Begin: Collecting metrics
[11/25 13:32:12     43s] **INFO: Starting Blocking QThread with 1 CPU
[11/25 13:32:12     43s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/25 13:32:12      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.7M
[11/25 13:32:12      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2538.3M, current mem=1921.5M)
[11/25 13:32:12      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1935.4M, current mem=1930.6M)
[11/25 13:32:12      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.7M
[11/25 13:32:12      0s] 
[11/25 13:32:12      0s] =============================================================================================
[11/25 13:32:12      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.12-s091_1
[11/25 13:32:12      0s] =============================================================================================
[11/25 13:32:12      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:12      0s] ---------------------------------------------------------------------------------------------
[11/25 13:32:12      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:12      0s] ---------------------------------------------------------------------------------------------
[11/25 13:32:12      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:12      0s] ---------------------------------------------------------------------------------------------

[11/25 13:32:12     43s]  
_______________________________________________________________________
[11/25 13:32:12     43s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:12     43s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/25 13:32:12     43s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/25 13:32:12     43s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[11/25 13:32:12     43s] | initial_summary         |           |          |           |          |       60.51 |            |              | 0:00:01  |        3086 |    0 |   0 |
[11/25 13:32:12     43s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3093 |      |     |
[11/25 13:32:12     43s] | drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3094 |      |     |
[11/25 13:32:12     43s] | global_opt              |           |    0.000 |           |        0 |       60.51 |            |              | 0:00:01  |        3091 |      |     |
[11/25 13:32:12     43s] | area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3095 |      |     |
[11/25 13:32:12     43s] | incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        3097 |      |     |
[11/25 13:32:12     43s] | tns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
[11/25 13:32:12     43s] | wns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3145 |      |     |
[11/25 13:32:12     43s] | tns_fixing_2            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
[11/25 13:32:12     43s] | area_reclaiming_2       |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3094 |      |     |
[11/25 13:32:12     43s] | drv_eco_fixing          |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3094 |    0 |   0 |
[11/25 13:32:12     43s] | final_summary           |           |    0.000 |           |        0 |       59.62 |            |              | 0:00:00  |        3078 |    0 |   0 |
[11/25 13:32:12     43s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:13     43s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2538.4M, current mem=2538.4M)

[11/25 13:32:13     43s] End: Collecting metrics
[11/25 13:32:13     43s] **optDesign ... cpu = 0:00:13, real = 0:00:31, mem = 2538.4M, totSessionCpu=0:00:44 **
[11/25 13:32:13     43s] 
[11/25 13:32:13     43s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:32:13     43s] Deleting Lib Analyzer.
[11/25 13:32:13     43s] 
[11/25 13:32:13     43s] TimeStamp Deleting Cell Server End ...
[11/25 13:32:13     43s] *** Finished optDesign ***
[11/25 13:32:13     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:32:13     43s] UM:*                                                                   final
[11/25 13:32:13     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:32:13     43s] UM:*                                                                   opt_design_prects
[11/25 13:32:20     43s] Info: final physical memory for 2 CRR processes is 863.11MB.
[11/25 13:32:21     43s] Info: Summary of CRR changes:
[11/25 13:32:21     43s]       - Timing transform commits:       0
[11/25 13:32:21     43s] 
[11/25 13:32:21     43s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:15.5 real=0:00:57.7)
[11/25 13:32:21     43s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[11/25 13:32:21     43s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[11/25 13:32:21     43s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[11/25 13:32:21     43s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.0 real=0:00:03.3)
[11/25 13:32:21     43s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:01.8 real=0:00:01.8)
[11/25 13:32:21     43s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/25 13:32:21     43s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[11/25 13:32:21     43s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:32:21     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:32:21     43s] clean pInstBBox. size 0
[11/25 13:32:21     43s] Cell dist_sort LLGs are deleted
[11/25 13:32:21     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:21     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:21     43s] Disable CTE adjustment.
[11/25 13:32:21     43s] Disable Layer aware incrSKP.
[11/25 13:32:21     43s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:32:21     43s] #optDebug: fT-D <X 1 0 0 0>
[11/25 13:32:21     43s] VSMManager cleared!
[11/25 13:32:21     43s] **place_opt_design ... cpu = 0:00:18, real = 0:00:45, mem = 3055.7M **
[11/25 13:32:21     43s] *** Finished GigaPlace ***
[11/25 13:32:21     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:32:21     43s] *** place_opt_design #1 [finish] () : cpu/real = 0:00:17.9/0:00:45.3 (0.4), totSession cpu/real = 0:00:43.9/0:08:41.8 (0.1), mem = 3055.7M
[11/25 13:32:21     43s] 
[11/25 13:32:21     43s] =============================================================================================
[11/25 13:32:21     43s]  Final TAT Report : place_opt_design #1                                         23.12-s091_1
[11/25 13:32:21     43s] =============================================================================================
[11/25 13:32:21     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:21     43s] ---------------------------------------------------------------------------------------------
[11/25 13:32:21     43s] [ InitOpt                ]      1   0:00:18.0  (  39.7 % )     0:00:18.7 /  0:00:02.5    0.1
[11/25 13:32:21     43s] [ WnsOpt                 ]      1   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:32:21     43s] [ TnsOpt                 ]      2   0:00:01.6  (   3.4 % )     0:00:01.6 /  0:00:01.6    1.0
[11/25 13:32:21     43s] [ GlobalOpt              ]      1   0:00:00.7  (   1.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/25 13:32:21     43s] [ DrvOpt                 ]      2   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.5    1.0
[11/25 13:32:21     43s] [ SimplifyNetlist        ]      1   0:00:00.7  (   1.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/25 13:32:21     43s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:21     43s] [ AreaOpt                ]      2   0:00:00.7  (   1.5 % )     0:00:00.7 /  0:00:00.7    0.9
[11/25 13:32:21     43s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:21     43s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[11/25 13:32:21     43s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:00.6    0.6
[11/25 13:32:21     43s] [ MetricReport           ]     12   0:00:01.9  (   4.2 % )     0:00:01.9 /  0:00:01.4    0.7
[11/25 13:32:21     43s] [ DrvReport              ]      2   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.1    0.1
[11/25 13:32:21     43s] [ SlackTraversorInit     ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:21     43s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:21     43s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:32:21     43s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/25 13:32:21     43s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[11/25 13:32:21     43s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[11/25 13:32:21     43s] [ GlobalPlace            ]      1   0:00:05.7  (  12.6 % )     0:00:06.0 /  0:00:04.6    0.8
[11/25 13:32:21     43s] [ IncrReplace            ]      1   0:00:03.1  (   6.9 % )     0:00:04.1 /  0:00:03.6    0.9
[11/25 13:32:21     43s] [ RefinePlace            ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:21     43s] [ DetailPlaceInit        ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[11/25 13:32:21     43s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[11/25 13:32:21     43s] [ ExtractRC              ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:21     43s] [ UpdateTimingGraph      ]      7   0:00:00.8  (   1.7 % )     0:00:01.4 /  0:00:01.4    1.0
[11/25 13:32:21     43s] [ FullDelayCalc          ]      4   0:00:00.7  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[11/25 13:32:21     43s] [ TimingUpdate           ]     45   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:32:21     43s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[11/25 13:32:21     43s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:21     43s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:21     43s] [ MISC                   ]          0:00:09.2  (  20.2 % )     0:00:09.2 /  0:00:00.6    0.1
[11/25 13:32:21     43s] ---------------------------------------------------------------------------------------------
[11/25 13:32:21     43s]  place_opt_design #1 TOTAL          0:00:45.3  ( 100.0 % )     0:00:45.3 /  0:00:17.9    0.4
[11/25 13:32:21     43s] ---------------------------------------------------------------------------------------------
[11/25 13:32:21     43s] % End place_opt_design (date=11/25 13:32:21, total cpu=0:00:17.9, real=0:00:45.0, peak res=2555.3M, current mem=2507.2M)
[11/25 13:32:32     43s] <CMD> setNanoRouteMode -drouteMinimizeLithoEffectOnLayer {f t t t t t t t t t} -routeTopRoutingLayer 3 -routeBottomRoutingLayer 2 -routeWithViaInPin true -routeWithTimingDriven true
[11/25 13:32:32     43s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/25 13:32:32     43s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/25 13:32:33     43s] <CMD> set_ccopt_property inverter_cells {INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R}
[11/25 13:32:33     43s] <CMD> set_ccopt_property cts_add_wire_delay_in_detailed_balancer true
[11/25 13:32:33     43s] <CMD> set_ccopt_property cts_compute_fastest_drivers_and_slews_for_clustering multi_corner
[11/25 13:32:33     43s] <CMD> set_ccopt_property cts_clustering_net_skew_limit_as_proportion_of_skew_target 0.5
[11/25 13:32:33     43s] <CMD> set_ccopt_property routing_top_min_fanout 2000
[11/25 13:32:33     43s] <CMD> set_ccopt_property cell_density 0.5
[11/25 13:32:33     43s] <CMD> set_ccopt_property adjacent_rows_legal false
[11/25 13:32:33     43s] <CMD> set_ccopt_property ccopt_auto_limit_insertion_delay_factor 1.0
[11/25 13:32:33     43s] <CMD> set_ccopt_property skew_band_size 0.1
[11/25 13:32:33     43s] <CMD> set_ccopt_property useful_skew_use_gigaopt_for_mfn_chain_speed true
[11/25 13:32:33     43s] **WARN: (IMPCCOPT-2033):	The property useful_skew_use_gigaopt_for_mfn_chain_speed is obsolete. The value is not stored, and setting the value has no effect.
[11/25 13:32:33     43s] Remove references to this property from any scripts.
[11/25 13:32:33     43s] <CMD> set_ccopt_property useful_skew_implement_using_wns_windows false
[11/25 13:32:33     43s] <CMD> set_ccopt_property target_max_trans 100ps
[11/25 13:32:33     43s] <CMD> create_ccopt_clock_tree_spec -filename ./cts/ccopt.spec
[11/25 13:32:33     43s] Creating clock tree spec for modes (timing configs): common
[11/25 13:32:33     43s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/25 13:32:33     43s] 
[11/25 13:32:33     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:32:33     43s] Summary for sequential cells identification: 
[11/25 13:32:33     43s]   Identified SBFF number: 17
[11/25 13:32:33     43s]   Identified MBFF number: 0
[11/25 13:32:33     43s]   Identified SB Latch number: 6
[11/25 13:32:33     43s]   Identified MB Latch number: 0
[11/25 13:32:33     43s]   Not identified SBFF number: 0
[11/25 13:32:33     43s]   Not identified MBFF number: 0
[11/25 13:32:33     43s]   Not identified SB Latch number: 0
[11/25 13:32:33     43s]   Not identified MB Latch number: 0
[11/25 13:32:33     43s]   Number of sequential cells which are not FFs: 3
[11/25 13:32:33     43s]  Visiting view : default_setup_view
[11/25 13:32:33     43s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:32:33     43s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:32:33     43s]  Visiting view : default_hold_view
[11/25 13:32:33     43s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:32:33     43s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:32:33     43s] TLC MultiMap info (StdDelay):
[11/25 13:32:33     43s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:32:33     43s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:32:33     43s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:32:33     43s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:32:33     43s]  Setting StdDelay to: 4.2ps
[11/25 13:32:33     43s] 
[11/25 13:32:33     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:32:33     43s] Reset timing graph...
[11/25 13:32:33     44s] Ignoring AAE DB Resetting ...
[11/25 13:32:33     44s] Reset timing graph done.
[11/25 13:32:33     44s] Ignoring AAE DB Resetting ...
[11/25 13:32:33     44s] Analyzing clock structure...
[11/25 13:32:33     44s] Analyzing clock structure done.
[11/25 13:32:33     44s] Reset timing graph...
[11/25 13:32:33     44s] Ignoring AAE DB Resetting ...
[11/25 13:32:33     44s] Reset timing graph done.
[11/25 13:32:33     44s] ** NOTE: Created directory path './cts' for file './cts/ccopt.spec'.
[11/25 13:32:33     44s] Wrote: ./cts/ccopt.spec
[11/25 13:32:33     44s] <CMD> get_ccopt_clock_trees
[11/25 13:32:33     44s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/25 13:32:33     44s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/25 13:32:33     44s] <CMD> set_ccopt_property timing_connectivity_info {}
[11/25 13:32:33     44s] <CMD> check_ccopt_clock_tree_convergence
[11/25 13:32:33     44s] Checking clock tree convergence...
[11/25 13:32:33     44s] Checking clock tree convergence done.
[11/25 13:32:33     44s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/25 13:32:33     44s] <CMD> clock_opt_design -outDir ./cts/
[11/25 13:32:33     44s] **WARN: (IMPTCM-70):	Option "-outDir" for command clock_opt_design is obsolete and has been replaced by "-out_dir". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-out_dir".
[11/25 13:32:33     44s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:00:44.1/0:08:53.4 (0.1), mem = 3040.2M
[11/25 13:32:33     44s] **INFO: User's settings:
[11/25 13:32:33     44s] setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
[11/25 13:32:33     44s] setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
[11/25 13:32:33     44s] setOptMode -opt_all_end_points                                 true
[11/25 13:32:33     44s] setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
[11/25 13:32:33     44s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
[11/25 13:32:33     44s] setOptMode -opt_consider_routing_congestion                    true
[11/25 13:32:33     44s] setOptMode -opt_drv_margin                                     0
[11/25 13:32:33     44s] setOptMode -opt_drv                                            true
[11/25 13:32:33     44s] setOptMode -opt_fix_fanout_load                                true
[11/25 13:32:33     44s] setOptMode -opt_hold_allow_setup_tns_degradation               false
[11/25 13:32:33     44s] setOptMode -opt_post_route_fix_si_transitions                  true
[11/25 13:32:33     44s] setOptMode -opt_resize_flip_flops                              true
[11/25 13:32:33     44s] setOptMode -opt_setup_target_slack                             0
[11/25 13:32:33     44s] setOptMode -opt_skew                                           false
[11/25 13:32:33     44s] 
[11/25 13:32:33     44s] Hard fence disabled
[11/25 13:32:33     44s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3040.2M, EPOCH TIME: 1732559553.369502
[11/25 13:32:33     44s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3040.2M, EPOCH TIME: 1732559553.369603
[11/25 13:32:33     44s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3040.2M, EPOCH TIME: 1732559553.369641
[11/25 13:32:33     44s] Processing tracks to init pin-track alignment.
[11/25 13:32:33     44s] z: 1, totalTracks: 1
[11/25 13:32:33     44s] z: 3, totalTracks: 1
[11/25 13:32:33     44s] z: 5, totalTracks: 1
[11/25 13:32:33     44s] z: 7, totalTracks: 1
[11/25 13:32:33     44s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:33     44s] Cell dist_sort LLGs are deleted
[11/25 13:32:33     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:33     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:33     44s] # Building dist_sort llgBox search-tree.
[11/25 13:32:33     44s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3040.2M, EPOCH TIME: 1732559553.376291
[11/25 13:32:33     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:33     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:33     44s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3040.2M, EPOCH TIME: 1732559553.376490
[11/25 13:32:33     44s] Max number of tech site patterns supported in site array is 256.
[11/25 13:32:33     44s] Core basic site is coreSite
[11/25 13:32:33     44s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:32:33     44s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:32:33     44s] Fast DP-INIT is on for default
[11/25 13:32:33     44s] Keep-away cache is enable on metals: 1-10
[11/25 13:32:33     44s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:32:33     44s] Atter site array init, number of instance map data is 0.
[11/25 13:32:33     44s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.003, REAL:0.003, MEM:3040.2M, EPOCH TIME: 1732559553.379832
[11/25 13:32:33     44s] 
[11/25 13:32:33     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:33     44s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:33     44s] OPERPROF:         Starting CMU at level 5, MEM:3040.2M, EPOCH TIME: 1732559553.381234
[11/25 13:32:33     44s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3040.2M, EPOCH TIME: 1732559553.381508
[11/25 13:32:33     44s] 
[11/25 13:32:33     44s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:33     44s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.004, REAL:0.006, MEM:3040.2M, EPOCH TIME: 1732559553.381997
[11/25 13:32:33     44s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3040.2M, EPOCH TIME: 1732559553.382313
[11/25 13:32:33     44s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3040.2M, EPOCH TIME: 1732559553.382412
[11/25 13:32:33     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3040.2MB).
[11/25 13:32:33     44s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.009, REAL:0.013, MEM:3040.2M, EPOCH TIME: 1732559553.382791
[11/25 13:32:33     44s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.009, REAL:0.013, MEM:3040.2M, EPOCH TIME: 1732559553.382814
[11/25 13:32:33     44s] TDRefine: refinePlace mode is spiral
[11/25 13:32:33     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.758739.3
[11/25 13:32:33     44s] OPERPROF:   Starting Refine-Place at level 2, MEM:3040.2M, EPOCH TIME: 1732559553.382886
[11/25 13:32:33     44s] *** Starting refinePlace (0:00:44.2 mem=3040.2M) ***
[11/25 13:32:33     44s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:32:33     44s] 
[11/25 13:32:33     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:33     44s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:33     44s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3040.2M, EPOCH TIME: 1732559553.385211
[11/25 13:32:33     44s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:3040.2M, EPOCH TIME: 1732559553.385880
[11/25 13:32:33     44s] Set min layer with nano route mode ( 2 )
[11/25 13:32:33     44s] Set max layer with parameter ( 3 )
[11/25 13:32:33     44s] Set min layer with nano route mode ( 2 )
[11/25 13:32:33     44s] Set max layer with parameter ( 3 )
[11/25 13:32:33     44s] 
[11/25 13:32:33     44s] Starting Small incrNP...
[11/25 13:32:33     44s] User Input Parameters:
[11/25 13:32:33     44s] - Congestion Driven    : Off
[11/25 13:32:33     44s] - Timing Driven        : Off
[11/25 13:32:33     44s] - Area-Violation Based : Off
[11/25 13:32:33     44s] - Start Rollback Level : -5
[11/25 13:32:33     44s] - Legalized            : On
[11/25 13:32:33     44s] - Window Based         : Off
[11/25 13:32:33     44s] - eDen incr mode       : Off
[11/25 13:32:33     44s] - Small incr mode      : On
[11/25 13:32:33     44s] 
[11/25 13:32:33     44s] default core: bins with density > 0.750 =  3.33 % ( 1 / 30 )
[11/25 13:32:33     44s] Density distribution unevenness ratio = 3.912%
[11/25 13:32:33     44s] Density distribution unevenness ratio (U70) = 1.246%
[11/25 13:32:33     44s] Density distribution unevenness ratio (U80) = 0.219%
[11/25 13:32:33     44s] Density distribution unevenness ratio (U90) = 0.000%
[11/25 13:32:33     44s] cost 0.832000, thresh 1.000000
[11/25 13:32:33     44s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3040.2M)
[11/25 13:32:33     44s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:32:33     44s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3040.2M, EPOCH TIME: 1732559553.390678
[11/25 13:32:33     44s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3040.2M, EPOCH TIME: 1732559553.391074
[11/25 13:32:33     44s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3040.2M, EPOCH TIME: 1732559553.391102
[11/25 13:32:33     44s] Starting refinePlace ...
[11/25 13:32:33     44s] Set min layer with nano route mode ( 2 )
[11/25 13:32:33     44s] Set max layer with parameter ( 3 )
[11/25 13:32:33     44s] Set min layer with nano route mode ( 2 )
[11/25 13:32:33     44s] Set max layer with parameter ( 3 )
[11/25 13:32:33     44s] DDP initSite1 nrRow 49 nrJob 49
[11/25 13:32:33     44s] DDP markSite nrRow 49 nrJob 49
[11/25 13:32:33     44s]   Spread Effort: high, standalone mode, useDDP on.
[11/25 13:32:33     44s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3040.2MB) @(0:00:44.2 - 0:00:44.2).
[11/25 13:32:33     44s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:33     44s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:33     44s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3040.2MB
[11/25 13:32:33     44s] Statistics of distance of Instance movement in refine placement:
[11/25 13:32:33     44s]   maximum (X+Y) =         0.00 um
[11/25 13:32:33     44s]   mean    (X+Y) =         0.00 um
[11/25 13:32:33     44s] Summary Report:
[11/25 13:32:33     44s] Instances move: 0 (out of 1781 movable)
[11/25 13:32:33     44s] Instances flipped: 0
[11/25 13:32:33     44s] Mean displacement: 0.00 um
[11/25 13:32:33     44s] Max displacement: 0.00 um 
[11/25 13:32:33     44s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/25 13:32:33     44s] Total instances moved : 0
[11/25 13:32:33     44s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.007, REAL:0.008, MEM:3040.2M, EPOCH TIME: 1732559553.399109
[11/25 13:32:33     44s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:32:33     44s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3040.2MB
[11/25 13:32:33     44s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3040.2MB) @(0:00:44.2 - 0:00:44.2).
[11/25 13:32:33     44s] *** Finished refinePlace (0:00:44.2 mem=3040.2M) ***
[11/25 13:32:33     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.758739.3
[11/25 13:32:33     44s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.015, REAL:0.017, MEM:3040.2M, EPOCH TIME: 1732559553.400077
[11/25 13:32:33     44s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3040.2M, EPOCH TIME: 1732559553.400119
[11/25 13:32:33     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:33     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:33     44s] Cell dist_sort LLGs are deleted
[11/25 13:32:33     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:33     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:33     44s] # Resetting pin-track-align track data.
[11/25 13:32:33     44s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.002, REAL:0.004, MEM:3040.2M, EPOCH TIME: 1732559553.404358
[11/25 13:32:33     44s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.028, REAL:0.035, MEM:3040.2M, EPOCH TIME: 1732559553.404424
[11/25 13:32:33     44s] ccopt_args: -outDir ./cts/
[11/25 13:32:33     44s] Turning off fast DC mode.
[11/25 13:32:33     44s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:32:33     44s] Runtime...
[11/25 13:32:33     44s] (clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[11/25 13:32:33     44s] (clock_opt_design): create_ccopt_clock_tree_spec
[11/25 13:32:33     44s] Creating clock tree spec for modes (timing configs): common
[11/25 13:32:33     44s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/25 13:32:33     44s] Reset timing graph...
[11/25 13:32:33     44s] Ignoring AAE DB Resetting ...
[11/25 13:32:33     44s] Reset timing graph done.
[11/25 13:32:33     44s] Ignoring AAE DB Resetting ...
[11/25 13:32:33     44s] Analyzing clock structure...
[11/25 13:32:33     44s] Analyzing clock structure done.
[11/25 13:32:33     44s] Reset timing graph...
[11/25 13:32:33     44s] Ignoring AAE DB Resetting ...
[11/25 13:32:33     44s] Reset timing graph done.
[11/25 13:32:33     44s] Checking clock tree convergence...
[11/25 13:32:33     44s] Checking clock tree convergence done.
[11/25 13:32:33     44s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/25 13:32:33     44s] Set place::cacheFPlanSiteMark to 1
[11/25 13:32:33     44s] Using CCOpt effort none.
[11/25 13:32:33     44s] **ERROR: (IMPCCOPT-2004):	Cannot run 'update_clock_tree_spec_annotations -include_ideal_net_status' as no clock trees are defined.
report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/25 13:32:33     44s] *** clock_opt_design #1 [finish] () : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:44.3/0:08:53.6 (0.1), mem = 3049.2M
[11/25 13:32:33     44s] 
[11/25 13:32:33     44s] =============================================================================================
[11/25 13:32:33     44s]  Final TAT Report : clock_opt_design #1                                         23.12-s091_1
[11/25 13:32:33     44s] =============================================================================================
[11/25 13:32:33     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:33     44s] ---------------------------------------------------------------------------------------------
[11/25 13:32:33     44s] [ RefinePlace            ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.0    1.2
[11/25 13:32:33     44s] [ DetailPlaceInit        ]      1   0:00:00.0  (   6.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:32:33     44s] [ MISC                   ]          0:00:00.2  (  85.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:33     44s] ---------------------------------------------------------------------------------------------
[11/25 13:32:33     44s]  clock_opt_design #1 TOTAL          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:33     44s] ---------------------------------------------------------------------------------------------
[11/25 13:32:33     44s] 
[11/25 13:32:41     44s] <CMD> optDesign -postCTS -incr
[11/25 13:32:41     44s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2492.5M, totSessionCpu=0:00:44 **
[11/25 13:32:41     44s] **WARN: (IMPOPT-576):	340 nets have unplaced terms. 
[11/25 13:32:41     44s] 
[11/25 13:32:41     44s] Active Setup views: default_setup_view 
[11/25 13:32:41     44s] *** optDesign #1 [begin] () : totSession cpu/real = 0:00:44.4/0:09:01.9 (0.1), mem = 3040.2M
[11/25 13:32:41     44s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:32:41     44s] GigaOpt running with 1 threads.
[11/25 13:32:41     44s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:44.4/0:09:01.9 (0.1), mem = 3040.2M
[11/25 13:32:41     44s] **INFO: User settings:
[11/25 13:32:41     44s] setDesignMode -topRoutingLayer                                 M3
[11/25 13:32:41     44s] setExtractRCMode -engine                                       preRoute
[11/25 13:32:41     44s] setDelayCalMode -enable_high_fanout                            true
[11/25 13:32:41     44s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[11/25 13:32:41     44s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/25 13:32:41     44s] setDelayCalMode -engine                                        aae
[11/25 13:32:41     44s] setDelayCalMode -ignoreNetLoad                                 false
[11/25 13:32:41     44s] setDelayCalMode -socv_accuracy_mode                            low
[11/25 13:32:41     44s] setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
[11/25 13:32:41     44s] setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
[11/25 13:32:41     44s] setOptMode -opt_all_end_points                                 true
[11/25 13:32:41     44s] setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
[11/25 13:32:41     44s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
[11/25 13:32:41     44s] setOptMode -opt_consider_routing_congestion                    true
[11/25 13:32:41     44s] setOptMode -opt_drv_margin                                     0
[11/25 13:32:41     44s] setOptMode -opt_drv                                            true
[11/25 13:32:41     44s] setOptMode -opt_fix_fanout_load                                true
[11/25 13:32:41     44s] setOptMode -opt_hold_allow_setup_tns_degradation               false
[11/25 13:32:41     44s] setOptMode -opt_post_route_fix_si_transitions                  true
[11/25 13:32:41     44s] setOptMode -opt_resize_flip_flops                              true
[11/25 13:32:41     44s] setOptMode -opt_preserve_all_sequential                        false
[11/25 13:32:41     44s] setOptMode -opt_setup_target_slack                             0
[11/25 13:32:41     44s] setOptMode -opt_skew                                           false
[11/25 13:32:41     44s] setPlaceMode -place_global_cong_effort                         high
[11/25 13:32:41     44s] setPlaceMode -place_global_reorder_scan                        false
[11/25 13:32:41     44s] setPlaceMode -place_global_timing_effort                       high
[11/25 13:32:41     44s] setAnalysisMode -analysisType                                  single
[11/25 13:32:41     44s] setAnalysisMode -checkType                                     setup
[11/25 13:32:41     44s] setAnalysisMode -clkSrcPath                                    false
[11/25 13:32:41     44s] setAnalysisMode -clockPropagation                              forcedIdeal
[11/25 13:32:41     44s] setRouteMode -earlyGlobalMaxRouteLayer                         3
[11/25 13:32:41     44s] 
[11/25 13:32:41     44s] Need call spDPlaceInit before registerPrioInstLoc.
[11/25 13:32:41     44s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[11/25 13:32:41     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:3040.2M, EPOCH TIME: 1732559561.863067
[11/25 13:32:41     44s] Processing tracks to init pin-track alignment.
[11/25 13:32:41     44s] z: 1, totalTracks: 1
[11/25 13:32:41     44s] z: 3, totalTracks: 1
[11/25 13:32:41     44s] z: 5, totalTracks: 1
[11/25 13:32:41     44s] z: 7, totalTracks: 1
[11/25 13:32:41     44s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:41     44s] Cell dist_sort LLGs are deleted
[11/25 13:32:41     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:41     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:41     44s] # Building dist_sort llgBox search-tree.
[11/25 13:32:41     44s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3040.2M, EPOCH TIME: 1732559561.867386
[11/25 13:32:41     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:41     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:41     44s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3040.2M, EPOCH TIME: 1732559561.867574
[11/25 13:32:41     44s] Max number of tech site patterns supported in site array is 256.
[11/25 13:32:41     44s] Core basic site is coreSite
[11/25 13:32:41     44s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:32:41     44s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:32:41     44s] Fast DP-INIT is on for default
[11/25 13:32:41     44s] Keep-away cache is enable on metals: 1-10
[11/25 13:32:41     44s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:32:41     44s] Atter site array init, number of instance map data is 0.
[11/25 13:32:41     44s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.004, MEM:3040.2M, EPOCH TIME: 1732559561.871475
[11/25 13:32:41     44s] 
[11/25 13:32:41     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:41     44s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:41     44s] OPERPROF:     Starting CMU at level 3, MEM:3040.2M, EPOCH TIME: 1732559561.872006
[11/25 13:32:41     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3040.2M, EPOCH TIME: 1732559561.872298
[11/25 13:32:41     44s] 
[11/25 13:32:41     44s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:32:41     44s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.005, MEM:3040.2M, EPOCH TIME: 1732559561.872726
[11/25 13:32:41     44s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3040.2M, EPOCH TIME: 1732559561.872752
[11/25 13:32:41     44s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3040.2M, EPOCH TIME: 1732559561.872856
[11/25 13:32:41     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3040.2MB).
[11/25 13:32:41     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.012, MEM:3040.2M, EPOCH TIME: 1732559561.874746
[11/25 13:32:41     44s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3040.2M, EPOCH TIME: 1732559561.874789
[11/25 13:32:41     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:41     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:41     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:41     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:41     44s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3040.2M, EPOCH TIME: 1732559561.877890
[11/25 13:32:41     44s] 
[11/25 13:32:41     44s] Creating Lib Analyzer ...
[11/25 13:32:41     44s] **Info: Nano Route Mode has Min Route Layer 2/[2,10].
[11/25 13:32:41     44s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:41     44s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:41     44s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:41     44s] 
[11/25 13:32:41     44s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:42     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.6 mem=3046.3M
[11/25 13:32:42     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.6 mem=3046.3M
[11/25 13:32:42     44s] Creating Lib Analyzer, finished. 
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:32:42     44s] Type 'man IMPOPT-665' for more detail.
[11/25 13:32:42     44s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/25 13:32:42     44s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:32:42     44s] Info: IPO magic value 0x802DBEEF.
[11/25 13:32:42     44s] Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
[11/25 13:32:42     44s]       SynthesisEngine workers will not check out additional licenses.
[11/25 13:32:55     44s] *** Timing Optimization ... ***
[11/25 13:32:55     44s] **INFO: Using Advanced Metric Collection system.
[11/25 13:32:55     44s] **optDesign ... cpu = 0:00:00, real = 0:00:14, mem = 2497.1M, totSessionCpu=0:00:45 **
[11/25 13:32:55     44s] **INFO: DRVs not fixed with -incr option
[11/25 13:32:55     44s] #optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
[11/25 13:32:55     44s] *** optDesign -postCTS ***
[11/25 13:32:55     44s] DRC Margin: user margin 0.0; extra margin 0.2
[11/25 13:32:55     44s] Hold Target Slack: user slack 0
[11/25 13:32:55     44s] Setup Target Slack: user slack 0; extra slack 0.0
[11/25 13:32:55     44s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/25 13:32:55     44s] Type 'man IMPOPT-3195' for more detail.
[11/25 13:32:55     44s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3048.3M, EPOCH TIME: 1732559575.445002
[11/25 13:32:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:55     44s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:55     44s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.003, MEM:3048.3M, EPOCH TIME: 1732559575.447718
[11/25 13:32:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     44s] Multi-VT timing optimization disabled based on library information.
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:32:55     44s] Deleting Lib Analyzer.
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] TimeStamp Deleting Cell Server End ...
[11/25 13:32:55     44s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:32:55     44s] Summary for sequential cells identification: 
[11/25 13:32:55     44s]   Identified SBFF number: 17
[11/25 13:32:55     44s]   Identified MBFF number: 0
[11/25 13:32:55     44s]   Identified SB Latch number: 6
[11/25 13:32:55     44s]   Identified MB Latch number: 0
[11/25 13:32:55     44s]   Not identified SBFF number: 0
[11/25 13:32:55     44s]   Not identified MBFF number: 0
[11/25 13:32:55     44s]   Not identified SB Latch number: 0
[11/25 13:32:55     44s]   Not identified MB Latch number: 0
[11/25 13:32:55     44s]   Number of sequential cells which are not FFs: 3
[11/25 13:32:55     44s]  Visiting view : default_setup_view
[11/25 13:32:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:32:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:32:55     44s]  Visiting view : default_hold_view
[11/25 13:32:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:32:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:32:55     44s] TLC MultiMap info (StdDelay):
[11/25 13:32:55     44s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:32:55     44s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:32:55     44s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:32:55     44s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:32:55     44s]  Setting StdDelay to: 4.2ps
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] TimeStamp Deleting Cell Server End ...
[11/25 13:32:55     44s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3048.3M, EPOCH TIME: 1732559575.529886
[11/25 13:32:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     44s] Cell dist_sort LLGs are deleted
[11/25 13:32:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     44s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3042.3M, EPOCH TIME: 1732559575.530364
[11/25 13:32:55     44s] Start to check current routing status for nets...
[11/25 13:32:55     44s] All nets are already routed correctly.
[11/25 13:32:55     44s] End to check current routing status for nets (mem=3042.3M)
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] Creating Lib Analyzer ...
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:32:55     44s] Summary for sequential cells identification: 
[11/25 13:32:55     44s]   Identified SBFF number: 17
[11/25 13:32:55     44s]   Identified MBFF number: 0
[11/25 13:32:55     44s]   Identified SB Latch number: 6
[11/25 13:32:55     44s]   Identified MB Latch number: 0
[11/25 13:32:55     44s]   Not identified SBFF number: 0
[11/25 13:32:55     44s]   Not identified MBFF number: 0
[11/25 13:32:55     44s]   Not identified SB Latch number: 0
[11/25 13:32:55     44s]   Not identified MB Latch number: 0
[11/25 13:32:55     44s]   Number of sequential cells which are not FFs: 3
[11/25 13:32:55     44s]  Visiting view : default_setup_view
[11/25 13:32:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:32:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:32:55     44s]  Visiting view : default_hold_view
[11/25 13:32:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:32:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:32:55     44s] TLC MultiMap info (StdDelay):
[11/25 13:32:55     44s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:32:55     44s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/25 13:32:55     44s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:32:55     44s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/25 13:32:55     44s]  Setting StdDelay to: 4.3ps
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:32:55     44s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:55     44s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:55     44s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:55     44s] 
[11/25 13:32:55     44s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:55     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.0 mem=3050.3M
[11/25 13:32:55     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.0 mem=3050.3M
[11/25 13:32:55     45s] Creating Lib Analyzer, finished. 
[11/25 13:32:55     45s] #optDebug: Start CG creation (mem=3079.4M)
[11/25 13:32:55     45s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:55     45s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:55     45s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:55     45s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:32:55     45s] ToF 135.6527um
[11/25 13:32:55     45s] (cpu=0:00:00.2, mem=3129.4M)
[11/25 13:32:55     45s]  ...processing cgPrt (cpu=0:00:00.2, mem=3129.4M)
[11/25 13:32:55     45s]  ...processing cgEgp (cpu=0:00:00.2, mem=3129.4M)
[11/25 13:32:55     45s]  ...processing cgPbk (cpu=0:00:00.2, mem=3129.4M)
[11/25 13:32:55     45s]  ...processing cgNrb(cpu=0:00:00.2, mem=3129.4M)
[11/25 13:32:55     45s]  ...processing cgObs (cpu=0:00:00.2, mem=3129.4M)
[11/25 13:32:55     45s]  ...processing cgCon (cpu=0:00:00.2, mem=3129.4M)
[11/25 13:32:55     45s]  ...processing cgPdm (cpu=0:00:00.2, mem=3129.4M)
[11/25 13:32:55     45s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3129.4M)
[11/25 13:32:55     45s] Compute RC Scale Done ...
[11/25 13:32:55     45s] Cell dist_sort LLGs are deleted
[11/25 13:32:55     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     45s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3129.4M, EPOCH TIME: 1732559575.980447
[11/25 13:32:55     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     45s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3129.4M, EPOCH TIME: 1732559575.980591
[11/25 13:32:55     45s] Max number of tech site patterns supported in site array is 256.
[11/25 13:32:55     45s] Core basic site is coreSite
[11/25 13:32:55     45s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:32:55     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:32:55     45s] Fast DP-INIT is on for default
[11/25 13:32:55     45s] Atter site array init, number of instance map data is 0.
[11/25 13:32:55     45s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.002, REAL:0.003, MEM:3129.4M, EPOCH TIME: 1732559575.983487
[11/25 13:32:55     45s] 
[11/25 13:32:55     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:55     45s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:55     45s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.004, REAL:0.004, MEM:3129.4M, EPOCH TIME: 1732559575.984793
[11/25 13:32:55     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:55     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:55     45s] Starting delay calculation for Setup views
[11/25 13:32:56     45s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:32:56     45s] #################################################################################
[11/25 13:32:56     45s] # Design Stage: PreRoute
[11/25 13:32:56     45s] # Design Name: dist_sort
[11/25 13:32:56     45s] # Design Mode: 90nm
[11/25 13:32:56     45s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:32:56     45s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:32:56     45s] # Signoff Settings: SI Off 
[11/25 13:32:56     45s] #################################################################################
[11/25 13:32:56     45s] Calculate delays in Single mode...
[11/25 13:32:56     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 3127.4M, InitMEM = 3127.4M)
[11/25 13:32:56     45s] Start delay calculation (fullDC) (1 T). (MEM=2540.97)
[11/25 13:32:56     45s] End AAE Lib Interpolated Model. (MEM=3138.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:56     45s] Total number of fetched objects 2129
[11/25 13:32:56     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:56     45s] End delay calculation. (MEM=2551.4 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:32:56     45s] End delay calculation (fullDC). (MEM=2551.4 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:32:56     45s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3141.9M) ***
[11/25 13:32:56     45s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:45.7 mem=3141.9M)
[11/25 13:32:56     45s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[11/25 13:32:56     45s] **optDesign ... cpu = 0:00:01, real = 0:00:15, mem = 2545.6M, totSessionCpu=0:00:46 **
[11/25 13:32:56     45s] Begin: Collecting metrics
[11/25 13:32:56     45s] 
 --------------------------------------------------------------------- 
| Snapshot        | Density (%) | Resource               | DRVs       |
|                 |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------------+----------+-------------+------+-----|
| initial_summary |       59.62 | 0:00:01  |        3081 |    0 |   0 |
 --------------------------------------------------------------------- 
[11/25 13:32:56     45s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2545.6M, current mem=2545.6M)

[11/25 13:32:56     45s] End: Collecting metrics
[11/25 13:32:56     45s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:14.8 (0.1), totSession cpu/real = 0:00:45.8/0:09:16.6 (0.1), mem = 3080.9M
[11/25 13:32:56     45s] 
[11/25 13:32:56     45s] =============================================================================================
[11/25 13:32:56     45s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.12-s091_1
[11/25 13:32:56     45s] =============================================================================================
[11/25 13:32:56     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:56     45s] ---------------------------------------------------------------------------------------------
[11/25 13:32:56     45s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:32:56     45s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:32:56     45s] [ MetricReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:56     45s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:32:56     45s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:56     45s] [ LibAnalyzerInit        ]      2   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/25 13:32:56     45s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:56     45s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:56     45s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:56     45s] [ MetricInit             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:56     45s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:32:56     45s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   1.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:32:56     45s] [ FullDelayCalc          ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:32:56     45s] [ TimingUpdate           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[11/25 13:32:56     45s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:56     45s] [ MISC                   ]          0:00:13.4  (  90.8 % )     0:00:13.4 /  0:00:00.2    0.0
[11/25 13:32:56     45s] ---------------------------------------------------------------------------------------------
[11/25 13:32:56     45s]  InitOpt #1 TOTAL                   0:00:14.8  ( 100.0 % )     0:00:14.8 /  0:00:01.5    0.1
[11/25 13:32:56     45s] ---------------------------------------------------------------------------------------------
[11/25 13:32:56     45s] The useful skew maximum allowed delay is: 0.216
[11/25 13:32:56     45s] Deleting Lib Analyzer.
[11/25 13:32:56     45s] Begin: GigaOpt Optimization in WNS mode
[11/25 13:32:56     45s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/25 13:32:56     45s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:56     45s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:45.9/0:09:16.7 (0.1), mem = 3080.9M
[11/25 13:32:56     45s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.10
[11/25 13:32:56     45s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:32:56     45s] 
[11/25 13:32:56     45s] Creating Lib Analyzer ...
[11/25 13:32:56     45s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:56     45s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:56     45s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:56     45s] 
[11/25 13:32:56     45s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:56     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.1 mem=3080.9M
[11/25 13:32:56     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.1 mem=3080.9M
[11/25 13:32:56     46s] Creating Lib Analyzer, finished. 
[11/25 13:32:56     46s] 
[11/25 13:32:56     46s] Active Setup views: default_setup_view 
[11/25 13:32:56     46s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3080.9M, EPOCH TIME: 1732559576.977376
[11/25 13:32:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:56     46s] 
[11/25 13:32:56     46s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:56     46s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:56     46s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.004, MEM:3080.9M, EPOCH TIME: 1732559576.981281
[11/25 13:32:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:56     46s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:32:56     46s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:32:56     46s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/25 13:32:56     46s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:46.2 mem=3080.9M
[11/25 13:32:56     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:3080.9M, EPOCH TIME: 1732559576.985003
[11/25 13:32:56     46s] Processing tracks to init pin-track alignment.
[11/25 13:32:56     46s] z: 1, totalTracks: 1
[11/25 13:32:56     46s] z: 3, totalTracks: 1
[11/25 13:32:56     46s] z: 5, totalTracks: 1
[11/25 13:32:56     46s] z: 7, totalTracks: 1
[11/25 13:32:56     46s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:56     46s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3080.9M, EPOCH TIME: 1732559576.987596
[11/25 13:32:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:56     46s] 
[11/25 13:32:56     46s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:56     46s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:56     46s] 
[11/25 13:32:56     46s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:32:56     46s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.002, MEM:3080.9M, EPOCH TIME: 1732559576.990027
[11/25 13:32:56     46s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3080.9M, EPOCH TIME: 1732559576.990846
[11/25 13:32:56     46s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3080.9M, EPOCH TIME: 1732559576.990961
[11/25 13:32:56     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3080.9MB).
[11/25 13:32:56     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:3080.9M, EPOCH TIME: 1732559576.991582
[11/25 13:32:56     46s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:56     46s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:32:56     46s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:46.2 mem=3080.9M
[11/25 13:32:57     46s] ### Creating RouteCongInterface, started
[11/25 13:32:57     46s] {MMLU 0 0 3211}
[11/25 13:32:57     46s] [oiLAM] Zs 3, 11
[11/25 13:32:57     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.2 mem=3080.9M
[11/25 13:32:57     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.2 mem=3080.9M
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] #optDebug: {0, 1.000}
[11/25 13:32:57     46s] ### Creating RouteCongInterface, finished
[11/25 13:32:57     46s] *info: 9555 no-driver nets excluded.
[11/25 13:32:57     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.4
[11/25 13:32:57     46s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 59.62
[11/25 13:32:57     46s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3139.1M) ***
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.4
[11/25 13:32:57     46s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 2119.46, Stn-len 0
[11/25 13:32:57     46s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:57     46s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3139.1M, EPOCH TIME: 1732559577.186863
[11/25 13:32:57     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:57     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:57     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:57     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:57     46s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:3079.1M, EPOCH TIME: 1732559577.190613
[11/25 13:32:57     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.10
[11/25 13:32:57     46s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:46.4/0:09:17.2 (0.1), mem = 3079.1M
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] =============================================================================================
[11/25 13:32:57     46s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     23.12-s091_1
[11/25 13:32:57     46s] =============================================================================================
[11/25 13:32:57     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:57     46s] ---------------------------------------------------------------------------------------------
[11/25 13:32:57     46s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:57     46s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  41.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:57     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:57     46s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:32:57     46s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:57     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:57     46s] [ TransformInit          ]      1   0:00:00.1  (  20.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:57     46s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:57     46s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:57     46s] [ MISC                   ]          0:00:00.2  (  33.9 % )     0:00:00.2 /  0:00:00.2    1.1
[11/25 13:32:57     46s] ---------------------------------------------------------------------------------------------
[11/25 13:32:57     46s]  WnsOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:32:57     46s] ---------------------------------------------------------------------------------------------
[11/25 13:32:57     46s] Begin: Collecting metrics
[11/25 13:32:57     46s] 
	GigaOpt Setup Optimization summary:
[11/25 13:32:57     46s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3139 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |          |           |          |       59.62 | 0:00:01  |        3081 |    0 |   0 |
| wns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3139 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:57     46s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2549.4M, current mem=2542.7M)

[11/25 13:32:57     46s] End: Collecting metrics
[11/25 13:32:57     46s] End: GigaOpt Optimization in WNS mode
[11/25 13:32:57     46s] *** Check timing (0:00:00.0)
[11/25 13:32:57     46s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:32:57     46s] Deleting Lib Analyzer.
[11/25 13:32:57     46s] Begin: GigaOpt Optimization in TNS mode
[11/25 13:32:57     46s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[11/25 13:32:57     46s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:57     46s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:46.5/0:09:17.4 (0.1), mem = 3079.1M
[11/25 13:32:57     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.11
[11/25 13:32:57     46s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] Creating Lib Analyzer ...
[11/25 13:32:57     46s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:32:57     46s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:32:57     46s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:57     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.8 mem=3081.1M
[11/25 13:32:57     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.8 mem=3081.1M
[11/25 13:32:57     46s] Creating Lib Analyzer, finished. 
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] Active Setup views: default_setup_view 
[11/25 13:32:57     46s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3081.1M, EPOCH TIME: 1732559577.655603
[11/25 13:32:57     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:57     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:57     46s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:57     46s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3081.1M, EPOCH TIME: 1732559577.658818
[11/25 13:32:57     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:57     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:57     46s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:32:57     46s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:32:57     46s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[11/25 13:32:57     46s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:46.9 mem=3081.1M
[11/25 13:32:57     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:3081.1M, EPOCH TIME: 1732559577.661419
[11/25 13:32:57     46s] Processing tracks to init pin-track alignment.
[11/25 13:32:57     46s] z: 1, totalTracks: 1
[11/25 13:32:57     46s] z: 3, totalTracks: 1
[11/25 13:32:57     46s] z: 5, totalTracks: 1
[11/25 13:32:57     46s] z: 7, totalTracks: 1
[11/25 13:32:57     46s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:57     46s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3081.1M, EPOCH TIME: 1732559577.664778
[11/25 13:32:57     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:57     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:57     46s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:32:57     46s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.003, MEM:3081.1M, EPOCH TIME: 1732559577.668015
[11/25 13:32:57     46s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3081.1M, EPOCH TIME: 1732559577.668399
[11/25 13:32:57     46s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3081.1M, EPOCH TIME: 1732559577.668516
[11/25 13:32:57     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3081.1MB).
[11/25 13:32:57     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.008, MEM:3081.1M, EPOCH TIME: 1732559577.669087
[11/25 13:32:57     46s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:57     46s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:32:57     46s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:46.9 mem=3081.1M
[11/25 13:32:57     46s] ### Creating RouteCongInterface, started
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/25 13:32:57     46s] 
[11/25 13:32:57     46s] #optDebug: {0, 1.000}
[11/25 13:32:57     46s] ### Creating RouteCongInterface, finished
[11/25 13:32:57     46s] *info: 9555 no-driver nets excluded.
[11/25 13:32:57     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.5
[11/25 13:32:57     46s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 59.62
[11/25 13:32:57     46s] Optimizer TNS Opt
[11/25 13:32:57     46s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:57     46s] CCOptDebug: Start of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:00:24.0
[11/25 13:32:57     47s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3139.3M, EPOCH TIME: 1732559577.852246
[11/25 13:32:57     47s] Found 0 hard placement blockage before merging.
[11/25 13:32:57     47s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3139.3M, EPOCH TIME: 1732559577.852411
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3139.3M) ***
[11/25 13:32:58     47s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:32:58     47s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:58     47s] CCOptDebug: End of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:00:25.0
[11/25 13:32:58     47s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=3139.3M) ***
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.5
[11/25 13:32:58     47s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 2119.46, Stn-len 0
[11/25 13:32:58     47s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:58     47s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3139.3M, EPOCH TIME: 1732559578.108566
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3079.3M, EPOCH TIME: 1732559578.112873
[11/25 13:32:58     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.11
[11/25 13:32:58     47s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:47.3/0:09:18.1 (0.1), mem = 3079.3M
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] =============================================================================================
[11/25 13:32:58     47s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     23.12-s091_1
[11/25 13:32:58     47s] =============================================================================================
[11/25 13:32:58     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:58     47s] ---------------------------------------------------------------------------------------------
[11/25 13:32:58     47s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  30.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:58     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:32:58     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ TransformInit          ]      1   0:00:00.1  (  13.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:58     47s] [ TnsPass                ]      1   0:00:00.2  (  24.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:58     47s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ MISC                   ]          0:00:00.2  (  28.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:58     47s] ---------------------------------------------------------------------------------------------
[11/25 13:32:58     47s]  TnsOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:32:58     47s] ---------------------------------------------------------------------------------------------
[11/25 13:32:58     47s] Begin: Collecting metrics
[11/25 13:32:58     47s] 
	GigaOpt Setup Optimization summary:
[11/25 13:32:58     47s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3139 |
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3139 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |          |           |          |       59.62 | 0:00:01  |        3081 |    0 |   0 |
| wns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3139 |      |     |
| tns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3139 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:58     47s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2545.4M, current mem=2542.8M)

[11/25 13:32:58     47s] End: Collecting metrics
[11/25 13:32:58     47s] End: GigaOpt Optimization in TNS mode
[11/25 13:32:58     47s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[11/25 13:32:58     47s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:58     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.4 mem=3079.3M
[11/25 13:32:58     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.4 mem=3079.3M
[11/25 13:32:58     47s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/25 13:32:58     47s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3137.4M, EPOCH TIME: 1732559578.260910
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:58     47s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:58     47s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3137.4M, EPOCH TIME: 1732559578.263841
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:32:58     47s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:32:58     47s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/25 13:32:58     47s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:47.5 mem=3137.4M
[11/25 13:32:58     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:3137.4M, EPOCH TIME: 1732559578.266366
[11/25 13:32:58     47s] Processing tracks to init pin-track alignment.
[11/25 13:32:58     47s] z: 1, totalTracks: 1
[11/25 13:32:58     47s] z: 3, totalTracks: 1
[11/25 13:32:58     47s] z: 5, totalTracks: 1
[11/25 13:32:58     47s] z: 7, totalTracks: 1
[11/25 13:32:58     47s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:58     47s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3137.4M, EPOCH TIME: 1732559578.268927
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:58     47s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:32:58     47s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.005, MEM:3137.4M, EPOCH TIME: 1732559578.273964
[11/25 13:32:58     47s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3137.4M, EPOCH TIME: 1732559578.274017
[11/25 13:32:58     47s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3137.4M, EPOCH TIME: 1732559578.274121
[11/25 13:32:58     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3137.4MB).
[11/25 13:32:58     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.008, MEM:3137.4M, EPOCH TIME: 1732559578.274347
[11/25 13:32:58     47s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:58     47s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:32:58     47s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:47.5 mem=3137.4M
[11/25 13:32:58     47s] Begin: Area Reclaim Optimization
[11/25 13:32:58     47s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:47.5/0:09:18.3 (0.1), mem = 3137.4M
[11/25 13:32:58     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.12
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] Active Setup views: default_setup_view 
[11/25 13:32:58     47s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1879
[11/25 13:32:58     47s] ### Creating RouteCongInterface, started
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] #optDebug: {0, 1.000}
[11/25 13:32:58     47s] ### Creating RouteCongInterface, finished
[11/25 13:32:58     47s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3137.4M, EPOCH TIME: 1732559578.386301
[11/25 13:32:58     47s] Found 0 hard placement blockage before merging.
[11/25 13:32:58     47s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3137.4M, EPOCH TIME: 1732559578.386426
[11/25 13:32:58     47s] Reclaim Optimization WNS Slack 0.009  TNS Slack 0.000 Density 59.62
[11/25 13:32:58     47s] +---------+---------+--------+--------+------------+--------+
[11/25 13:32:58     47s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/25 13:32:58     47s] +---------+---------+--------+--------+------------+--------+
[11/25 13:32:58     47s] |   59.62%|        -|   0.009|   0.000|   0:00:00.0| 3137.4M|
[11/25 13:32:58     47s] |   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
[11/25 13:32:58     47s] #optDebug: <stH: 1.0800 MiSeL: 24.4887>
[11/25 13:32:58     47s] |   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
[11/25 13:32:58     47s] |   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
[11/25 13:32:58     47s] |   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
[11/25 13:32:58     47s] #optDebug: <stH: 1.0800 MiSeL: 24.4887>
[11/25 13:32:58     47s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[11/25 13:32:58     47s] |   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
[11/25 13:32:58     47s] +---------+---------+--------+--------+------------+--------+
[11/25 13:32:58     47s] Reclaim Optimization End WNS Slack 0.009  TNS Slack 0.000 Density 59.62
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/25 13:32:58     47s] --------------------------------------------------------------
[11/25 13:32:58     47s] |                                   | Total     | Sequential |
[11/25 13:32:58     47s] --------------------------------------------------------------
[11/25 13:32:58     47s] | Num insts resized                 |       0  |       0    |
[11/25 13:32:58     47s] | Num insts undone                  |       0  |       0    |
[11/25 13:32:58     47s] | Num insts Downsized               |       0  |       0    |
[11/25 13:32:58     47s] | Num insts Samesized               |       0  |       0    |
[11/25 13:32:58     47s] | Num insts Upsized                 |       0  |       0    |
[11/25 13:32:58     47s] | Num multiple commits+uncommits    |       0  |       -    |
[11/25 13:32:58     47s] --------------------------------------------------------------
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/25 13:32:58     47s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[11/25 13:32:58     47s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3153.4M, EPOCH TIME: 1732559578.489496
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:3153.4M, EPOCH TIME: 1732559578.493108
[11/25 13:32:58     47s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3153.4M, EPOCH TIME: 1732559578.494324
[11/25 13:32:58     47s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3153.4M, EPOCH TIME: 1732559578.494857
[11/25 13:32:58     47s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3153.4M, EPOCH TIME: 1732559578.497575
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:58     47s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:58     47s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.003, REAL:0.006, MEM:3153.4M, EPOCH TIME: 1732559578.503277
[11/25 13:32:58     47s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3153.4M, EPOCH TIME: 1732559578.503332
[11/25 13:32:58     47s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3153.4M, EPOCH TIME: 1732559578.503441
[11/25 13:32:58     47s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3153.4M, EPOCH TIME: 1732559578.503671
[11/25 13:32:58     47s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.001, MEM:3153.4M, EPOCH TIME: 1732559578.504898
[11/25 13:32:58     47s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.010, MEM:3153.4M, EPOCH TIME: 1732559578.505002
[11/25 13:32:58     47s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.006, REAL:0.011, MEM:3153.4M, EPOCH TIME: 1732559578.505025
[11/25 13:32:58     47s] TDRefine: refinePlace mode is spiral
[11/25 13:32:58     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.758739.4
[11/25 13:32:58     47s] OPERPROF: Starting Refine-Place at level 1, MEM:3153.4M, EPOCH TIME: 1732559578.505098
[11/25 13:32:58     47s] *** Starting refinePlace (0:00:47.7 mem=3153.4M) ***
[11/25 13:32:58     47s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:58     47s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:58     47s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:58     47s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3153.4M, EPOCH TIME: 1732559578.508841
[11/25 13:32:58     47s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3153.4M, EPOCH TIME: 1732559578.508948
[11/25 13:32:58     47s] Set min layer with nano route mode ( 2 )
[11/25 13:32:58     47s] Set max layer with parameter ( 3 )
[11/25 13:32:58     47s] Set min layer with nano route mode ( 2 )
[11/25 13:32:58     47s] Set max layer with parameter ( 3 )
[11/25 13:32:58     47s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3153.4M, EPOCH TIME: 1732559578.512957
[11/25 13:32:58     47s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3153.4M, EPOCH TIME: 1732559578.513046
[11/25 13:32:58     47s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3153.4M, EPOCH TIME: 1732559578.513067
[11/25 13:32:58     47s] Starting refinePlace ...
[11/25 13:32:58     47s] Set min layer with nano route mode ( 2 )
[11/25 13:32:58     47s] Set max layer with parameter ( 3 )
[11/25 13:32:58     47s] One DDP V2 for no tweak run.
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s]  === Spiral for Logical I: (movable: 1781) ===
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s]  Info: 0 filler has been deleted!
[11/25 13:32:58     47s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/25 13:32:58     47s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:32:58     47s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:32:58     47s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3137.4MB) @(0:00:47.7 - 0:00:47.7).
[11/25 13:32:58     47s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:58     47s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:58     47s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3137.4MB
[11/25 13:32:58     47s] Statistics of distance of Instance movement in refine placement:
[11/25 13:32:58     47s]   maximum (X+Y) =         0.00 um
[11/25 13:32:58     47s]   mean    (X+Y) =         0.00 um
[11/25 13:32:58     47s] Summary Report:
[11/25 13:32:58     47s] Instances move: 0 (out of 1781 movable)
[11/25 13:32:58     47s] Instances flipped: 0
[11/25 13:32:58     47s] Mean displacement: 0.00 um
[11/25 13:32:58     47s] Max displacement: 0.00 um 
[11/25 13:32:58     47s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/25 13:32:58     47s] Total instances moved : 0
[11/25 13:32:58     47s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.045, REAL:0.049, MEM:3137.4M, EPOCH TIME: 1732559578.562343
[11/25 13:32:58     47s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:32:58     47s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3137.4MB
[11/25 13:32:58     47s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3137.4MB) @(0:00:47.7 - 0:00:47.7).
[11/25 13:32:58     47s] *** Finished refinePlace (0:00:47.7 mem=3137.4M) ***
[11/25 13:32:58     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.758739.4
[11/25 13:32:58     47s] OPERPROF: Finished Refine-Place at level 1, CPU:0.053, REAL:0.058, MEM:3137.4M, EPOCH TIME: 1732559578.563216
[11/25 13:32:58     47s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3137.4M, EPOCH TIME: 1732559578.571869
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:3137.4M, EPOCH TIME: 1732559578.576010
[11/25 13:32:58     47s] *** maximum move = 0.00 um ***
[11/25 13:32:58     47s] *** Finished re-routing un-routed nets (3137.4M) ***
[11/25 13:32:58     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:3156.5M, EPOCH TIME: 1732559578.603468
[11/25 13:32:58     47s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3156.5M, EPOCH TIME: 1732559578.606564
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:58     47s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:58     47s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.005, MEM:3156.5M, EPOCH TIME: 1732559578.611193
[11/25 13:32:58     47s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3156.5M, EPOCH TIME: 1732559578.611517
[11/25 13:32:58     47s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3156.5M, EPOCH TIME: 1732559578.611631
[11/25 13:32:58     47s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3156.5M, EPOCH TIME: 1732559578.611817
[11/25 13:32:58     47s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.001, MEM:3156.5M, EPOCH TIME: 1732559578.612881
[11/25 13:32:58     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.009, MEM:3156.5M, EPOCH TIME: 1732559578.612945
[11/25 13:32:58     47s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3156.5M) ***
[11/25 13:32:58     47s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:32:58     47s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1879
[11/25 13:32:58     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.12
[11/25 13:32:58     47s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), totSession cpu/real = 0:00:47.8/0:09:18.6 (0.1), mem = 3156.5M
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] =============================================================================================
[11/25 13:32:58     47s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.12-s091_1
[11/25 13:32:58     47s] =============================================================================================
[11/25 13:32:58     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:58     47s] ---------------------------------------------------------------------------------------------
[11/25 13:32:58     47s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ OptimizationStep       ]      1   0:00:00.0  (   7.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:58     47s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:58     47s] [ OptGetWeight           ]     51   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ OptEval                ]     51   0:00:00.1  (  15.4 % )     0:00:00.1 /  0:00:00.0    1.0
[11/25 13:32:58     47s] [ OptCommit              ]     51   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ RefinePlace            ]      1   0:00:00.1  (  38.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:58     47s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:58     47s] [ MISC                   ]          0:00:00.1  (  30.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:32:58     47s] ---------------------------------------------------------------------------------------------
[11/25 13:32:58     47s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[11/25 13:32:58     47s] ---------------------------------------------------------------------------------------------
[11/25 13:32:58     47s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:58     47s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3156.5M, EPOCH TIME: 1732559578.622846
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3079.5M, EPOCH TIME: 1732559578.625875
[11/25 13:32:58     47s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3079.50M, totSessionCpu=0:00:48).
[11/25 13:32:58     47s] Begin: Collecting metrics
[11/25 13:32:58     47s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |          |           |          |       59.62 | 0:00:01  |        3081 |    0 |   0 |
| wns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3139 |      |     |
| tns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3139 |      |     |
| area_reclaiming |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3080 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:58     47s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2543.2M, current mem=2543.2M)

[11/25 13:32:58     47s] End: Collecting metrics
[11/25 13:32:58     47s] eGR doReRoute: optGuide
[11/25 13:32:58     47s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3079.5M, EPOCH TIME: 1732559578.748141
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] Cell dist_sort LLGs are deleted
[11/25 13:32:58     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:58     47s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3079.5M, EPOCH TIME: 1732559578.748315
[11/25 13:32:58     47s] {MMLU 0 0 3211}
[11/25 13:32:58     47s] [oiLAM] Zs 3, 11
[11/25 13:32:58     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.9 mem=3079.5M
[11/25 13:32:58     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.9 mem=3079.5M
[11/25 13:32:58     47s] Running pre-eGR process
[11/25 13:32:58     47s] (I)      Started Early Global Route ( Curr Mem: 2.98 MB )
[11/25 13:32:58     47s] (I)      Initializing eGR engine (regular)
[11/25 13:32:58     47s] Set min layer with nano route mode ( 2 )
[11/25 13:32:58     47s] Set max layer with parameter ( 3 )
[11/25 13:32:58     47s] (I)      clean place blk overflow:
[11/25 13:32:58     47s] (I)      H : enabled 1.00 0
[11/25 13:32:58     47s] (I)      V : enabled 1.00 0
[11/25 13:32:58     47s] (I)      Initializing eGR engine (regular)
[11/25 13:32:58     47s] Set min layer with nano route mode ( 2 )
[11/25 13:32:58     47s] Set max layer with parameter ( 3 )
[11/25 13:32:58     47s] (I)      clean place blk overflow:
[11/25 13:32:58     47s] (I)      H : enabled 1.00 0
[11/25 13:32:58     47s] (I)      V : enabled 1.00 0
[11/25 13:32:58     47s] (I)      Started Early Global Route kernel ( Curr Mem: 2.98 MB )
[11/25 13:32:58     47s] (I)      Running eGR Regular flow
[11/25 13:32:58     47s] (I)      # wire layers (front) : 11
[11/25 13:32:58     47s] (I)      # wire layers (back)  : 0
[11/25 13:32:58     47s] (I)      min wire layer : 1
[11/25 13:32:58     47s] (I)      max wire layer : 10
[11/25 13:32:58     47s] (I)      # cut layers (front) : 10
[11/25 13:32:58     47s] (I)      # cut layers (back)  : 0
[11/25 13:32:58     47s] (I)      min cut layer : 1
[11/25 13:32:58     47s] (I)      max cut layer : 9
[11/25 13:32:58     47s] (I)      ================================ Layers ================================
[11/25 13:32:58     47s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:58     47s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/25 13:32:58     47s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:58     47s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:58     47s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:58     47s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:32:58     47s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:32:58     47s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:32:58     47s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:32:58     47s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:32:58     47s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:32:58     47s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:32:58     47s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/25 13:32:58     47s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/25 13:32:58     47s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:58     47s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/25 13:32:58     47s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/25 13:32:58     47s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/25 13:32:58     47s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/25 13:32:58     47s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:32:58     47s] (I)      Started Import and model ( Curr Mem: 2.98 MB )
[11/25 13:32:58     47s] (I)      == Non-default Options ==
[11/25 13:32:58     47s] (I)      Maximum routing layer                              : 3
[11/25 13:32:58     47s] (I)      Top routing layer                                  : 3
[11/25 13:32:58     47s] (I)      Number of threads                                  : 1
[11/25 13:32:58     47s] (I)      Route tie net to shape                             : auto
[11/25 13:32:58     47s] (I)      Method to set GCell size                           : row
[11/25 13:32:58     47s] (I)      Tie hi/lo max distance                             : 10.800000
[11/25 13:32:58     47s] (I)      Counted 316 PG shapes. eGR will not process PG shapes layer by layer.
[11/25 13:32:58     47s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:32:58     47s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:32:58     47s] (I)      ============== Pin Summary ==============
[11/25 13:32:58     47s] (I)      +-------+--------+---------+------------+
[11/25 13:32:58     47s] (I)      | Layer | # pins | % total |      Group |
[11/25 13:32:58     47s] (I)      +-------+--------+---------+------------+
[11/25 13:32:58     47s] (I)      |     1 |   4581 |   98.71 |        Pin |
[11/25 13:32:58     47s] (I)      |     2 |     60 |    1.29 | Pin access |
[11/25 13:32:58     47s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/25 13:32:58     47s] (I)      |     4 |      0 |    0.00 |      Other |
[11/25 13:32:58     47s] (I)      |     5 |      0 |    0.00 |      Other |
[11/25 13:32:58     47s] (I)      |     6 |      0 |    0.00 |      Other |
[11/25 13:32:58     47s] (I)      |     7 |      0 |    0.00 |      Other |
[11/25 13:32:58     47s] (I)      |     8 |      0 |    0.00 |      Other |
[11/25 13:32:58     47s] (I)      |     9 |      0 |    0.00 |      Other |
[11/25 13:32:58     47s] (I)      |    10 |      0 |    0.00 |      Other |
[11/25 13:32:58     47s] (I)      +-------+--------+---------+------------+
[11/25 13:32:58     47s] (I)      Custom ignore net properties:
[11/25 13:32:58     47s] (I)      1 : NotLegal
[11/25 13:32:58     47s] (I)      Default ignore net properties:
[11/25 13:32:58     47s] (I)      1 : Special
[11/25 13:32:58     47s] (I)      2 : Analog
[11/25 13:32:58     47s] (I)      3 : Fixed
[11/25 13:32:58     47s] (I)      4 : Skipped
[11/25 13:32:58     47s] (I)      5 : MixedSignal
[11/25 13:32:58     47s] (I)      Prerouted net properties:
[11/25 13:32:58     47s] (I)      1 : NotLegal
[11/25 13:32:58     47s] (I)      2 : Special
[11/25 13:32:58     47s] (I)      3 : Analog
[11/25 13:32:58     47s] (I)      4 : Fixed
[11/25 13:32:58     47s] (I)      5 : Skipped
[11/25 13:32:58     47s] (I)      6 : MixedSignal
[11/25 13:32:58     47s] [NR-eGR] Early global route reroute all routable nets
[11/25 13:32:58     47s] (I)      Use row-based GCell size
[11/25 13:32:58     47s] (I)      Use row-based GCell align
[11/25 13:32:58     47s] (I)      layer 0 area = 170496
[11/25 13:32:58     47s] (I)      layer 1 area = 170496
[11/25 13:32:58     47s] (I)      layer 2 area = 170496
[11/25 13:32:58     47s] (I)      GCell unit size   : 4320
[11/25 13:32:58     47s] (I)      GCell multiplier  : 1
[11/25 13:32:58     47s] (I)      GCell row height  : 4320
[11/25 13:32:58     47s] (I)      Actual row height : 4320
[11/25 13:32:58     47s] (I)      GCell align ref   : 20160 20160
[11/25 13:32:58     47s] [NR-eGR] Track table information for default rule: 
[11/25 13:32:58     47s] [NR-eGR] M1 has single uniform track structure
[11/25 13:32:58     47s] [NR-eGR] M2 has non-uniform track structure
[11/25 13:32:58     47s] [NR-eGR] M3 has single uniform track structure
[11/25 13:32:58     47s] [NR-eGR] M4 has single uniform track structure
[11/25 13:32:58     47s] [NR-eGR] M5 has single uniform track structure
[11/25 13:32:58     47s] [NR-eGR] M6 has single uniform track structure
[11/25 13:32:58     47s] [NR-eGR] M7 has single uniform track structure
[11/25 13:32:58     47s] [NR-eGR] M8 has single uniform track structure
[11/25 13:32:58     47s] [NR-eGR] M9 has single uniform track structure
[11/25 13:32:58     47s] [NR-eGR] Pad has single uniform track structure
[11/25 13:32:58     47s] (I)      ============== Default via ===============
[11/25 13:32:58     47s] (I)      +---+------------------+-----------------+
[11/25 13:32:58     47s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/25 13:32:58     47s] (I)      +---+------------------+-----------------+
[11/25 13:32:58     47s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/25 13:32:58     47s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/25 13:32:58     47s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/25 13:32:58     47s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/25 13:32:58     47s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/25 13:32:58     47s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/25 13:32:58     47s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/25 13:32:58     47s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/25 13:32:58     47s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/25 13:32:58     47s] (I)      +---+------------------+-----------------+
[11/25 13:32:58     47s] (I)      Design has 0 placement macros with 0 shapes. 
[11/25 13:32:58     47s] [NR-eGR] Read 162 PG shapes
[11/25 13:32:58     47s] [NR-eGR] Read 0 clock shapes
[11/25 13:32:58     47s] [NR-eGR] Read 0 other shapes
[11/25 13:32:58     47s] [NR-eGR] #Routing Blockages  : 0
[11/25 13:32:58     47s] [NR-eGR] #Bump Blockages     : 0
[11/25 13:32:58     47s] [NR-eGR] #Instance Blockages : 60
[11/25 13:32:58     47s] [NR-eGR] #PG Blockages       : 162
[11/25 13:32:58     47s] [NR-eGR] #Halo Blockages     : 0
[11/25 13:32:58     47s] [NR-eGR] #Boundary Blockages : 0
[11/25 13:32:58     47s] [NR-eGR] #Clock Blockages    : 0
[11/25 13:32:58     47s] [NR-eGR] #Other Blockages    : 0
[11/25 13:32:58     47s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/25 13:32:58     47s] [NR-eGR] #prerouted nets         : 0
[11/25 13:32:58     47s] [NR-eGR] #prerouted special nets : 0
[11/25 13:32:58     47s] [NR-eGR] #prerouted wires        : 0
[11/25 13:32:58     47s] [NR-eGR] Read 952 nets ( ignored 0 )
[11/25 13:32:58     47s] (I)        Front-side 952 ( ignored 0 )
[11/25 13:32:58     47s] (I)        Back-side  0 ( ignored 0 )
[11/25 13:32:58     47s] (I)        Both-side  0 ( ignored 0 )
[11/25 13:32:58     47s] (I)      dcls route internal nets
[11/25 13:32:58     47s] (I)      dcls route interface nets
[11/25 13:32:58     47s] (I)      dcls route common nets
[11/25 13:32:58     47s] (I)      dcls route top nets
[11/25 13:32:58     47s] (I)      Reading macro buffers
[11/25 13:32:58     47s] (I)      Number of macro buffers: 0
[11/25 13:32:58     47s] (I)      early_global_route_priority property id does not exist.
[11/25 13:32:58     47s] (I)      Read Num Blocks=222  Num Prerouted Wires=0  Num CS=0
[11/25 13:32:58     47s] (I)      Layer 1 (H) : #blockages 222 : #preroutes 0
[11/25 13:32:58     47s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/25 13:32:58     47s] (I)      Number of ignored nets                =      0
[11/25 13:32:58     47s] (I)      Number of connected nets              =      0
[11/25 13:32:58     47s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/25 13:32:58     47s] (I)      Number of clock nets                  =      0.  Ignored: No
[11/25 13:32:58     47s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/25 13:32:58     47s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/25 13:32:58     47s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/25 13:32:58     47s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/25 13:32:58     47s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/25 13:32:58     47s] (I)      Ndr track 0 does not exist
[11/25 13:32:58     47s] (I)      ---------------------Grid Graph Info--------------------
[11/25 13:32:58     47s] (I)      Routing area        : (0, 0) - (259776, 252288)
[11/25 13:32:58     47s] (I)      Core area           : (20160, 20160) - (239616, 231840)
[11/25 13:32:58     47s] (I)      Site width          :   864  (dbu)
[11/25 13:32:58     47s] (I)      Row height          :  4320  (dbu)
[11/25 13:32:58     47s] (I)      GCell row height    :  4320  (dbu)
[11/25 13:32:58     47s] (I)      GCell width         :  4320  (dbu)
[11/25 13:32:58     47s] (I)      GCell height        :  4320  (dbu)
[11/25 13:32:58     47s] (I)      Grid                :    60    58     3
[11/25 13:32:58     47s] (I)      Layer numbers       :     1     2     3
[11/25 13:32:58     47s] (I)      Layer name         :    M1    M2    M3
[11/25 13:32:58     47s] (I)      Vertical capacity   :     0     0  4320
[11/25 13:32:58     47s] (I)      Horizontal capacity :     0  4320     0
[11/25 13:32:58     47s] (I)      Default wire width  :   288   288   288
[11/25 13:32:58     47s] (I)      Default wire space  :   288   288   288
[11/25 13:32:58     47s] (I)      Default wire pitch  :   576   576   576
[11/25 13:32:58     47s] (I)      Default pitch size  :   576   576   576
[11/25 13:32:58     47s] (I)      First track coord   :   576  2880   576
[11/25 13:32:58     47s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/25 13:32:58     47s] (I)      Total num of tracks :   450   405   450
[11/25 13:32:58     47s] (I)      --------------------------------------------------------
[11/25 13:32:58     47s] 
[11/25 13:32:58     47s] [NR-eGR] ============ Routing rule table ============
[11/25 13:32:58     47s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[11/25 13:32:58     47s] [NR-eGR] ========================================
[11/25 13:32:58     47s] [NR-eGR] 
[11/25 13:32:58     47s] (I)      ==== NDR : (Default) ====
[11/25 13:32:58     47s] (I)      +--------------+--------+
[11/25 13:32:58     47s] (I)      |           ID |      0 |
[11/25 13:32:58     47s] (I)      |      Default |    yes |
[11/25 13:32:58     47s] (I)      |  Clk Special |     no |
[11/25 13:32:58     47s] (I)      | Hard spacing |     no |
[11/25 13:32:58     47s] (I)      |    NDR track | (none) |
[11/25 13:32:58     47s] (I)      |      NDR via | (none) |
[11/25 13:32:58     47s] (I)      |  Extra space |      0 |
[11/25 13:32:58     47s] (I)      |      Shields |      0 |
[11/25 13:32:58     47s] (I)      |   Demand (H) |      1 |
[11/25 13:32:58     47s] (I)      |   Demand (V) |      1 |
[11/25 13:32:58     47s] (I)      |        #Nets |    952 |
[11/25 13:32:58     47s] (I)      +--------------+--------+
[11/25 13:32:58     47s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:32:58     47s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/25 13:32:58     47s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:32:58     47s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:32:58     47s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:32:58     47s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:32:58     47s] (I)      =============== Blocked Tracks ===============
[11/25 13:32:58     47s] (I)      +-------+---------+----------+---------------+
[11/25 13:32:58     47s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/25 13:32:58     47s] (I)      +-------+---------+----------+---------------+
[11/25 13:32:58     47s] (I)      |     1 |       0 |        0 |         0.00% |
[11/25 13:32:58     47s] (I)      |     2 |   24300 |     2611 |        10.74% |
[11/25 13:32:58     47s] (I)      |     3 |   26100 |        0 |         0.00% |
[11/25 13:32:58     47s] (I)      +-------+---------+----------+---------------+
[11/25 13:32:58     47s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.98 MB )
[11/25 13:32:58     47s] (I)      Reset routing kernel
[11/25 13:32:58     47s] (I)      Started Global Routing ( Curr Mem: 2.98 MB )
[11/25 13:32:58     47s] (I)      totalPins=2382  totalGlobalPin=2151 (90.30%)
[11/25 13:32:58     47s] (I)      ================= Net Group Info =================
[11/25 13:32:58     47s] (I)      +----+----------------+--------------+-----------+
[11/25 13:32:58     47s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/25 13:32:58     47s] (I)      +----+----------------+--------------+-----------+
[11/25 13:32:58     47s] (I)      |  1 |            952 |        M2(2) |     M3(3) |
[11/25 13:32:58     47s] (I)      +----+----------------+--------------+-----------+
[11/25 13:32:58     47s] (I)      total 2D Cap : 47825 = (21725 H, 26100 V)
[11/25 13:32:58     47s] (I)      total 2D Demand : 231 = (231 H, 0 V)
[11/25 13:32:58     47s] (I)      init route region map
[11/25 13:32:58     47s] (I)      #blocked GCells = 0
[11/25 13:32:58     47s] (I)      #regions = 1
[11/25 13:32:58     47s] (I)      init safety region map
[11/25 13:32:58     47s] (I)      #blocked GCells = 0
[11/25 13:32:58     47s] (I)      #regions = 1
[11/25 13:32:58     47s] (I)      Adjusted 0 GCells for pin access
[11/25 13:32:58     47s] [NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[11/25 13:32:58     47s] (I)      
[11/25 13:32:58     47s] (I)      ============  Phase 1a Route ============
[11/25 13:32:58     47s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:32:58     47s] (I)      
[11/25 13:32:58     47s] (I)      ============  Phase 1b Route ============
[11/25 13:32:58     47s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:32:58     47s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[11/25 13:32:58     47s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/25 13:32:58     47s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/25 13:32:58     47s] (I)      
[11/25 13:32:58     47s] (I)      ============  Phase 1c Route ============
[11/25 13:32:58     47s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:32:58     47s] (I)      
[11/25 13:32:58     47s] (I)      ============  Phase 1d Route ============
[11/25 13:32:58     47s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:32:58     47s] (I)      
[11/25 13:32:58     47s] (I)      ============  Phase 1e Route ============
[11/25 13:32:58     47s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:32:58     47s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[11/25 13:32:58     47s] (I)      
[11/25 13:32:58     47s] (I)      ============  Phase 1l Route ============
[11/25 13:32:58     47s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/25 13:32:58     47s] (I)      Layer  2:      21381      2055         0        1770       23895    ( 6.90%) 
[11/25 13:32:58     47s] (I)      Layer  3:      25650       754         0           0       25650    ( 0.00%) 
[11/25 13:32:58     47s] (I)      Total:         47031      2809         0        1770       49545    ( 3.45%) 
[11/25 13:32:58     47s] (I)      
[11/25 13:32:58     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/25 13:32:58     47s] [NR-eGR]                        OverCon            
[11/25 13:32:58     47s] [NR-eGR]                         #Gcell     %Gcell
[11/25 13:32:58     47s] [NR-eGR]        Layer             (1-0)    OverCon
[11/25 13:32:58     47s] [NR-eGR] ----------------------------------------------
[11/25 13:32:58     47s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/25 13:32:58     47s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/25 13:32:58     47s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/25 13:32:58     47s] [NR-eGR] ----------------------------------------------
[11/25 13:32:58     47s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/25 13:32:58     47s] [NR-eGR] 
[11/25 13:32:58     47s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.98 MB )
[11/25 13:32:58     47s] (I)      Updating congestion map
[11/25 13:32:58     47s] (I)      total 2D Cap : 47881 = (21781 H, 26100 V)
[11/25 13:32:58     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/25 13:32:58     47s] (I)      Running track assignment and export wires
[11/25 13:32:58     47s] (I)      Delete wires for 952 nets 
[11/25 13:32:58     47s] (I)      ============= Track Assignment ============
[11/25 13:32:58     47s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.98 MB )
[11/25 13:32:58     47s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/25 13:32:58     47s] (I)      Run Multi-thread track assignment
[11/25 13:32:58     47s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2.98 MB )
[11/25 13:32:58     47s] (I)      Started Export ( Curr Mem: 2.98 MB )
[11/25 13:32:58     47s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/25 13:32:58     47s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/25 13:32:58     47s] [NR-eGR] --------------------------------------------------------------------------
[11/25 13:32:58     47s] [NR-eGR]              Length (um)  Vias 
[11/25 13:32:58     47s] [NR-eGR] -------------------------------
[11/25 13:32:58     47s] [NR-eGR]  M1   (1V)             0  2362 
[11/25 13:32:58     47s] [NR-eGR]  M2   (2H)          1194  2477 
[11/25 13:32:58     47s] [NR-eGR]  M3   (3V)           925     0 
[11/25 13:32:58     47s] [NR-eGR]  M4   (4H)             0     0 
[11/25 13:32:58     47s] [NR-eGR]  M5   (5V)             0     0 
[11/25 13:32:58     47s] [NR-eGR]  M6   (6H)             0     0 
[11/25 13:32:58     47s] [NR-eGR]  M7   (7V)             0     0 
[11/25 13:32:58     47s] [NR-eGR]  M8   (8H)             0     0 
[11/25 13:32:58     47s] [NR-eGR]  M9   (9V)             0     0 
[11/25 13:32:58     47s] [NR-eGR]  Pad  (10H)            0     0 
[11/25 13:32:58     47s] [NR-eGR] -------------------------------
[11/25 13:32:58     47s] [NR-eGR]       Total         2119  4839 
[11/25 13:32:58     47s] [NR-eGR] --------------------------------------------------------------------------
[11/25 13:32:58     47s] [NR-eGR] Total half perimeter of net bounding box: 22770um
[11/25 13:32:58     47s] [NR-eGR] Total length: 2119um, number of vias: 4839
[11/25 13:32:58     47s] [NR-eGR] --------------------------------------------------------------------------
[11/25 13:32:58     47s] (I)      == Layer wire length by net rule ==
[11/25 13:32:58     47s] (I)                   Default 
[11/25 13:32:58     47s] (I)      ---------------------
[11/25 13:32:58     47s] (I)       M1   (1V)       0um 
[11/25 13:32:58     47s] (I)       M2   (2H)    1194um 
[11/25 13:32:58     47s] (I)       M3   (3V)     925um 
[11/25 13:32:58     47s] (I)       M4   (4H)       0um 
[11/25 13:32:58     47s] (I)       M5   (5V)       0um 
[11/25 13:32:58     47s] (I)       M6   (6H)       0um 
[11/25 13:32:58     47s] (I)       M7   (7V)       0um 
[11/25 13:32:58     47s] (I)       M8   (8H)       0um 
[11/25 13:32:58     47s] (I)       M9   (9V)       0um 
[11/25 13:32:58     47s] (I)       Pad  (10H)      0um 
[11/25 13:32:58     47s] (I)      ---------------------
[11/25 13:32:58     47s] (I)            Total   2119um 
[11/25 13:32:58     47s] (I)      == Layer via count by net rule ==
[11/25 13:32:58     47s] (I)                   Default 
[11/25 13:32:58     47s] (I)      ---------------------
[11/25 13:32:58     47s] (I)       M1   (1V)      2362 
[11/25 13:32:58     47s] (I)       M2   (2H)      2477 
[11/25 13:32:58     47s] (I)       M3   (3V)         0 
[11/25 13:32:58     47s] (I)       M4   (4H)         0 
[11/25 13:32:58     47s] (I)       M5   (5V)         0 
[11/25 13:32:58     47s] (I)       M6   (6H)         0 
[11/25 13:32:58     47s] (I)       M7   (7V)         0 
[11/25 13:32:58     47s] (I)       M8   (8H)         0 
[11/25 13:32:58     47s] (I)       M9   (9V)         0 
[11/25 13:32:58     47s] (I)       Pad  (10H)        0 
[11/25 13:32:58     47s] (I)      ---------------------
[11/25 13:32:58     47s] (I)            Total     4839 
[11/25 13:32:58     47s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2.96 MB )
[11/25 13:32:58     47s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[11/25 13:32:58     47s] eee: RC Grid memory freed = 6720 (8 X 7 X 10 X 12b)
[11/25 13:32:58     47s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2.96 MB )
[11/25 13:32:58     47s] [NR-eGR] Finished Early Global Route ( CPU: 0.08 sec, Real: 0.11 sec, Curr Mem: 2.96 MB )
[11/25 13:32:58     47s] (I)      ======================================== Runtime Summary =========================================
[11/25 13:32:58     47s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[11/25 13:32:58     47s] (I)      --------------------------------------------------------------------------------------------------
[11/25 13:32:58     47s] (I)       Early Global Route                             100.00%  78.30 sec  78.41 sec  0.11 sec  0.08 sec 
[11/25 13:32:58     47s] (I)       +-Early Global Route kernel                     91.66%  78.31 sec  78.41 sec  0.10 sec  0.08 sec 
[11/25 13:32:58     47s] (I)       | +-Import and model                            12.39%  78.32 sec  78.33 sec  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)       | | +-Create place DB                            3.19%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | +-Import place data                        3.12%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Read instances and placement           1.07%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Read nets                              1.87%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Create route DB                            6.36%  78.32 sec  78.33 sec  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)       | | | +-Import route data (1T)                   5.59%  78.32 sec  78.33 sec  0.01 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Read blockages ( Layer 2-3 )           0.85%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Read routing blockages               0.00%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Read bump blockages                  0.00%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Read instance blockages              0.27%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Read PG blockages                    0.10%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Read clock blockages                 0.01%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Read other blockages                 0.01%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Read halo blockages                  0.01%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Read boundary cut boxes              0.00%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Read blackboxes                        0.01%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Read prerouted                         0.02%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Read nets                              0.30%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Set up via pillars                     0.12%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Initialize 3D grid graph               0.02%  78.32 sec  78.32 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Model blockage capacity                0.38%  78.32 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Initialize 3D capacity               0.30%  78.32 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Read aux data                              0.00%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Others data preparation                    0.00%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Create route kernel                        2.32%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | +-Global Routing                              13.33%  78.33 sec  78.34 sec  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)       | | +-Initialization                             0.28%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Net group 1                               10.40%  78.33 sec  78.34 sec  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)       | | | +-Generate topology                        0.52%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | +-Phase 1a                                 1.07%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Pattern routing (1T)                   0.75%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Add via demand to 2D                   0.16%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | +-Phase 1b                                 0.16%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | +-Phase 1c                                 0.01%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | +-Phase 1d                                 0.01%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | +-Phase 1e                                 0.17%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Route legalization                     0.08%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | | | +-Legalize Blockage Violations         0.03%  78.33 sec  78.33 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | +-Phase 1l                                 6.02%  78.33 sec  78.34 sec  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)       | | | | +-Layer assignment (1T)                  5.84%  78.33 sec  78.34 sec  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)       | +-Export cong map                              0.45%  78.34 sec  78.34 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Export 2D cong map                         0.15%  78.34 sec  78.34 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | +-Extract Global 3D Wires                      0.11%  78.34 sec  78.34 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | +-Track Assignment (1T)                        7.05%  78.34 sec  78.35 sec  0.01 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Initialization                             0.07%  78.35 sec  78.35 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Track Assignment Kernel                    3.85%  78.35 sec  78.35 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Free Memory                                0.00%  78.35 sec  78.35 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | +-Export                                      52.58%  78.35 sec  78.41 sec  0.06 sec  0.05 sec 
[11/25 13:32:58     47s] (I)       | | +-Export DB wires                            3.67%  78.35 sec  78.35 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | +-Export all nets                          1.36%  78.35 sec  78.35 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | | +-Set wire vias                            0.44%  78.35 sec  78.35 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Report wirelength                          7.67%  78.35 sec  78.36 sec  0.01 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Update net boxes                           1.56%  78.36 sec  78.36 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)       | | +-Update timing                             38.56%  78.36 sec  78.41 sec  0.04 sec  0.04 sec 
[11/25 13:32:58     47s] (I)       | +-Postprocess design                           0.72%  78.41 sec  78.41 sec  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)      ====================== Summary by functions ======================
[11/25 13:32:58     47s] (I)       Lv  Step                                   %      Real       CPU 
[11/25 13:32:58     47s] (I)      ------------------------------------------------------------------
[11/25 13:32:58     47s] (I)        0  Early Global Route               100.00%  0.11 sec  0.08 sec 
[11/25 13:32:58     47s] (I)        1  Early Global Route kernel         91.66%  0.10 sec  0.08 sec 
[11/25 13:32:58     47s] (I)        2  Export                            52.58%  0.06 sec  0.05 sec 
[11/25 13:32:58     47s] (I)        2  Global Routing                    13.33%  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)        2  Import and model                  12.39%  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)        2  Track Assignment (1T)              7.05%  0.01 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        2  Postprocess design                 0.72%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        2  Export cong map                    0.45%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        2  Extract Global 3D Wires            0.11%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Update timing                     38.56%  0.04 sec  0.04 sec 
[11/25 13:32:58     47s] (I)        3  Net group 1                       10.40%  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)        3  Report wirelength                  7.67%  0.01 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Create route DB                    6.36%  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)        3  Track Assignment Kernel            3.85%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Export DB wires                    3.67%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Create place DB                    3.19%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Create route kernel                2.32%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Update net boxes                   1.56%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Initialization                     0.35%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Export 2D cong map                 0.15%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Phase 1l                           6.02%  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)        4  Import route data (1T)             5.59%  0.01 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Import place data                  3.12%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Export all nets                    1.36%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Phase 1a                           1.07%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Generate topology                  0.52%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Set wire vias                      0.44%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Phase 1e                           0.17%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Phase 1b                           0.16%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Layer assignment (1T)              5.84%  0.01 sec  0.01 sec 
[11/25 13:32:58     47s] (I)        5  Read nets                          2.16%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Read instances and placement       1.07%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Read blockages ( Layer 2-3 )       0.85%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Pattern routing (1T)               0.75%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Model blockage capacity            0.38%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Add via demand to 2D               0.16%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Set up via pillars                 0.12%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Route legalization                 0.08%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Read prerouted                     0.02%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Initialize 3D capacity             0.30%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Read instance blockages            0.27%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Read PG blockages                  0.10%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Legalize Blockage Violations       0.03%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] (I)        7  Allocate memory for PG via list    0.02%  0.00 sec  0.00 sec 
[11/25 13:32:58     47s] Running post-eGR process
[11/25 13:32:58     47s] Extraction called for design 'dist_sort' of instances=1879 and nets=11932 using extraction engine 'preRoute' .
[11/25 13:32:58     47s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/25 13:32:58     47s] Type 'man IMPEXT-3530' for more detail.
[11/25 13:32:58     47s] PreRoute RC Extraction called for design dist_sort.
[11/25 13:32:58     47s] RC Extraction called in multi-corner(1) mode.
[11/25 13:32:58     47s] RCMode: PreRoute
[11/25 13:32:58     47s]       RC Corner Indexes            0   
[11/25 13:32:58     47s] Capacitance Scaling Factor   : 1.00000 
[11/25 13:32:58     47s] Resistance Scaling Factor    : 1.00000 
[11/25 13:32:58     47s] Clock Cap. Scaling Factor    : 1.00000 
[11/25 13:32:58     47s] Clock Res. Scaling Factor    : 1.00000 
[11/25 13:32:58     47s] Shrink Factor                : 1.00000
[11/25 13:32:58     47s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/25 13:32:58     47s] Using Quantus QRC technology file ...
[11/25 13:32:58     47s] eee: RC Grid memory allocated = 6720 (8 X 7 X 10 X 12b)
[11/25 13:32:58     47s] Updating RC Grid density data for preRoute extraction ...
[11/25 13:32:58     47s] eee: pegSigSF=1.070000
[11/25 13:32:58     47s] Initializing multi-corner resistance tables ...
[11/25 13:32:58     47s] eee: Grid unit RC data computation started
[11/25 13:32:58     47s] eee: Grid unit RC data computation completed
[11/25 13:32:58     47s] eee: l=1 avDens=0.009769 usedTrk=26.377177 availTrk=2700.000000 sigTrk=26.377177
[11/25 13:32:58     47s] eee: l=2 avDens=0.054729 usedTrk=155.977175 availTrk=2850.000000 sigTrk=155.977175
[11/25 13:32:58     47s] eee: l=3 avDens=0.032097 usedTrk=86.661898 availTrk=2700.000000 sigTrk=86.661898
[11/25 13:32:58     47s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:58     47s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:58     47s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:58     47s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:58     47s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:58     47s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:58     47s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:32:58     47s] {RT RC_corner_25 0 2 3  0}
[11/25 13:32:58     47s] eee: LAM-FP: thresh=1 ; dimX=451.000000 ; dimY=438.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:32:58     47s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:32:58     47s] eee: NetCapCache creation started. (Current Mem: 3065.984M) 
[11/25 13:32:58     47s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3065.984M) 
[11/25 13:32:58     47s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(64.944000, 63.072000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (7 X 6)
[11/25 13:32:58     47s] eee: Metal Layers Info:
[11/25 13:32:58     47s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:32:58     47s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:32:58     47s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:32:58     47s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:32:58     47s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:32:58     47s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:32:58     47s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:32:58     47s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/25 13:32:58     47s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/25 13:32:58     47s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/25 13:32:58     47s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/25 13:32:58     47s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/25 13:32:58     47s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/25 13:32:58     47s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:32:58     47s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:32:58     47s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3065.984M)
[11/25 13:32:58     47s] Compute RC Scale Done ...
[11/25 13:32:58     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:3095.1M, EPOCH TIME: 1732559578.897544
[11/25 13:32:58     47s] [hotspot] +------------+---------------+---------------+
[11/25 13:32:58     47s] [hotspot] |            |   max hotspot | total hotspot |
[11/25 13:32:58     47s] [hotspot] +------------+---------------+---------------+
[11/25 13:32:58     47s] [hotspot] | normalized |          0.00 |          0.00 |
[11/25 13:32:58     47s] [hotspot] +------------+---------------+---------------+
[11/25 13:32:58     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:32:58     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:32:58     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.003, MEM:3095.1M, EPOCH TIME: 1732559578.900432
[11/25 13:32:58     47s] Begin: Collecting metrics
[11/25 13:32:58     48s] 
 ----------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary |           |          |           |          |       59.62 |            |              | 0:00:01  |        3081 |    0 |   0 |
| wns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
| tns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
| area_reclaiming |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3080 |      |     |
| global_route    |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3066 |      |     |
 ----------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:59     48s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2543.2M, current mem=2523.9M)

[11/25 13:32:59     48s] End: Collecting metrics
[11/25 13:32:59     48s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/25 13:32:59     48s] Begin: GigaOpt Route Type Constraints Refinement
[11/25 13:32:59     48s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:48.1/0:09:19.1 (0.1), mem = 3066.1M
[11/25 13:32:59     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.13
[11/25 13:32:59     48s] ### Creating RouteCongInterface, started
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] #optDebug: {0, 1.000}
[11/25 13:32:59     48s] ### Creating RouteCongInterface, finished
[11/25 13:32:59     48s] Updated routing constraints on 0 nets.
[11/25 13:32:59     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.13
[11/25 13:32:59     48s] Bottom Preferred Layer:
[11/25 13:32:59     48s]     None
[11/25 13:32:59     48s] Via Pillar Rule:
[11/25 13:32:59     48s]     None
[11/25 13:32:59     48s] Finished writing unified metrics of routing constraints.
[11/25 13:32:59     48s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:48.1/0:09:19.1 (0.1), mem = 3066.1M
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] =============================================================================================
[11/25 13:32:59     48s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.12-s091_1
[11/25 13:32:59     48s] =============================================================================================
[11/25 13:32:59     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:59     48s] ---------------------------------------------------------------------------------------------
[11/25 13:32:59     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  65.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:59     48s] [ MISC                   ]          0:00:00.0  (  34.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:59     48s] ---------------------------------------------------------------------------------------------
[11/25 13:32:59     48s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:59     48s] ---------------------------------------------------------------------------------------------
[11/25 13:32:59     48s] End: GigaOpt Route Type Constraints Refinement
[11/25 13:32:59     48s] Begin: Collecting metrics
[11/25 13:32:59     48s] 
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary       |           |          |           |          |       59.62 |            |              | 0:00:01  |        3081 |    0 |   0 |
| wns_fixing            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
| tns_fixing            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
| area_reclaiming       |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3080 |      |     |
| global_route          |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3066 |      |     |
| route_type_refinement |           |          |           |          |             |            |              | 0:00:00  |        3066 |      |     |
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:32:59     48s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2523.9M, current mem=2523.9M)

[11/25 13:32:59     48s] End: Collecting metrics
[11/25 13:32:59     48s] Starting delay calculation for Setup views
[11/25 13:32:59     48s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:32:59     48s] #################################################################################
[11/25 13:32:59     48s] # Design Stage: PreRoute
[11/25 13:32:59     48s] # Design Name: dist_sort
[11/25 13:32:59     48s] # Design Mode: 90nm
[11/25 13:32:59     48s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:32:59     48s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:32:59     48s] # Signoff Settings: SI Off 
[11/25 13:32:59     48s] #################################################################################
[11/25 13:32:59     48s] Calculate delays in Single mode...
[11/25 13:32:59     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 3072.3M, InitMEM = 3072.3M)
[11/25 13:32:59     48s] Start delay calculation (fullDC) (1 T). (MEM=2539.64)
[11/25 13:32:59     48s] End AAE Lib Interpolated Model. (MEM=3083.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:59     48s] Total number of fetched objects 2129
[11/25 13:32:59     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:32:59     48s] End delay calculation. (MEM=2550.36 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:32:59     48s] End delay calculation (fullDC). (MEM=2550.36 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:32:59     48s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3125.6M) ***
[11/25 13:32:59     48s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:48.6 mem=3125.6M)
[11/25 13:32:59     48s] GigaOpt: Skipping postEco DRV optimization
[11/25 13:32:59     48s] Running refinePlace -preserveRouting true -hardFence false
[11/25 13:32:59     48s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3141.6M, EPOCH TIME: 1732559579.597085
[11/25 13:32:59     48s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3141.6M, EPOCH TIME: 1732559579.597149
[11/25 13:32:59     48s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3141.6M, EPOCH TIME: 1732559579.597185
[11/25 13:32:59     48s] Processing tracks to init pin-track alignment.
[11/25 13:32:59     48s] z: 1, totalTracks: 1
[11/25 13:32:59     48s] z: 3, totalTracks: 1
[11/25 13:32:59     48s] z: 5, totalTracks: 1
[11/25 13:32:59     48s] z: 7, totalTracks: 1
[11/25 13:32:59     48s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:59     48s] Cell dist_sort LLGs are deleted
[11/25 13:32:59     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] # Building dist_sort llgBox search-tree.
[11/25 13:32:59     48s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3141.6M, EPOCH TIME: 1732559579.601054
[11/25 13:32:59     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3141.6M, EPOCH TIME: 1732559579.601210
[11/25 13:32:59     48s] Max number of tech site patterns supported in site array is 256.
[11/25 13:32:59     48s] Core basic site is coreSite
[11/25 13:32:59     48s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:32:59     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:32:59     48s] Fast DP-INIT is on for default
[11/25 13:32:59     48s] Keep-away cache is enable on metals: 1-10
[11/25 13:32:59     48s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:32:59     48s] Atter site array init, number of instance map data is 0.
[11/25 13:32:59     48s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.002, REAL:0.003, MEM:3141.6M, EPOCH TIME: 1732559579.604417
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:59     48s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:32:59     48s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.003, REAL:0.005, MEM:3141.6M, EPOCH TIME: 1732559579.605586
[11/25 13:32:59     48s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3141.6M, EPOCH TIME: 1732559579.605928
[11/25 13:32:59     48s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3141.6M, EPOCH TIME: 1732559579.606017
[11/25 13:32:59     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3141.6MB).
[11/25 13:32:59     48s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.009, MEM:3141.6M, EPOCH TIME: 1732559579.606370
[11/25 13:32:59     48s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.007, REAL:0.009, MEM:3141.6M, EPOCH TIME: 1732559579.606389
[11/25 13:32:59     48s] TDRefine: refinePlace mode is spiral
[11/25 13:32:59     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.758739.5
[11/25 13:32:59     48s] OPERPROF:   Starting Refine-Place at level 2, MEM:3141.6M, EPOCH TIME: 1732559579.606433
[11/25 13:32:59     48s] *** Starting refinePlace (0:00:48.6 mem=3141.6M) ***
[11/25 13:32:59     48s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:59     48s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:59     48s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3141.6M, EPOCH TIME: 1732559579.608753
[11/25 13:32:59     48s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3141.6M, EPOCH TIME: 1732559579.608863
[11/25 13:32:59     48s] Set min layer with nano route mode ( 2 )
[11/25 13:32:59     48s] Set max layer with parameter ( 3 )
[11/25 13:32:59     48s] Set min layer with nano route mode ( 2 )
[11/25 13:32:59     48s] Set max layer with parameter ( 3 )
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] Starting Small incrNP...
[11/25 13:32:59     48s] User Input Parameters:
[11/25 13:32:59     48s] - Congestion Driven    : Off
[11/25 13:32:59     48s] - Timing Driven        : Off
[11/25 13:32:59     48s] - Area-Violation Based : Off
[11/25 13:32:59     48s] - Start Rollback Level : -5
[11/25 13:32:59     48s] - Legalized            : On
[11/25 13:32:59     48s] - Window Based         : Off
[11/25 13:32:59     48s] - eDen incr mode       : Off
[11/25 13:32:59     48s] - Small incr mode      : On
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] default core: bins with density > 0.750 =  3.33 % ( 1 / 30 )
[11/25 13:32:59     48s] Density distribution unevenness ratio = 3.912%
[11/25 13:32:59     48s] Density distribution unevenness ratio (U70) = 1.246%
[11/25 13:32:59     48s] Density distribution unevenness ratio (U80) = 0.219%
[11/25 13:32:59     48s] Density distribution unevenness ratio (U90) = 0.000%
[11/25 13:32:59     48s] cost 0.832000, thresh 1.000000
[11/25 13:32:59     48s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3141.6M)
[11/25 13:32:59     48s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:32:59     48s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3141.6M, EPOCH TIME: 1732559579.614375
[11/25 13:32:59     48s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3141.6M, EPOCH TIME: 1732559579.614625
[11/25 13:32:59     48s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3141.6M, EPOCH TIME: 1732559579.614655
[11/25 13:32:59     48s] Starting refinePlace ...
[11/25 13:32:59     48s] Set min layer with nano route mode ( 2 )
[11/25 13:32:59     48s] Set max layer with parameter ( 3 )
[11/25 13:32:59     48s] One DDP V2 for no tweak run.
[11/25 13:32:59     48s] Set min layer with nano route mode ( 2 )
[11/25 13:32:59     48s] Set max layer with parameter ( 3 )
[11/25 13:32:59     48s] DDP initSite1 nrRow 49 nrJob 49
[11/25 13:32:59     48s] DDP markSite nrRow 49 nrJob 49
[11/25 13:32:59     48s]   Spread Effort: high, pre-route mode, useDDP on.
[11/25 13:32:59     48s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3141.6MB) @(0:00:48.6 - 0:00:48.6).
[11/25 13:32:59     48s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:59     48s] wireLenOptFixPriorityInst 0 inst fixed
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s]  === Spiral for Logical I: (movable: 1781) ===
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s]  Info: 0 filler has been deleted!
[11/25 13:32:59     48s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/25 13:32:59     48s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:32:59     48s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:32:59     48s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3125.6MB) @(0:00:48.6 - 0:00:48.7).
[11/25 13:32:59     48s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:59     48s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:32:59     48s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3125.6MB
[11/25 13:32:59     48s] Statistics of distance of Instance movement in refine placement:
[11/25 13:32:59     48s]   maximum (X+Y) =         0.00 um
[11/25 13:32:59     48s]   mean    (X+Y) =         0.00 um
[11/25 13:32:59     48s] Summary Report:
[11/25 13:32:59     48s] Instances move: 0 (out of 1781 movable)
[11/25 13:32:59     48s] Instances flipped: 0
[11/25 13:32:59     48s] Mean displacement: 0.00 um
[11/25 13:32:59     48s] Max displacement: 0.00 um 
[11/25 13:32:59     48s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/25 13:32:59     48s] Total instances moved : 0
[11/25 13:32:59     48s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.053, REAL:0.058, MEM:3125.6M, EPOCH TIME: 1732559579.672806
[11/25 13:32:59     48s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:32:59     48s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3125.6MB
[11/25 13:32:59     48s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3125.6MB) @(0:00:48.6 - 0:00:48.7).
[11/25 13:32:59     48s] *** Finished refinePlace (0:00:48.7 mem=3125.6M) ***
[11/25 13:32:59     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.758739.5
[11/25 13:32:59     48s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.060, REAL:0.068, MEM:3125.6M, EPOCH TIME: 1732559579.674102
[11/25 13:32:59     48s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3125.6M, EPOCH TIME: 1732559579.674126
[11/25 13:32:59     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:32:59     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.004, REAL:0.004, MEM:3065.6M, EPOCH TIME: 1732559579.677875
[11/25 13:32:59     48s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.071, REAL:0.081, MEM:3065.6M, EPOCH TIME: 1732559579.677941
[11/25 13:32:59     48s] GigaOpt: WNS changes after routing: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[11/25 13:32:59     48s] GigaOpt: WNS bump threshold: -4.3
[11/25 13:32:59     48s] Begin: GigaOpt postEco optimization
[11/25 13:32:59     48s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[11/25 13:32:59     48s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:32:59     48s] *** WnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:48.7/0:09:19.7 (0.1), mem = 3081.6M
[11/25 13:32:59     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.14
[11/25 13:32:59     48s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] Active Setup views: default_setup_view 
[11/25 13:32:59     48s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3081.6M, EPOCH TIME: 1732559579.782114
[11/25 13:32:59     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:59     48s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:59     48s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3081.6M, EPOCH TIME: 1732559579.785101
[11/25 13:32:59     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:59     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:32:59     48s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:32:59     48s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/25 13:32:59     48s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:48.8 mem=3081.6M
[11/25 13:32:59     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:3081.6M, EPOCH TIME: 1732559579.787130
[11/25 13:32:59     48s] Processing tracks to init pin-track alignment.
[11/25 13:32:59     48s] z: 1, totalTracks: 1
[11/25 13:32:59     48s] z: 3, totalTracks: 1
[11/25 13:32:59     48s] z: 5, totalTracks: 1
[11/25 13:32:59     48s] z: 7, totalTracks: 1
[11/25 13:32:59     48s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:32:59     48s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3081.6M, EPOCH TIME: 1732559579.790086
[11/25 13:32:59     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:32:59     48s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:32:59     48s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.003, MEM:3081.6M, EPOCH TIME: 1732559579.793119
[11/25 13:32:59     48s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3081.6M, EPOCH TIME: 1732559579.793405
[11/25 13:32:59     48s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3081.6M, EPOCH TIME: 1732559579.793515
[11/25 13:32:59     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3081.6MB).
[11/25 13:32:59     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:3081.6M, EPOCH TIME: 1732559579.793860
[11/25 13:32:59     48s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/25 13:32:59     48s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:32:59     48s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:48.8 mem=3081.6M
[11/25 13:32:59     48s] ### Creating RouteCongInterface, started
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/25 13:32:59     48s] 
[11/25 13:32:59     48s] #optDebug: {0, 1.000}
[11/25 13:32:59     48s] ### Creating RouteCongInterface, finished
[11/25 13:32:59     48s] *info: 9555 no-driver nets excluded.
[11/25 13:32:59     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.6
[11/25 13:32:59     48s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
[11/25 13:32:59     48s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:32:59     49s] 
[11/25 13:32:59     49s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3141.7M) ***
[11/25 13:32:59     49s] 
[11/25 13:32:59     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.6
[11/25 13:32:59     49s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 2119.46, Stn-len 0
[11/25 13:32:59     49s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:32:59     49s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3141.7M, EPOCH TIME: 1732559579.979043
[11/25 13:32:59     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:32:59     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:32:59     49s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:3081.7M, EPOCH TIME: 1732559579.982996
[11/25 13:32:59     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.14
[11/25 13:32:59     49s] *** WnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:49.0/0:09:20.0 (0.1), mem = 3081.7M
[11/25 13:32:59     49s] 
[11/25 13:32:59     49s] =============================================================================================
[11/25 13:32:59     49s]  Step TAT Report : WnsOpt #2 / optDesign #1                                     23.12-s091_1
[11/25 13:32:59     49s] =============================================================================================
[11/25 13:32:59     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:32:59     49s] ---------------------------------------------------------------------------------------------
[11/25 13:32:59     49s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:59     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:59     49s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:32:59     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:59     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:59     49s] [ TransformInit          ]      1   0:00:00.1  (  38.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:32:59     49s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:59     49s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:32:59     49s] [ MISC                   ]          0:00:00.2  (  55.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:32:59     49s] ---------------------------------------------------------------------------------------------
[11/25 13:32:59     49s]  WnsOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:32:59     49s] ---------------------------------------------------------------------------------------------
[11/25 13:32:59     49s] Begin: Collecting metrics
[11/25 13:32:59     49s] 
	GigaOpt Setup Optimization summary:
[11/25 13:32:59     49s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3142 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:32:59     49s] 
[11/25 13:33:00     49s] 
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary       |           |          |           |          |       59.62 |            |              | 0:00:01  |        3081 |    0 |   0 |
| wns_fixing            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
| tns_fixing            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
| area_reclaiming       |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3080 |      |     |
| global_route          |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3066 |      |     |
| route_type_refinement |           |          |           |          |             |            |              | 0:00:00  |        3066 |      |     |
| wns_eco_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3142 |      |     |
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:00     49s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2546.8M, current mem=2542.6M)

[11/25 13:33:00     49s] End: Collecting metrics
[11/25 13:33:00     49s] End: GigaOpt postEco optimization
[11/25 13:33:00     49s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[11/25 13:33:00     49s] GigaOpt: Skipping nonLegal postEco optimization
[11/25 13:33:00     49s] Design TNS changes after trial route: 0.000 -> 0.000
[11/25 13:33:00     49s] GigaOpt: Skipping post-eco TNS optimization
[11/25 13:33:00     49s] *** Steiner Routed Nets: 24.504%; Threshold: 100; Threshold for Hold: 100
[11/25 13:33:00     49s] Re-routed 309 nets
[11/25 13:33:00     49s] Extraction called for design 'dist_sort' of instances=1879 and nets=11932 using extraction engine 'preRoute' .
[11/25 13:33:00     49s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/25 13:33:00     49s] Type 'man IMPEXT-3530' for more detail.
[11/25 13:33:00     49s] PreRoute RC Extraction called for design dist_sort.
[11/25 13:33:00     49s] RC Extraction called in multi-corner(1) mode.
[11/25 13:33:00     49s] RCMode: PreRoute
[11/25 13:33:00     49s]       RC Corner Indexes            0   
[11/25 13:33:00     49s] Capacitance Scaling Factor   : 1.00000 
[11/25 13:33:00     49s] Resistance Scaling Factor    : 1.00000 
[11/25 13:33:00     49s] Clock Cap. Scaling Factor    : 1.00000 
[11/25 13:33:00     49s] Clock Res. Scaling Factor    : 1.00000 
[11/25 13:33:00     49s] Shrink Factor                : 1.00000
[11/25 13:33:00     49s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/25 13:33:00     49s] Using Quantus QRC technology file ...
[11/25 13:33:00     49s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[11/25 13:33:00     49s] Grid density data update skipped
[11/25 13:33:00     49s] eee: pegSigSF=1.070000
[11/25 13:33:00     49s] Initializing multi-corner resistance tables ...
[11/25 13:33:00     49s] eee: Grid unit RC data computation started
[11/25 13:33:00     49s] eee: Grid unit RC data computation completed
[11/25 13:33:00     49s] eee: l=1 avDens=0.009769 usedTrk=26.377177 availTrk=2700.000000 sigTrk=26.377177
[11/25 13:33:00     49s] eee: l=2 avDens=0.054729 usedTrk=155.977175 availTrk=2850.000000 sigTrk=155.977175
[11/25 13:33:00     49s] eee: l=3 avDens=0.032097 usedTrk=86.661898 availTrk=2700.000000 sigTrk=86.661898
[11/25 13:33:00     49s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:00     49s] eee: LAM-FP: thresh=1 ; dimX=451.000000 ; dimY=438.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:33:00     49s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:33:00     49s] eee: NetCapCache creation started. (Current Mem: 3081.719M) 
[11/25 13:33:00     49s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3081.719M) 
[11/25 13:33:00     49s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(64.944000, 63.072000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (7 X 6)
[11/25 13:33:00     49s] eee: Metal Layers Info:
[11/25 13:33:00     49s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:33:00     49s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:33:00     49s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:33:00     49s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:33:00     49s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:33:00     49s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3081.719M)
[11/25 13:33:00     49s] Starting delay calculation for Setup views
[11/25 13:33:00     49s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:33:00     49s] #################################################################################
[11/25 13:33:00     49s] # Design Stage: PreRoute
[11/25 13:33:00     49s] # Design Name: dist_sort
[11/25 13:33:00     49s] # Design Mode: 90nm
[11/25 13:33:00     49s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:33:00     49s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:33:00     49s] # Signoff Settings: SI Off 
[11/25 13:33:00     49s] #################################################################################
[11/25 13:33:00     49s] Calculate delays in Single mode...
[11/25 13:33:00     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 3075.2M, InitMEM = 3075.2M)
[11/25 13:33:00     49s] Start delay calculation (fullDC) (1 T). (MEM=2540.73)
[11/25 13:33:00     49s] End AAE Lib Interpolated Model. (MEM=3086.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:00     49s] Total number of fetched objects 2129
[11/25 13:33:00     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:00     49s] End delay calculation. (MEM=2550.4 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:33:00     49s] End delay calculation (fullDC). (MEM=2550.4 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:33:00     49s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3147.5M) ***
[11/25 13:33:00     49s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:49.5 mem=3147.5M)
[11/25 13:33:00     49s] VT info 2.99988271171 1
[11/25 13:33:00     49s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[11/25 13:33:00     49s] Register exp ratio and priority group on 0 nets on 3211 nets : 
[11/25 13:33:00     49s] 
[11/25 13:33:00     49s] Active setup views:
[11/25 13:33:00     49s]  default_setup_view
[11/25 13:33:00     49s]   Dominating endpoints: 0
[11/25 13:33:00     49s]   Dominating TNS: -0.000
[11/25 13:33:00     49s] 
[11/25 13:33:00     49s] Extraction called for design 'dist_sort' of instances=1879 and nets=11932 using extraction engine 'preRoute' .
[11/25 13:33:00     49s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/25 13:33:00     49s] Type 'man IMPEXT-3530' for more detail.
[11/25 13:33:00     49s] PreRoute RC Extraction called for design dist_sort.
[11/25 13:33:00     49s] RC Extraction called in multi-corner(1) mode.
[11/25 13:33:00     49s] RCMode: PreRoute
[11/25 13:33:00     49s]       RC Corner Indexes            0   
[11/25 13:33:00     49s] Capacitance Scaling Factor   : 1.00000 
[11/25 13:33:00     49s] Resistance Scaling Factor    : 1.00000 
[11/25 13:33:00     49s] Clock Cap. Scaling Factor    : 1.00000 
[11/25 13:33:00     49s] Clock Res. Scaling Factor    : 1.00000 
[11/25 13:33:00     49s] Shrink Factor                : 1.00000
[11/25 13:33:00     49s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/25 13:33:00     49s] Using Quantus QRC technology file ...
[11/25 13:33:00     49s] Grid density data update skipped
[11/25 13:33:00     49s] eee: pegSigSF=1.070000
[11/25 13:33:00     49s] Initializing multi-corner resistance tables ...
[11/25 13:33:00     49s] eee: Grid unit RC data computation started
[11/25 13:33:00     49s] eee: Grid unit RC data computation completed
[11/25 13:33:00     49s] eee: l=1 avDens=0.009769 usedTrk=26.377177 availTrk=2700.000000 sigTrk=26.377177
[11/25 13:33:00     49s] eee: l=2 avDens=0.054729 usedTrk=155.977175 availTrk=2850.000000 sigTrk=155.977175
[11/25 13:33:00     49s] eee: l=3 avDens=0.032097 usedTrk=86.661898 availTrk=2700.000000 sigTrk=86.661898
[11/25 13:33:00     49s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:00     49s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:00     49s] eee: LAM-FP: thresh=1 ; dimX=451.000000 ; dimY=438.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:33:00     49s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:33:00     49s] eee: NetCapCache creation started. (Current Mem: 3069.992M) 
[11/25 13:33:00     49s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3069.992M) 
[11/25 13:33:00     49s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(64.944000, 63.072000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (7 X 6)
[11/25 13:33:00     49s] eee: Metal Layers Info:
[11/25 13:33:00     49s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:33:00     49s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:33:00     49s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:33:00     49s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/25 13:33:00     49s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/25 13:33:00     49s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:33:00     49s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:33:00     49s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3069.992M)
[11/25 13:33:00     49s] Starting delay calculation for Setup views
[11/25 13:33:00     49s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:33:00     49s] #################################################################################
[11/25 13:33:00     49s] # Design Stage: PreRoute
[11/25 13:33:00     49s] # Design Name: dist_sort
[11/25 13:33:00     49s] # Design Mode: 90nm
[11/25 13:33:00     49s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:33:00     49s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:33:00     49s] # Signoff Settings: SI Off 
[11/25 13:33:00     49s] #################################################################################
[11/25 13:33:00     49s] Calculate delays in Single mode...
[11/25 13:33:00     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 3075.0M, InitMEM = 3075.0M)
[11/25 13:33:00     49s] Start delay calculation (fullDC) (1 T). (MEM=2538.28)
[11/25 13:33:00     49s] End AAE Lib Interpolated Model. (MEM=3086.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:00     49s] Total number of fetched objects 2129
[11/25 13:33:00     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:00     49s] End delay calculation. (MEM=2549.02 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:33:00     49s] End delay calculation (fullDC). (MEM=2549.02 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:33:00     49s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3147.3M) ***
[11/25 13:33:00     49s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:49.9 mem=3147.3M)
[11/25 13:33:00     49s] OPTC: user 20.0
[11/25 13:33:00     49s] (I)      Running eGR regular flow
[11/25 13:33:00     49s] Running assign ptn pin
[11/25 13:33:00     49s] Running config msv constraints
[11/25 13:33:00     49s] Running pre-eGR process
[11/25 13:33:00     49s] (I)      Started Early Global Route ( Curr Mem: 2.97 MB )
[11/25 13:33:00     49s] (I)      Initializing eGR engine (regular)
[11/25 13:33:00     49s] Set min layer with nano route mode ( 2 )
[11/25 13:33:00     49s] Set max layer with parameter ( 3 )
[11/25 13:33:00     49s] (I)      clean place blk overflow:
[11/25 13:33:00     49s] (I)      H : enabled 1.00 0
[11/25 13:33:00     49s] (I)      V : enabled 1.00 0
[11/25 13:33:00     49s] (I)      Initializing eGR engine (regular)
[11/25 13:33:00     49s] Set min layer with nano route mode ( 2 )
[11/25 13:33:00     49s] Set max layer with parameter ( 3 )
[11/25 13:33:00     49s] (I)      clean place blk overflow:
[11/25 13:33:00     49s] (I)      H : enabled 1.00 0
[11/25 13:33:00     49s] (I)      V : enabled 1.00 0
[11/25 13:33:00     49s] (I)      Started Early Global Route kernel ( Curr Mem: 2.97 MB )
[11/25 13:33:00     49s] (I)      Running eGR Regular flow
[11/25 13:33:00     49s] (I)      # wire layers (front) : 11
[11/25 13:33:00     49s] (I)      # wire layers (back)  : 0
[11/25 13:33:00     49s] (I)      min wire layer : 1
[11/25 13:33:00     49s] (I)      max wire layer : 10
[11/25 13:33:00     49s] (I)      # cut layers (front) : 10
[11/25 13:33:00     49s] (I)      # cut layers (back)  : 0
[11/25 13:33:00     49s] (I)      min cut layer : 1
[11/25 13:33:00     49s] (I)      max cut layer : 9
[11/25 13:33:00     49s] (I)      ================================ Layers ================================
[11/25 13:33:00     49s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:00     49s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/25 13:33:00     49s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:00     49s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:33:00     49s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:33:00     49s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:33:00     49s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:33:00     49s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:33:00     49s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:33:00     49s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:33:00     49s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:33:00     49s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:33:00     49s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/25 13:33:00     49s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/25 13:33:00     49s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:00     49s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/25 13:33:00     49s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/25 13:33:00     49s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/25 13:33:00     49s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/25 13:33:00     49s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:00     49s] (I)      Started Import and model ( Curr Mem: 2.97 MB )
[11/25 13:33:00     49s] (I)      == Non-default Options ==
[11/25 13:33:00     49s] (I)      Build term to term wires                           : false
[11/25 13:33:00     49s] (I)      Maximum routing layer                              : 3
[11/25 13:33:00     49s] (I)      Top routing layer                                  : 3
[11/25 13:33:00     49s] (I)      Number of threads                                  : 1
[11/25 13:33:00     49s] (I)      Route tie net to shape                             : auto
[11/25 13:33:00     49s] (I)      Method to set GCell size                           : row
[11/25 13:33:00     49s] (I)      Tie hi/lo max distance                             : 10.800000
[11/25 13:33:00     49s] (I)      Counted 316 PG shapes. eGR will not process PG shapes layer by layer.
[11/25 13:33:00     49s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:33:00     49s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:33:00     49s] (I)      ============== Pin Summary ==============
[11/25 13:33:00     49s] (I)      +-------+--------+---------+------------+
[11/25 13:33:00     49s] (I)      | Layer | # pins | % total |      Group |
[11/25 13:33:00     49s] (I)      +-------+--------+---------+------------+
[11/25 13:33:00     49s] (I)      |     1 |   4581 |   98.71 |        Pin |
[11/25 13:33:00     49s] (I)      |     2 |     60 |    1.29 | Pin access |
[11/25 13:33:00     49s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/25 13:33:00     49s] (I)      |     4 |      0 |    0.00 |      Other |
[11/25 13:33:00     49s] (I)      |     5 |      0 |    0.00 |      Other |
[11/25 13:33:00     49s] (I)      |     6 |      0 |    0.00 |      Other |
[11/25 13:33:00     49s] (I)      |     7 |      0 |    0.00 |      Other |
[11/25 13:33:00     49s] (I)      |     8 |      0 |    0.00 |      Other |
[11/25 13:33:00     49s] (I)      |     9 |      0 |    0.00 |      Other |
[11/25 13:33:00     49s] (I)      |    10 |      0 |    0.00 |      Other |
[11/25 13:33:00     49s] (I)      +-------+--------+---------+------------+
[11/25 13:33:00     49s] (I)      Custom ignore net properties:
[11/25 13:33:00     49s] (I)      1 : NotLegal
[11/25 13:33:00     49s] (I)      Default ignore net properties:
[11/25 13:33:00     49s] (I)      1 : Special
[11/25 13:33:00     49s] (I)      2 : Analog
[11/25 13:33:00     49s] (I)      3 : Fixed
[11/25 13:33:00     49s] (I)      4 : Skipped
[11/25 13:33:00     49s] (I)      5 : MixedSignal
[11/25 13:33:00     49s] (I)      Prerouted net properties:
[11/25 13:33:00     49s] (I)      1 : NotLegal
[11/25 13:33:00     49s] (I)      2 : Special
[11/25 13:33:00     49s] (I)      3 : Analog
[11/25 13:33:00     49s] (I)      4 : Fixed
[11/25 13:33:00     49s] (I)      5 : Skipped
[11/25 13:33:00     49s] (I)      6 : MixedSignal
[11/25 13:33:00     49s] [NR-eGR] Early global route reroute all routable nets
[11/25 13:33:00     49s] (I)      Use row-based GCell size
[11/25 13:33:00     49s] (I)      Use row-based GCell align
[11/25 13:33:00     49s] (I)      layer 0 area = 170496
[11/25 13:33:00     49s] (I)      layer 1 area = 170496
[11/25 13:33:00     49s] (I)      layer 2 area = 170496
[11/25 13:33:00     49s] (I)      GCell unit size   : 4320
[11/25 13:33:00     49s] (I)      GCell multiplier  : 1
[11/25 13:33:00     49s] (I)      GCell row height  : 4320
[11/25 13:33:00     49s] (I)      Actual row height : 4320
[11/25 13:33:00     49s] (I)      GCell align ref   : 20160 20160
[11/25 13:33:00     49s] [NR-eGR] Track table information for default rule: 
[11/25 13:33:00     49s] [NR-eGR] M1 has single uniform track structure
[11/25 13:33:00     49s] [NR-eGR] M2 has non-uniform track structure
[11/25 13:33:00     49s] [NR-eGR] M3 has single uniform track structure
[11/25 13:33:00     49s] [NR-eGR] M4 has single uniform track structure
[11/25 13:33:00     49s] [NR-eGR] M5 has single uniform track structure
[11/25 13:33:00     49s] [NR-eGR] M6 has single uniform track structure
[11/25 13:33:00     49s] [NR-eGR] M7 has single uniform track structure
[11/25 13:33:00     49s] [NR-eGR] M8 has single uniform track structure
[11/25 13:33:00     49s] [NR-eGR] M9 has single uniform track structure
[11/25 13:33:00     49s] [NR-eGR] Pad has single uniform track structure
[11/25 13:33:00     49s] (I)      ============== Default via ===============
[11/25 13:33:00     49s] (I)      +---+------------------+-----------------+
[11/25 13:33:00     49s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/25 13:33:00     49s] (I)      +---+------------------+-----------------+
[11/25 13:33:00     49s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/25 13:33:00     49s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/25 13:33:00     49s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/25 13:33:00     49s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/25 13:33:00     49s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/25 13:33:00     49s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/25 13:33:00     49s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/25 13:33:00     49s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/25 13:33:00     49s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/25 13:33:00     49s] (I)      +---+------------------+-----------------+
[11/25 13:33:00     49s] (I)      Design has 0 placement macros with 0 shapes. 
[11/25 13:33:00     49s] [NR-eGR] Read 162 PG shapes
[11/25 13:33:00     49s] [NR-eGR] Read 0 clock shapes
[11/25 13:33:00     49s] [NR-eGR] Read 0 other shapes
[11/25 13:33:00     49s] [NR-eGR] #Routing Blockages  : 0
[11/25 13:33:00     49s] [NR-eGR] #Bump Blockages     : 0
[11/25 13:33:00     49s] [NR-eGR] #Instance Blockages : 60
[11/25 13:33:00     49s] [NR-eGR] #PG Blockages       : 162
[11/25 13:33:00     49s] [NR-eGR] #Halo Blockages     : 0
[11/25 13:33:00     49s] [NR-eGR] #Boundary Blockages : 0
[11/25 13:33:00     49s] [NR-eGR] #Clock Blockages    : 0
[11/25 13:33:00     49s] [NR-eGR] #Other Blockages    : 0
[11/25 13:33:00     49s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/25 13:33:00     49s] [NR-eGR] #prerouted nets         : 0
[11/25 13:33:00     49s] [NR-eGR] #prerouted special nets : 0
[11/25 13:33:00     49s] [NR-eGR] #prerouted wires        : 0
[11/25 13:33:00     49s] [NR-eGR] Read 952 nets ( ignored 0 )
[11/25 13:33:00     49s] (I)        Front-side 952 ( ignored 0 )
[11/25 13:33:00     49s] (I)        Back-side  0 ( ignored 0 )
[11/25 13:33:00     49s] (I)        Both-side  0 ( ignored 0 )
[11/25 13:33:00     49s] (I)      dcls route internal nets
[11/25 13:33:00     49s] (I)      dcls route interface nets
[11/25 13:33:00     49s] (I)      dcls route common nets
[11/25 13:33:00     49s] (I)      dcls route top nets
[11/25 13:33:00     49s] (I)      Reading macro buffers
[11/25 13:33:00     49s] (I)      Number of macro buffers: 0
[11/25 13:33:00     49s] (I)      early_global_route_priority property id does not exist.
[11/25 13:33:00     49s] (I)      Read Num Blocks=222  Num Prerouted Wires=0  Num CS=0
[11/25 13:33:00     49s] (I)      Layer 1 (H) : #blockages 222 : #preroutes 0
[11/25 13:33:00     49s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/25 13:33:00     49s] (I)      Number of ignored nets                =      0
[11/25 13:33:00     49s] (I)      Number of connected nets              =      0
[11/25 13:33:00     49s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/25 13:33:00     49s] (I)      Number of clock nets                  =      0.  Ignored: No
[11/25 13:33:00     49s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/25 13:33:00     49s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/25 13:33:00     49s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/25 13:33:00     49s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/25 13:33:00     49s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/25 13:33:00     49s] (I)      Ndr track 0 does not exist
[11/25 13:33:00     49s] (I)      ---------------------Grid Graph Info--------------------
[11/25 13:33:00     49s] (I)      Routing area        : (0, 0) - (259776, 252288)
[11/25 13:33:00     49s] (I)      Core area           : (20160, 20160) - (239616, 231840)
[11/25 13:33:00     49s] (I)      Site width          :   864  (dbu)
[11/25 13:33:00     49s] (I)      Row height          :  4320  (dbu)
[11/25 13:33:00     49s] (I)      GCell row height    :  4320  (dbu)
[11/25 13:33:00     49s] (I)      GCell width         :  4320  (dbu)
[11/25 13:33:00     49s] (I)      GCell height        :  4320  (dbu)
[11/25 13:33:00     49s] (I)      Grid                :    60    58     3
[11/25 13:33:00     49s] (I)      Layer numbers       :     1     2     3
[11/25 13:33:00     49s] (I)      Layer name         :    M1    M2    M3
[11/25 13:33:00     49s] (I)      Vertical capacity   :     0     0  4320
[11/25 13:33:00     49s] (I)      Horizontal capacity :     0  4320     0
[11/25 13:33:00     49s] (I)      Default wire width  :   288   288   288
[11/25 13:33:00     49s] (I)      Default wire space  :   288   288   288
[11/25 13:33:00     49s] (I)      Default wire pitch  :   576   576   576
[11/25 13:33:00     49s] (I)      Default pitch size  :   576   576   576
[11/25 13:33:00     49s] (I)      First track coord   :   576  2880   576
[11/25 13:33:00     49s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/25 13:33:00     49s] (I)      Total num of tracks :   450   405   450
[11/25 13:33:00     49s] (I)      --------------------------------------------------------
[11/25 13:33:00     49s] 
[11/25 13:33:00     49s] [NR-eGR] ============ Routing rule table ============
[11/25 13:33:00     49s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[11/25 13:33:00     49s] [NR-eGR] ========================================
[11/25 13:33:00     49s] [NR-eGR] 
[11/25 13:33:00     49s] (I)      ==== NDR : (Default) ====
[11/25 13:33:00     49s] (I)      +--------------+--------+
[11/25 13:33:00     49s] (I)      |           ID |      0 |
[11/25 13:33:00     49s] (I)      |      Default |    yes |
[11/25 13:33:00     49s] (I)      |  Clk Special |     no |
[11/25 13:33:00     49s] (I)      | Hard spacing |     no |
[11/25 13:33:00     49s] (I)      |    NDR track | (none) |
[11/25 13:33:00     49s] (I)      |      NDR via | (none) |
[11/25 13:33:00     49s] (I)      |  Extra space |      0 |
[11/25 13:33:00     49s] (I)      |      Shields |      0 |
[11/25 13:33:00     49s] (I)      |   Demand (H) |      1 |
[11/25 13:33:00     49s] (I)      |   Demand (V) |      1 |
[11/25 13:33:00     49s] (I)      |        #Nets |    952 |
[11/25 13:33:00     49s] (I)      +--------------+--------+
[11/25 13:33:00     49s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:33:00     49s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/25 13:33:00     49s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:33:00     49s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:33:00     49s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:33:00     49s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:33:00     49s] (I)      =============== Blocked Tracks ===============
[11/25 13:33:00     49s] (I)      +-------+---------+----------+---------------+
[11/25 13:33:00     49s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/25 13:33:00     49s] (I)      +-------+---------+----------+---------------+
[11/25 13:33:00     49s] (I)      |     1 |       0 |        0 |         0.00% |
[11/25 13:33:00     49s] (I)      |     2 |   24300 |     2611 |        10.74% |
[11/25 13:33:00     49s] (I)      |     3 |   26100 |        0 |         0.00% |
[11/25 13:33:00     49s] (I)      +-------+---------+----------+---------------+
[11/25 13:33:00     49s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2.97 MB )
[11/25 13:33:00     49s] (I)      Reset routing kernel
[11/25 13:33:00     49s] (I)      Started Global Routing ( Curr Mem: 2.97 MB )
[11/25 13:33:00     49s] (I)      totalPins=2382  totalGlobalPin=2151 (90.30%)
[11/25 13:33:00     49s] (I)      ================= Net Group Info =================
[11/25 13:33:00     49s] (I)      +----+----------------+--------------+-----------+
[11/25 13:33:00     49s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/25 13:33:00     49s] (I)      +----+----------------+--------------+-----------+
[11/25 13:33:00     49s] (I)      |  1 |            952 |        M2(2) |     M3(3) |
[11/25 13:33:00     49s] (I)      +----+----------------+--------------+-----------+
[11/25 13:33:00     49s] (I)      total 2D Cap : 47825 = (21725 H, 26100 V)
[11/25 13:33:00     49s] (I)      total 2D Demand : 231 = (231 H, 0 V)
[11/25 13:33:00     49s] (I)      init route region map
[11/25 13:33:00     49s] (I)      #blocked GCells = 0
[11/25 13:33:00     49s] (I)      #regions = 1
[11/25 13:33:00     49s] (I)      init safety region map
[11/25 13:33:00     49s] (I)      #blocked GCells = 0
[11/25 13:33:00     49s] (I)      #regions = 1
[11/25 13:33:00     49s] (I)      Adjusted 0 GCells for pin access
[11/25 13:33:00     49s] [NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[11/25 13:33:00     49s] (I)      
[11/25 13:33:00     49s] (I)      ============  Phase 1a Route ============
[11/25 13:33:00     49s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:00     49s] (I)      
[11/25 13:33:00     49s] (I)      ============  Phase 1b Route ============
[11/25 13:33:00     49s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:00     49s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[11/25 13:33:00     49s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/25 13:33:00     49s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/25 13:33:00     49s] (I)      
[11/25 13:33:00     49s] (I)      ============  Phase 1c Route ============
[11/25 13:33:00     49s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:00     49s] (I)      
[11/25 13:33:00     49s] (I)      ============  Phase 1d Route ============
[11/25 13:33:00     49s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:00     49s] (I)      
[11/25 13:33:00     49s] (I)      ============  Phase 1e Route ============
[11/25 13:33:00     49s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:00     49s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[11/25 13:33:00     49s] (I)      
[11/25 13:33:00     49s] (I)      ============  Phase 1l Route ============
[11/25 13:33:00     49s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/25 13:33:00     49s] (I)      Layer  2:      21381      2055         0        1770       23895    ( 6.90%) 
[11/25 13:33:00     49s] (I)      Layer  3:      25650       754         0           0       25650    ( 0.00%) 
[11/25 13:33:00     49s] (I)      Total:         47031      2809         0        1770       49545    ( 3.45%) 
[11/25 13:33:00     49s] (I)      
[11/25 13:33:00     49s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/25 13:33:00     49s] [NR-eGR]                        OverCon            
[11/25 13:33:00     49s] [NR-eGR]                         #Gcell     %Gcell
[11/25 13:33:00     49s] [NR-eGR]        Layer             (1-0)    OverCon
[11/25 13:33:00     49s] [NR-eGR] ----------------------------------------------
[11/25 13:33:00     49s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/25 13:33:00     49s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/25 13:33:00     49s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/25 13:33:00     49s] [NR-eGR] ----------------------------------------------
[11/25 13:33:00     49s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/25 13:33:00     49s] [NR-eGR] 
[11/25 13:33:00     49s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.97 MB )
[11/25 13:33:00     49s] (I)      Updating congestion map
[11/25 13:33:00     49s] (I)      total 2D Cap : 47881 = (21781 H, 26100 V)
[11/25 13:33:00     49s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/25 13:33:00     49s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 2.97 MB )
[11/25 13:33:00     49s] [NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2.97 MB )
[11/25 13:33:00     49s] (I)      ======================================== Runtime Summary =========================================
[11/25 13:33:00     49s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[11/25 13:33:00     49s] (I)      --------------------------------------------------------------------------------------------------
[11/25 13:33:00     49s] (I)       Early Global Route                             100.00%  80.47 sec  80.51 sec  0.04 sec  0.03 sec 
[11/25 13:33:00     49s] (I)       +-Early Global Route kernel                     89.66%  80.48 sec  80.51 sec  0.04 sec  0.02 sec 
[11/25 13:33:00     49s] (I)       | +-Import and model                            45.36%  80.48 sec  80.50 sec  0.02 sec  0.01 sec 
[11/25 13:33:00     49s] (I)       | | +-Create place DB                            8.45%  80.48 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | +-Import place data                        8.29%  80.48 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Read instances and placement           2.64%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Read nets                              5.12%  80.48 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | +-Create route DB                           27.95%  80.49 sec  80.50 sec  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)       | | | +-Import route data (1T)                  24.14%  80.49 sec  80.50 sec  0.01 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Read blockages ( Layer 2-3 )           2.24%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Read routing blockages               0.01%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Read bump blockages                  0.00%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Read instance blockages              0.73%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Read PG blockages                    0.26%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Read clock blockages                 0.01%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Read other blockages                 0.01%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Read halo blockages                  0.03%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Read boundary cut boxes              0.00%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Read blackboxes                        0.02%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Read prerouted                         2.09%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Read nets                              0.81%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Set up via pillars                     0.32%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Initialize 3D grid graph               0.04%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Model blockage capacity                0.97%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Initialize 3D capacity               0.77%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | +-Read aux data                              0.00%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | +-Others data preparation                    0.00%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | +-Create route kernel                        4.98%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | +-Global Routing                              30.17%  80.50 sec  80.51 sec  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)       | | +-Initialization                             0.70%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | +-Net group 1                               24.72%  80.50 sec  80.51 sec  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)       | | | +-Generate topology                        1.22%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | +-Phase 1a                                 3.13%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Pattern routing (1T)                   1.80%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Add via demand to 2D                   0.43%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | +-Phase 1b                                 0.46%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | +-Phase 1c                                 0.02%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | +-Phase 1d                                 0.02%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | +-Phase 1e                                 1.50%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Route legalization                     0.19%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | | | +-Legalize Blockage Violations         0.05%  80.50 sec  80.50 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | | +-Phase 1l                                15.27%  80.50 sec  80.51 sec  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)       | | | | +-Layer assignment (1T)                 14.84%  80.50 sec  80.51 sec  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)       | +-Export cong map                              2.40%  80.51 sec  80.51 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)       | | +-Export 2D cong map                         1.68%  80.51 sec  80.51 sec  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)      ====================== Summary by functions ======================
[11/25 13:33:00     49s] (I)       Lv  Step                                   %      Real       CPU 
[11/25 13:33:00     49s] (I)      ------------------------------------------------------------------
[11/25 13:33:00     49s] (I)        0  Early Global Route               100.00%  0.04 sec  0.03 sec 
[11/25 13:33:00     49s] (I)        1  Early Global Route kernel         89.66%  0.04 sec  0.02 sec 
[11/25 13:33:00     49s] (I)        2  Import and model                  45.36%  0.02 sec  0.01 sec 
[11/25 13:33:00     49s] (I)        2  Global Routing                    30.17%  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)        2  Export cong map                    2.40%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        3  Create route DB                   27.95%  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)        3  Net group 1                       24.72%  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)        3  Create place DB                    8.45%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        3  Create route kernel                4.98%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        3  Export 2D cong map                 1.68%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        3  Initialization                     0.70%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        4  Import route data (1T)            24.14%  0.01 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        4  Phase 1l                          15.27%  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)        4  Import place data                  8.29%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        4  Phase 1a                           3.13%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        4  Phase 1e                           1.50%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        4  Generate topology                  1.22%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        4  Phase 1b                           0.46%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Layer assignment (1T)             14.84%  0.01 sec  0.01 sec 
[11/25 13:33:00     49s] (I)        5  Read nets                          5.92%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Read instances and placement       2.64%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Read blockages ( Layer 2-3 )       2.24%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Read prerouted                     2.09%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Pattern routing (1T)               1.80%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Model blockage capacity            0.97%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Add via demand to 2D               0.43%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Set up via pillars                 0.32%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Route legalization                 0.19%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Initialize 3D capacity             0.77%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Read instance blockages            0.73%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Read PG blockages                  0.26%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Legalize Blockage Violations       0.05%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] (I)        7  Allocate memory for PG via list    0.05%  0.00 sec  0.00 sec 
[11/25 13:33:00     49s] Running post-eGR process
[11/25 13:33:00     49s] OPERPROF: Starting HotSpotCal at level 1, MEM:3067.3M, EPOCH TIME: 1732559580.972485
[11/25 13:33:00     49s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:00     49s] [hotspot] |            |   max hotspot | total hotspot |
[11/25 13:33:00     49s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:00     49s] [hotspot] | normalized |          0.00 |          0.00 |
[11/25 13:33:00     49s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:00     49s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:33:00     49s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:33:00     49s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.001, MEM:3083.3M, EPOCH TIME: 1732559580.973860
[11/25 13:33:00     49s] [hotspot] Hotspot report including placement blocked areas
[11/25 13:33:00     49s] OPERPROF: Starting HotSpotCal at level 1, MEM:3083.3M, EPOCH TIME: 1732559580.974079
[11/25 13:33:00     49s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:00     49s] [hotspot] |            |   max hotspot | total hotspot |
[11/25 13:33:00     49s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:00     49s] [hotspot] | normalized |          0.00 |          0.00 |
[11/25 13:33:00     49s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:00     49s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:33:00     49s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:33:00     49s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3083.3M, EPOCH TIME: 1732559580.974896
[11/25 13:33:00     49s] Reported timing to dir ./timingReports
[11/25 13:33:00     49s] **optDesign ... cpu = 0:00:06, real = 0:00:19, mem = 2543.9M, totSessionCpu=0:00:50 **
[11/25 13:33:00     49s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3083.3M, EPOCH TIME: 1732559580.981216
[11/25 13:33:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:00     49s] 
[11/25 13:33:00     49s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:00     49s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:00     49s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3083.3M, EPOCH TIME: 1732559580.984179
[11/25 13:33:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:01     50s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[11/25 13:33:01     50s] Begin: Collecting metrics
[11/25 13:33:01     50s] **INFO: Starting Blocking QThread with 1 CPU
[11/25 13:33:01     50s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/25 13:33:01      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.5M
[11/25 13:33:01      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2542.6M, current mem=1925.1M)
[11/25 13:33:01      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1937.5M, current mem=1932.9M)
[11/25 13:33:01      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.5M
[11/25 13:33:01      0s] 
[11/25 13:33:01      0s] =============================================================================================
[11/25 13:33:01      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.12-s091_1
[11/25 13:33:01      0s] =============================================================================================
[11/25 13:33:01      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:01      0s] ---------------------------------------------------------------------------------------------
[11/25 13:33:01      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:33:01      0s] ---------------------------------------------------------------------------------------------
[11/25 13:33:01      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:33:01      0s] ---------------------------------------------------------------------------------------------

[11/25 13:33:01     50s]  
_______________________________________________________________________
[11/25 13:33:01     50s]  ----------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:01     50s] | Snapshot              | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/25 13:33:01     50s] |                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/25 13:33:01     50s] |-----------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[11/25 13:33:01     50s] | initial_summary       |           |          |           |          |       59.62 |            |              | 0:00:01  |        3081 |    0 |   0 |
[11/25 13:33:01     50s] | wns_fixing            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
[11/25 13:33:01     50s] | tns_fixing            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
[11/25 13:33:01     50s] | area_reclaiming       |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3080 |      |     |
[11/25 13:33:01     50s] | global_route          |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3066 |      |     |
[11/25 13:33:01     50s] | route_type_refinement |           |          |           |          |             |            |              | 0:00:00  |        3066 |      |     |
[11/25 13:33:01     50s] | wns_eco_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3142 |      |     |
[11/25 13:33:01     50s] | final_summary         |           |    0.000 |           |        0 |       59.62 |       0.00 |         0.00 | 0:00:01  |        3083 |    0 |   0 |
[11/25 13:33:01     50s]  ----------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:01     50s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2544.1M, current mem=2544.1M)

[11/25 13:33:01     50s] End: Collecting metrics
[11/25 13:33:01     50s] **optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2544.1M, totSessionCpu=0:00:50 **
[11/25 13:33:01     50s] 
[11/25 13:33:01     50s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:01     50s] Deleting Lib Analyzer.
[11/25 13:33:01     50s] 
[11/25 13:33:01     50s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:01     50s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/25 13:33:01     50s] Type 'man IMPOPT-3195' for more detail.
[11/25 13:33:01     50s] *** Finished optDesign ***
[11/25 13:33:01     50s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:33:01     50s] UM:*                                                                   final
[11/25 13:33:01     50s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:33:01     50s] UM:*                                                                   opt_design_incr_postcts
[11/25 13:33:06     50s] Info: final physical memory for 2 CRR processes is 864.64MB.
[11/25 13:33:07     50s] Info: Summary of CRR changes:
[11/25 13:33:07     50s]       - Timing transform commits:       0
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:07.2 real=0:00:40.3)
[11/25 13:33:07     50s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/25 13:33:07     50s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[11/25 13:33:07     50s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.3 real=0:00:00.4)
[11/25 13:33:07     50s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.3 real=0:00:01.4)
[11/25 13:33:07     50s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:33:07     50s] Info: Destroy the CCOpt slew target map.
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:33:07     50s] Severity  ID               Count  Summary                                  
[11/25 13:33:07     50s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/25 13:33:07     50s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/25 13:33:07     50s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[11/25 13:33:07     50s] WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
[11/25 13:33:07     50s] WARNING   IMPPSP-1321          4  Removed %d out of boundary tracks from l...
[11/25 13:33:07     50s] *** Message Summary: 350 warning(s), 0 error(s)
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] clean pInstBBox. size 0
[11/25 13:33:07     50s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:33:07     50s] *** optDesign #1 [finish] () : cpu/real = 0:00:06.0/0:00:25.8 (0.2), totSession cpu/real = 0:00:50.4/0:09:27.7 (0.1), mem = 3083.5M
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] =============================================================================================
[11/25 13:33:07     50s]  Final TAT Report : optDesign #1                                                23.12-s091_1
[11/25 13:33:07     50s] =============================================================================================
[11/25 13:33:07     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:07     50s] ---------------------------------------------------------------------------------------------
[11/25 13:33:07     50s] [ InitOpt                ]      1   0:00:14.1  (  54.7 % )     0:00:14.8 /  0:00:01.5    0.1
[11/25 13:33:07     50s] [ WnsOpt                 ]      2   0:00:00.8  (   3.2 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:33:07     50s] [ TnsOpt                 ]      1   0:00:00.8  (   3.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:33:07     50s] [ AreaOpt                ]      1   0:00:00.2  (   0.8 % )     0:00:00.3 /  0:00:00.3    0.9
[11/25 13:33:07     50s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[11/25 13:33:07     50s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:00.6    0.6
[11/25 13:33:07     50s] [ MetricReport           ]      8   0:00:01.2  (   4.7 % )     0:00:01.2 /  0:00:00.9    0.7
[11/25 13:33:07     50s] [ DrvReport              ]      2   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.1    0.1
[11/25 13:33:07     50s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:07     50s] [ SlackTraversorInit     ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:33:07     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:07     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:33:07     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:07     50s] [ RefinePlace            ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:33:07     50s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:07     50s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.7
[11/25 13:33:07     50s] [ ExtractRC              ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[11/25 13:33:07     50s] [ UpdateTimingGraph      ]      6   0:00:00.8  (   2.9 % )     0:00:01.6 /  0:00:01.5    1.0
[11/25 13:33:07     50s] [ FullDelayCalc          ]      4   0:00:00.7  (   2.7 % )     0:00:00.7 /  0:00:00.7    0.9
[11/25 13:33:07     50s] [ TimingUpdate           ]     23   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.9
[11/25 13:33:07     50s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[11/25 13:33:07     50s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:07     50s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:07     50s] [ MISC                   ]          0:00:06.1  (  23.7 % )     0:00:06.1 /  0:00:00.4    0.1
[11/25 13:33:07     50s] ---------------------------------------------------------------------------------------------
[11/25 13:33:07     50s]  optDesign #1 TOTAL                 0:00:25.8  ( 100.0 % )     0:00:25.8 /  0:00:06.0    0.2
[11/25 13:33:07     50s] ---------------------------------------------------------------------------------------------
[11/25 13:33:07     50s] <CMD> optDesign -postCTS -hold
[11/25 13:33:07     50s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2513.5M, totSessionCpu=0:00:50 **
[11/25 13:33:07     50s] **WARN: (IMPOPT-576):	340 nets have unplaced terms. 
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] Active Setup views: default_setup_view 
[11/25 13:33:07     50s] *** optDesign #2 [begin] () : totSession cpu/real = 0:00:50.4/0:09:27.7 (0.1), mem = 3058.5M
[11/25 13:33:07     50s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:33:07     50s] GigaOpt running with 1 threads.
[11/25 13:33:07     50s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:50.4/0:09:27.7 (0.1), mem = 3058.5M
[11/25 13:33:07     50s] **INFO: User settings:
[11/25 13:33:07     50s] setDesignMode -topRoutingLayer                                 M3
[11/25 13:33:07     50s] setExtractRCMode -engine                                       preRoute
[11/25 13:33:07     50s] setDelayCalMode -enable_high_fanout                            true
[11/25 13:33:07     50s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[11/25 13:33:07     50s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/25 13:33:07     50s] setDelayCalMode -engine                                        aae
[11/25 13:33:07     50s] setDelayCalMode -ignoreNetLoad                                 false
[11/25 13:33:07     50s] setDelayCalMode -socv_accuracy_mode                            low
[11/25 13:33:07     50s] setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
[11/25 13:33:07     50s] setOptMode -opt_all_end_points                                 true
[11/25 13:33:07     50s] setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
[11/25 13:33:07     50s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
[11/25 13:33:07     50s] setOptMode -opt_consider_routing_congestion                    true
[11/25 13:33:07     50s] setOptMode -opt_drv_margin                                     0
[11/25 13:33:07     50s] setOptMode -opt_drv                                            true
[11/25 13:33:07     50s] setOptMode -opt_fix_fanout_load                                true
[11/25 13:33:07     50s] setOptMode -opt_hold_allow_setup_tns_degradation               false
[11/25 13:33:07     50s] setOptMode -opt_post_route_fix_si_transitions                  true
[11/25 13:33:07     50s] setOptMode -opt_resize_flip_flops                              true
[11/25 13:33:07     50s] setOptMode -opt_preserve_all_sequential                        false
[11/25 13:33:07     50s] setOptMode -opt_setup_target_slack                             0
[11/25 13:33:07     50s] setOptMode -opt_skew                                           false
[11/25 13:33:07     50s] setPlaceMode -place_global_cong_effort                         high
[11/25 13:33:07     50s] setPlaceMode -place_global_reorder_scan                        false
[11/25 13:33:07     50s] setPlaceMode -place_global_timing_effort                       high
[11/25 13:33:07     50s] setAnalysisMode -analysisType                                  single
[11/25 13:33:07     50s] setAnalysisMode -checkType                                     setup
[11/25 13:33:07     50s] setAnalysisMode -clkSrcPath                                    true
[11/25 13:33:07     50s] setAnalysisMode -clockPropagation                              sdcControl
[11/25 13:33:07     50s] setRouteMode -earlyGlobalMaxRouteLayer                         3
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] Need call spDPlaceInit before registerPrioInstLoc.
[11/25 13:33:07     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:3058.5M, EPOCH TIME: 1732559587.705511
[11/25 13:33:07     50s] Processing tracks to init pin-track alignment.
[11/25 13:33:07     50s] z: 1, totalTracks: 1
[11/25 13:33:07     50s] z: 3, totalTracks: 1
[11/25 13:33:07     50s] z: 5, totalTracks: 1
[11/25 13:33:07     50s] z: 7, totalTracks: 1
[11/25 13:33:07     50s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:07     50s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3058.5M, EPOCH TIME: 1732559587.710535
[11/25 13:33:07     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:07     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:07     50s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:07     50s] OPERPROF:     Starting CMU at level 3, MEM:3058.5M, EPOCH TIME: 1732559587.713941
[11/25 13:33:07     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3058.5M, EPOCH TIME: 1732559587.714172
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:33:07     50s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.004, MEM:3058.5M, EPOCH TIME: 1732559587.714458
[11/25 13:33:07     50s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3058.5M, EPOCH TIME: 1732559587.714783
[11/25 13:33:07     50s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3058.5M, EPOCH TIME: 1732559587.714888
[11/25 13:33:07     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3058.5MB).
[11/25 13:33:07     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3058.5M, EPOCH TIME: 1732559587.715777
[11/25 13:33:07     50s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3058.5M, EPOCH TIME: 1732559587.715815
[11/25 13:33:07     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:07     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:07     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:07     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:07     50s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3058.5M, EPOCH TIME: 1732559587.719083
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:07     50s] Summary for sequential cells identification: 
[11/25 13:33:07     50s]   Identified SBFF number: 17
[11/25 13:33:07     50s]   Identified MBFF number: 0
[11/25 13:33:07     50s]   Identified SB Latch number: 6
[11/25 13:33:07     50s]   Identified MB Latch number: 0
[11/25 13:33:07     50s]   Not identified SBFF number: 0
[11/25 13:33:07     50s]   Not identified MBFF number: 0
[11/25 13:33:07     50s]   Not identified SB Latch number: 0
[11/25 13:33:07     50s]   Not identified MB Latch number: 0
[11/25 13:33:07     50s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:07     50s]  Visiting view : default_setup_view
[11/25 13:33:07     50s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:07     50s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:07     50s]  Visiting view : default_hold_view
[11/25 13:33:07     50s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:07     50s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:07     50s] TLC MultiMap info (StdDelay):
[11/25 13:33:07     50s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:07     50s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:07     50s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:07     50s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:07     50s]  Setting StdDelay to: 4.2ps
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] Creating Lib Analyzer ...
[11/25 13:33:07     50s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:33:07     50s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:33:07     50s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:33:07     50s] 
[11/25 13:33:07     50s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:07     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.7 mem=3066.5M
[11/25 13:33:07     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.7 mem=3066.5M
[11/25 13:33:07     50s] Creating Lib Analyzer, finished. 
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:07     50s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:07     50s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/25 13:33:07     50s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:33:07     50s] *** Timing Optimization ... ***
[11/25 13:33:07     50s] **INFO: Using Advanced Metric Collection system.
[11/25 13:33:07     50s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2518.3M, totSessionCpu=0:00:51 **
[11/25 13:33:07     50s] #optDebug: { P: 90 W: 1195 FE: standard PE: none LDR: 1}
[11/25 13:33:07     50s] *** optDesign -postCTS ***
[11/25 13:33:07     50s] DRC Margin: user margin 0.0
[11/25 13:33:07     50s] Hold Target Slack: user slack 0
[11/25 13:33:07     50s] Setup Target Slack: user slack 0;
[11/25 13:33:08     50s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3064.5M, EPOCH TIME: 1732559588.001273
[11/25 13:33:08     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:08     50s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:08     50s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3064.5M, EPOCH TIME: 1732559588.004096
[11/25 13:33:08     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:08     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:08     50s] Deleting Lib Analyzer.
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:08     50s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:08     50s] Summary for sequential cells identification: 
[11/25 13:33:08     50s]   Identified SBFF number: 17
[11/25 13:33:08     50s]   Identified MBFF number: 0
[11/25 13:33:08     50s]   Identified SB Latch number: 6
[11/25 13:33:08     50s]   Identified MB Latch number: 0
[11/25 13:33:08     50s]   Not identified SBFF number: 0
[11/25 13:33:08     50s]   Not identified MBFF number: 0
[11/25 13:33:08     50s]   Not identified SB Latch number: 0
[11/25 13:33:08     50s]   Not identified MB Latch number: 0
[11/25 13:33:08     50s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:08     50s]  Visiting view : default_setup_view
[11/25 13:33:08     50s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:08     50s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:08     50s]  Visiting view : default_hold_view
[11/25 13:33:08     50s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:08     50s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:08     50s] TLC MultiMap info (StdDelay):
[11/25 13:33:08     50s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:08     50s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:08     50s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:08     50s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:08     50s]  Setting StdDelay to: 4.2ps
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:08     50s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3064.5M, EPOCH TIME: 1732559588.021306
[11/25 13:33:08     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     50s] Cell dist_sort LLGs are deleted
[11/25 13:33:08     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     50s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3058.5M, EPOCH TIME: 1732559588.021785
[11/25 13:33:08     50s] Start to check current routing status for nets...
[11/25 13:33:08     50s] All nets are already routed correctly.
[11/25 13:33:08     50s] End to check current routing status for nets (mem=3058.5M)
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] Creating Lib Analyzer ...
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:08     50s] Summary for sequential cells identification: 
[11/25 13:33:08     50s]   Identified SBFF number: 17
[11/25 13:33:08     50s]   Identified MBFF number: 0
[11/25 13:33:08     50s]   Identified SB Latch number: 6
[11/25 13:33:08     50s]   Identified MB Latch number: 0
[11/25 13:33:08     50s]   Not identified SBFF number: 0
[11/25 13:33:08     50s]   Not identified MBFF number: 0
[11/25 13:33:08     50s]   Not identified SB Latch number: 0
[11/25 13:33:08     50s]   Not identified MB Latch number: 0
[11/25 13:33:08     50s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:08     50s]  Visiting view : default_setup_view
[11/25 13:33:08     50s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:08     50s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:08     50s]  Visiting view : default_hold_view
[11/25 13:33:08     50s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:08     50s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:08     50s] TLC MultiMap info (StdDelay):
[11/25 13:33:08     50s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:08     50s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:08     50s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:08     50s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:08     50s]  Setting StdDelay to: 4.2ps
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:08     50s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:33:08     50s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:33:08     50s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:33:08     50s] 
[11/25 13:33:08     50s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:08     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.9 mem=3066.5M
[11/25 13:33:08     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.0 mem=3066.5M
[11/25 13:33:08     50s] Creating Lib Analyzer, finished. 
[11/25 13:33:08     50s] #optDebug: Start CG creation (mem=3095.6M)
[11/25 13:33:08     50s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:33:08     51s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:33:08     51s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:33:08     51s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:33:08     51s] ToF 136.7452um
[11/25 13:33:08     51s] (cpu=0:00:00.3, mem=3145.6M)
[11/25 13:33:08     51s]  ...processing cgPrt (cpu=0:00:00.3, mem=3145.6M)
[11/25 13:33:08     51s]  ...processing cgEgp (cpu=0:00:00.3, mem=3145.6M)
[11/25 13:33:08     51s]  ...processing cgPbk (cpu=0:00:00.3, mem=3145.6M)
[11/25 13:33:08     51s]  ...processing cgNrb(cpu=0:00:00.3, mem=3145.6M)
[11/25 13:33:08     51s]  ...processing cgObs (cpu=0:00:00.3, mem=3145.6M)
[11/25 13:33:08     51s]  ...processing cgCon (cpu=0:00:00.3, mem=3145.6M)
[11/25 13:33:08     51s]  ...processing cgPdm (cpu=0:00:00.3, mem=3145.6M)
[11/25 13:33:08     51s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=3145.6M)
[11/25 13:33:08     51s] Compute RC Scale Done ...
[11/25 13:33:08     51s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:51.2/0:09:28.6 (0.1), mem = 3145.6M
[11/25 13:33:08     51s] 
[11/25 13:33:08     51s] =============================================================================================
[11/25 13:33:08     51s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.12-s091_1
[11/25 13:33:08     51s] =============================================================================================
[11/25 13:33:08     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:08     51s] ---------------------------------------------------------------------------------------------
[11/25 13:33:08     51s] [ CellServerInit         ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:33:08     51s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  57.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:33:08     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:08     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.1
[11/25 13:33:08     51s] [ ChannelGraphInit       ]      1   0:00:00.2  (  28.9 % )     0:00:00.2 /  0:00:00.3    1.1
[11/25 13:33:08     51s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:08     51s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    2.0
[11/25 13:33:08     51s] [ MISC                   ]          0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.0    0.3
[11/25 13:33:08     51s] ---------------------------------------------------------------------------------------------
[11/25 13:33:08     51s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:33:08     51s] ---------------------------------------------------------------------------------------------
[11/25 13:33:08     51s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/25 13:33:08     51s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:51.2 mem=3145.6M
[11/25 13:33:08     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:3145.6M, EPOCH TIME: 1732559588.532832
[11/25 13:33:08     51s] Processing tracks to init pin-track alignment.
[11/25 13:33:08     51s] z: 1, totalTracks: 1
[11/25 13:33:08     51s] z: 3, totalTracks: 1
[11/25 13:33:08     51s] z: 5, totalTracks: 1
[11/25 13:33:08     51s] z: 7, totalTracks: 1
[11/25 13:33:08     51s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:08     51s] Cell dist_sort LLGs are deleted
[11/25 13:33:08     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     51s] # Building dist_sort llgBox search-tree.
[11/25 13:33:08     51s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3145.6M, EPOCH TIME: 1732559588.536313
[11/25 13:33:08     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     51s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3145.6M, EPOCH TIME: 1732559588.536451
[11/25 13:33:08     51s] Max number of tech site patterns supported in site array is 256.
[11/25 13:33:08     51s] Core basic site is coreSite
[11/25 13:33:08     51s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:33:08     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:33:08     51s] Fast DP-INIT is on for default
[11/25 13:33:08     51s] Keep-away cache is enable on metals: 1-10
[11/25 13:33:08     51s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:33:08     51s] Atter site array init, number of instance map data is 0.
[11/25 13:33:08     51s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.002, REAL:0.004, MEM:3145.6M, EPOCH TIME: 1732559588.540012
[11/25 13:33:08     51s] 
[11/25 13:33:08     51s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:08     51s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:08     51s] 
[11/25 13:33:08     51s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:33:08     51s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.005, MEM:3145.6M, EPOCH TIME: 1732559588.541400
[11/25 13:33:08     51s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3145.6M, EPOCH TIME: 1732559588.541871
[11/25 13:33:08     51s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3145.6M, EPOCH TIME: 1732559588.541978
[11/25 13:33:08     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3145.6MB).
[11/25 13:33:08     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.009, MEM:3145.6M, EPOCH TIME: 1732559588.542193
[11/25 13:33:08     51s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:51.2 mem=3145.6M
[11/25 13:33:08     51s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3145.6M, EPOCH TIME: 1732559588.543865
[11/25 13:33:08     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:08     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:08     51s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.004, MEM:3085.6M, EPOCH TIME: 1732559588.547585
[11/25 13:33:08     51s] GigaOpt Hold Optimizer is used
[11/25 13:33:08     51s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[11/25 13:33:08     51s] Deleting Lib Analyzer.
[11/25 13:33:08     51s] End AAE Lib Interpolated Model. (MEM=3085.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:08     51s] 
[11/25 13:33:08     51s] Creating Lib Analyzer ...
[11/25 13:33:08     51s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:33:08     51s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:33:08     51s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:33:08     51s] 
[11/25 13:33:08     51s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:08     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.5 mem=3085.6M
[11/25 13:33:08     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.5 mem=3085.6M
[11/25 13:33:08     51s] Creating Lib Analyzer, finished. 
[11/25 13:33:08     51s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:51.5 mem=3085.6M ***
[11/25 13:33:08     51s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:51.5/0:09:28.8 (0.1), mem = 3085.6M
[11/25 13:33:08     51s] Saving timing graph ...
[11/25 13:33:08     51s] TG backup dir: /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/opt_timing_graph_zzu5hg
[11/25 13:33:08     51s] Disk Usage:
[11/25 13:33:08     51s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/25 13:33:08     51s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5557457920 1734349824  77% /home
[11/25 13:33:09     51s] Done save timing graph
[11/25 13:33:09     51s] Disk Usage:
[11/25 13:33:09     51s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/25 13:33:09     51s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5557459968 1734347776  77% /home
[11/25 13:33:09     51s] 
[11/25 13:33:09     51s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:09     51s] Deleting Lib Analyzer.
[11/25 13:33:09     51s] 
[11/25 13:33:09     51s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:09     51s] Starting delay calculation for Hold views
[11/25 13:33:09     51s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:33:09     51s] #################################################################################
[11/25 13:33:09     51s] # Design Stage: PreRoute
[11/25 13:33:09     51s] # Design Name: dist_sort
[11/25 13:33:09     51s] # Design Mode: 90nm
[11/25 13:33:09     51s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:33:09     51s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:33:09     51s] # Signoff Settings: SI Off 
[11/25 13:33:09     51s] #################################################################################
[11/25 13:33:09     51s] Calculate delays in Single mode...
[11/25 13:33:09     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 3106.6M, InitMEM = 3106.6M)
[11/25 13:33:09     51s] Start delay calculation (fullDC) (1 T). (MEM=2579.02)
[11/25 13:33:09     51s] End AAE Lib Interpolated Model. (MEM=3118.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:09     52s] Total number of fetched objects 2129
[11/25 13:33:09     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:09     52s] End delay calculation. (MEM=2588.36 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:33:09     52s] End delay calculation (fullDC). (MEM=2588.36 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:33:09     52s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3140.3M) ***
[11/25 13:33:09     52s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:52.2 mem=3140.3M)
[11/25 13:33:09     52s] 
[11/25 13:33:09     52s] Active hold views:
[11/25 13:33:09     52s]  default_hold_view
[11/25 13:33:09     52s]   Dominating endpoints: 0
[11/25 13:33:09     52s]   Dominating TNS: -0.000
[11/25 13:33:09     52s] 
[11/25 13:33:09     52s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:52.2 mem=3156.3M ***
[11/25 13:33:09     52s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:52.2 mem=3156.3M ***
[11/25 13:33:09     52s] Restoring timing graph ...
[11/25 13:33:10     52s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/25 13:33:10     52s] Done restore timing graph
[11/25 13:33:10     52s] Done building cte setup timing graph (fixHold) cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:00:52.7 mem=3173.4M ***
[11/25 13:33:10     52s] *info: category slack lower bound [L 0.0] default
[11/25 13:33:10     52s] --------------------------------------------------- 
[11/25 13:33:10     52s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/25 13:33:10     52s] --------------------------------------------------- 
[11/25 13:33:10     52s]          WNS    reg2regWNS
[11/25 13:33:10     52s]  -922337203685477.625 ns   -922337203685477.625 ns
[11/25 13:33:10     52s] --------------------------------------------------- 
[11/25 13:33:10     52s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:33:10     52s] 
[11/25 13:33:10     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:10     52s] Summary for sequential cells identification: 
[11/25 13:33:10     52s]   Identified SBFF number: 17
[11/25 13:33:10     52s]   Identified MBFF number: 0
[11/25 13:33:10     52s]   Identified SB Latch number: 6
[11/25 13:33:10     52s]   Identified MB Latch number: 0
[11/25 13:33:10     52s]   Not identified SBFF number: 0
[11/25 13:33:10     52s]   Not identified MBFF number: 0
[11/25 13:33:10     52s]   Not identified SB Latch number: 0
[11/25 13:33:10     52s]   Not identified MB Latch number: 0
[11/25 13:33:10     52s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:10     52s]  Visiting view : default_setup_view
[11/25 13:33:10     52s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:10     52s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:10     52s]  Visiting view : default_hold_view
[11/25 13:33:10     52s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:10     52s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:10     52s] TLC MultiMap info (StdDelay):
[11/25 13:33:10     52s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:10     52s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:10     52s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:10     52s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:10     52s]  Setting StdDelay to: 4.2ps
[11/25 13:33:10     52s] 
[11/25 13:33:10     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:10     52s] 
[11/25 13:33:10     52s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:10     52s] 
[11/25 13:33:10     52s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:10     52s] 
[11/25 13:33:10     52s] Creating Lib Analyzer ...
[11/25 13:33:10     52s] 
[11/25 13:33:10     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:10     52s] Summary for sequential cells identification: 
[11/25 13:33:10     52s]   Identified SBFF number: 17
[11/25 13:33:10     52s]   Identified MBFF number: 0
[11/25 13:33:10     52s]   Identified SB Latch number: 6
[11/25 13:33:10     52s]   Identified MB Latch number: 0
[11/25 13:33:10     52s]   Not identified SBFF number: 0
[11/25 13:33:10     52s]   Not identified MBFF number: 0
[11/25 13:33:10     52s]   Not identified SB Latch number: 0
[11/25 13:33:10     52s]   Not identified MB Latch number: 0
[11/25 13:33:10     52s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:10     52s]  Visiting view : default_setup_view
[11/25 13:33:10     52s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:10     52s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:10     52s]  Visiting view : default_hold_view
[11/25 13:33:10     52s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:10     52s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:10     52s] TLC MultiMap info (StdDelay):
[11/25 13:33:10     52s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:10     52s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:10     52s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:10     52s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:10     52s]  Setting StdDelay to: 4.2ps
[11/25 13:33:10     52s] 
[11/25 13:33:10     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:10     52s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:33:10     52s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:33:10     52s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:33:10     52s] 
[11/25 13:33:10     52s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:10     53s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:53.1 mem=3177.3M
[11/25 13:33:10     53s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:53.1 mem=3177.3M
[11/25 13:33:10     53s] Creating Lib Analyzer, finished. 
[11/25 13:33:10     53s] 
[11/25 13:33:10     53s] *Info: minBufDelay = 7.9 ps, libStdDelay = 4.2 ps, minBufSize = 14929920 (4.0)
[11/25 13:33:10     53s] *Info: worst delay setup view: default_setup_view
[11/25 13:33:10     53s] Footprint list for hold buffering (delay unit: ps)
[11/25 13:33:10     53s] =================================================================
[11/25 13:33:10     53s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/25 13:33:10     53s] ------------------------------------------------------------------
[11/25 13:33:10     53s] *Info:        7.9       1.00     59.52    4.0  54.19 HB1xp67_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:        9.0       1.00     26.45    5.0  18.07 BUFx2_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       13.9       1.79     59.52    5.0  54.78 HB2xp67_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       11.2       1.00     13.23    6.0  12.02 BUFx3_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       33.0       1.00     66.14    6.0  55.77 HB3xp67_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       14.3       1.00     13.23    7.0   9.12 BUFx4_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       42.0       1.26     79.36    7.0  56.84 HB4xp67_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       13.7       1.00     13.23    8.0   7.30 BUFx5_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       10.4       1.00      6.61    8.0   9.05 BUFx4f_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:        9.8       1.11      6.61   10.0   6.04 BUFx6f_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       14.8       1.00      6.61   12.0   4.58 BUFx8_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       12.7       1.06      0.00   14.0   3.68 BUFx10_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       14.9       1.04      0.00   16.0   3.06 BUFx12_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       11.2       1.05     13.23   18.0   3.05 BUFx12f_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] *Info:       15.4       1.02      0.00   30.0   1.59 BUFx24_ASAP7_75t_R (A,Y)
[11/25 13:33:10     53s] =================================================================
[11/25 13:33:10     53s] Hold Timer stdDelay =  4.2ps
[11/25 13:33:10     53s]  Visiting view : default_hold_view
[11/25 13:33:10     53s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:10     53s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:10     53s] Hold Timer stdDelay =  4.2ps (default_hold_view)
[11/25 13:33:10     53s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3177.3M, EPOCH TIME: 1732559590.565546
[11/25 13:33:10     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:10     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:10     53s] 
[11/25 13:33:10     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:10     53s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:10     53s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.004, MEM:3177.3M, EPOCH TIME: 1732559590.569292
[11/25 13:33:10     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:10     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:10     53s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[11/25 13:33:10     53s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2595.9M, totSessionCpu=0:00:53 **
[11/25 13:33:10     53s] Begin: Collecting metrics
[11/25 13:33:10     53s] 
 --------------------------------------------------------------------- 
| Snapshot        | Density (%) | Resource               | DRVs       |
|                 |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------------+----------+-------------+------+-----|
| initial_summary |       59.62 | 0:00:02  |        3096 |    0 |   0 |
 --------------------------------------------------------------------- 
[11/25 13:33:10     53s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2686.6M, current mem=2595.9M)

[11/25 13:33:10     53s] End: Collecting metrics
[11/25 13:33:10     53s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.8/0:00:01.9 (0.9), totSession cpu/real = 0:00:53.3/0:09:30.7 (0.1), mem = 3096.3M
[11/25 13:33:10     53s] 
[11/25 13:33:10     53s] =============================================================================================
[11/25 13:33:10     53s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.12-s091_1
[11/25 13:33:10     53s] =============================================================================================
[11/25 13:33:10     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:10     53s] ---------------------------------------------------------------------------------------------
[11/25 13:33:10     53s] [ ViewPruning            ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:33:10     53s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.6
[11/25 13:33:10     53s] [ MetricReport           ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:33:10     53s] [ DrvReport              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:33:10     53s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:33:10     53s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:10     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ UpdateTimingGraph      ]      5   0:00:00.3  (  13.7 % )     0:00:00.4 /  0:00:00.4    1.0
[11/25 13:33:10     53s] [ FullDelayCalc          ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:33:10     53s] [ TimingUpdate           ]     11   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:33:10     53s] [ TimingReport           ]      2   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/25 13:33:10     53s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ SaveTimingGraph        ]      1   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:33:10     53s] [ RestoreTimingGraph     ]      1   0:00:00.2  (  10.4 % )     0:00:00.2 /  0:00:00.2    1.1
[11/25 13:33:10     53s] [ MISC                   ]          0:00:00.5  (  27.9 % )     0:00:00.5 /  0:00:00.4    0.8
[11/25 13:33:10     53s] ---------------------------------------------------------------------------------------------
[11/25 13:33:10     53s]  BuildHoldData #1 TOTAL             0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.8    0.9
[11/25 13:33:10     53s] ---------------------------------------------------------------------------------------------
[11/25 13:33:10     53s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:53.3/0:09:30.7 (0.1), mem = 3096.3M
[11/25 13:33:10     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.15
[11/25 13:33:10     53s] 
[11/25 13:33:10     53s] Active Setup views: default_setup_view 
[11/25 13:33:10     53s] HoldSingleBuffer minRootGain=3
[11/25 13:33:10     53s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4320 dbu)
[11/25 13:33:10     53s] HoldSingleBuffer minRootGain=3
[11/25 13:33:10     53s] HoldSingleBuffer minRootGain=3
[11/25 13:33:10     53s] HoldSingleBuffer minRootGain=3
[11/25 13:33:10     53s] *info: Run optDesign holdfix with 1 thread.
[11/25 13:33:10     53s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:33:10     53s] --------------------------------------------------- 
[11/25 13:33:10     53s]    Hold Timing Summary  - Initial 
[11/25 13:33:10     53s] --------------------------------------------------- 
[11/25 13:33:10     53s]  Target slack:       0.0000 ns
[11/25 13:33:10     53s]  View: default_hold_view 
[11/25 13:33:10     53s]    WNS:          inf
[11/25 13:33:10     53s]    TNS:       0.0000
[11/25 13:33:10     53s]    VP :            0
[11/25 13:33:10     53s]    Worst hold path end point: [NULL] 
[11/25 13:33:10     53s] --------------------------------------------------- 
[11/25 13:33:10     53s] *** Hold timing is met. Hold fixing is not needed 
[11/25 13:33:10     53s] **INFO: total 0 insts, 0 nets marked don't touch
[11/25 13:33:10     53s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/25 13:33:10     53s] **INFO: total 0 insts, 0 nets unmarked don't touch
[11/25 13:33:10     53s]    Hold Timing Snapshot:
[11/25 13:33:10     53s]              All PG WNS: 0.000
[11/25 13:33:10     53s]              All PG TNS: 0.000
[11/25 13:33:10     53s] Begin: Collecting metrics
[11/25 13:33:10     53s] 
 --------------------------------------------------------------------- 
| Snapshot        | Density (%) | Resource               | DRVs       |
|                 |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------------+----------+-------------+------+-----|
| initial_summary |       59.62 | 0:00:02  |        3096 |    0 |   0 |
| hold_fixing     |             | 0:00:00  |        3156 |      |     |
 --------------------------------------------------------------------- 
[11/25 13:33:10     53s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2597.8M, current mem=2597.8M)

[11/25 13:33:10     53s] End: Collecting metrics
[11/25 13:33:10     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.15
[11/25 13:33:10     53s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:53.5/0:09:31.0 (0.1), mem = 3156.4M
[11/25 13:33:10     53s] 
[11/25 13:33:10     53s] =============================================================================================
[11/25 13:33:10     53s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.12-s091_1
[11/25 13:33:10     53s] =============================================================================================
[11/25 13:33:10     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:10     53s] ---------------------------------------------------------------------------------------------
[11/25 13:33:10     53s] [ MetricReport           ]      1   0:00:00.1  (  45.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:33:10     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:10     53s] [ MISC                   ]          0:00:00.1  (  54.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:33:10     53s] ---------------------------------------------------------------------------------------------
[11/25 13:33:10     53s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:10     53s] ---------------------------------------------------------------------------------------------
[11/25 13:33:10     53s] 
[11/25 13:33:10     53s] Active setup views:
[11/25 13:33:10     53s]  default_setup_view
[11/25 13:33:10     53s]   Dominating endpoints: 0
[11/25 13:33:10     53s]   Dominating TNS: -0.000
[11/25 13:33:10     53s] 
[11/25 13:33:10     53s] OPTC: user 20.0
[11/25 13:33:10     53s] OPTC: user 20.0
[11/25 13:33:10     53s] (I)      Running eGR regular flow
[11/25 13:33:10     53s] Running assign ptn pin
[11/25 13:33:10     53s] Running config msv constraints
[11/25 13:33:10     53s] Running pre-eGR process
[11/25 13:33:10     53s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.01 MB )
[11/25 13:33:10     53s] (I)      Initializing eGR engine (regular)
[11/25 13:33:10     53s] Set min layer with nano route mode ( 2 )
[11/25 13:33:11     53s] Set max layer with parameter ( 3 )
[11/25 13:33:11     53s] (I)      clean place blk overflow:
[11/25 13:33:11     53s] (I)      H : enabled 1.00 0
[11/25 13:33:11     53s] (I)      V : enabled 1.00 0
[11/25 13:33:11     53s] (I)      Initializing eGR engine (regular)
[11/25 13:33:11     53s] Set min layer with nano route mode ( 2 )
[11/25 13:33:11     53s] Set max layer with parameter ( 3 )
[11/25 13:33:11     53s] (I)      clean place blk overflow:
[11/25 13:33:11     53s] (I)      H : enabled 1.00 0
[11/25 13:33:11     53s] (I)      V : enabled 1.00 0
[11/25 13:33:11     53s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/25 13:33:11     53s] (I)      Running eGR Regular flow
[11/25 13:33:11     53s] (I)      # wire layers (front) : 11
[11/25 13:33:11     53s] (I)      # wire layers (back)  : 0
[11/25 13:33:11     53s] (I)      min wire layer : 1
[11/25 13:33:11     53s] (I)      max wire layer : 10
[11/25 13:33:11     53s] (I)      # cut layers (front) : 10
[11/25 13:33:11     53s] (I)      # cut layers (back)  : 0
[11/25 13:33:11     53s] (I)      min cut layer : 1
[11/25 13:33:11     53s] (I)      max cut layer : 9
[11/25 13:33:11     53s] (I)      ================================ Layers ================================
[11/25 13:33:11     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:11     53s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/25 13:33:11     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:11     53s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:33:11     53s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:33:11     53s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:33:11     53s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:33:11     53s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:33:11     53s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:33:11     53s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:33:11     53s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:33:11     53s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:33:11     53s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/25 13:33:11     53s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/25 13:33:11     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:11     53s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/25 13:33:11     53s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/25 13:33:11     53s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/25 13:33:11     53s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/25 13:33:11     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:11     53s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/25 13:33:11     53s] (I)      == Non-default Options ==
[11/25 13:33:11     53s] (I)      Build term to term wires                           : false
[11/25 13:33:11     53s] (I)      Maximum routing layer                              : 3
[11/25 13:33:11     53s] (I)      Top routing layer                                  : 3
[11/25 13:33:11     53s] (I)      Number of threads                                  : 1
[11/25 13:33:11     53s] (I)      Route tie net to shape                             : auto
[11/25 13:33:11     53s] (I)      Method to set GCell size                           : row
[11/25 13:33:11     53s] (I)      Tie hi/lo max distance                             : 10.800000
[11/25 13:33:11     53s] (I)      Counted 316 PG shapes. eGR will not process PG shapes layer by layer.
[11/25 13:33:11     53s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:33:11     53s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:33:11     53s] (I)      ============== Pin Summary ==============
[11/25 13:33:11     53s] (I)      +-------+--------+---------+------------+
[11/25 13:33:11     53s] (I)      | Layer | # pins | % total |      Group |
[11/25 13:33:11     53s] (I)      +-------+--------+---------+------------+
[11/25 13:33:11     53s] (I)      |     1 |   4581 |   98.71 |        Pin |
[11/25 13:33:11     53s] (I)      |     2 |     60 |    1.29 | Pin access |
[11/25 13:33:11     53s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/25 13:33:11     53s] (I)      |     4 |      0 |    0.00 |      Other |
[11/25 13:33:11     53s] (I)      |     5 |      0 |    0.00 |      Other |
[11/25 13:33:11     53s] (I)      |     6 |      0 |    0.00 |      Other |
[11/25 13:33:11     53s] (I)      |     7 |      0 |    0.00 |      Other |
[11/25 13:33:11     53s] (I)      |     8 |      0 |    0.00 |      Other |
[11/25 13:33:11     53s] (I)      |     9 |      0 |    0.00 |      Other |
[11/25 13:33:11     53s] (I)      |    10 |      0 |    0.00 |      Other |
[11/25 13:33:11     53s] (I)      +-------+--------+---------+------------+
[11/25 13:33:11     53s] (I)      Custom ignore net properties:
[11/25 13:33:11     53s] (I)      1 : NotLegal
[11/25 13:33:11     53s] (I)      Default ignore net properties:
[11/25 13:33:11     53s] (I)      1 : Special
[11/25 13:33:11     53s] (I)      2 : Analog
[11/25 13:33:11     53s] (I)      3 : Fixed
[11/25 13:33:11     53s] (I)      4 : Skipped
[11/25 13:33:11     53s] (I)      5 : MixedSignal
[11/25 13:33:11     53s] (I)      Prerouted net properties:
[11/25 13:33:11     53s] (I)      1 : NotLegal
[11/25 13:33:11     53s] (I)      2 : Special
[11/25 13:33:11     53s] (I)      3 : Analog
[11/25 13:33:11     53s] (I)      4 : Fixed
[11/25 13:33:11     53s] (I)      5 : Skipped
[11/25 13:33:11     53s] (I)      6 : MixedSignal
[11/25 13:33:11     53s] [NR-eGR] Early global route reroute all routable nets
[11/25 13:33:11     53s] (I)      Use row-based GCell size
[11/25 13:33:11     53s] (I)      Use row-based GCell align
[11/25 13:33:11     53s] (I)      layer 0 area = 170496
[11/25 13:33:11     53s] (I)      layer 1 area = 170496
[11/25 13:33:11     53s] (I)      layer 2 area = 170496
[11/25 13:33:11     53s] (I)      GCell unit size   : 4320
[11/25 13:33:11     53s] (I)      GCell multiplier  : 1
[11/25 13:33:11     53s] (I)      GCell row height  : 4320
[11/25 13:33:11     53s] (I)      Actual row height : 4320
[11/25 13:33:11     53s] (I)      GCell align ref   : 20160 20160
[11/25 13:33:11     53s] [NR-eGR] Track table information for default rule: 
[11/25 13:33:11     53s] [NR-eGR] M1 has single uniform track structure
[11/25 13:33:11     53s] [NR-eGR] M2 has non-uniform track structure
[11/25 13:33:11     53s] [NR-eGR] M3 has single uniform track structure
[11/25 13:33:11     53s] [NR-eGR] M4 has single uniform track structure
[11/25 13:33:11     53s] [NR-eGR] M5 has single uniform track structure
[11/25 13:33:11     53s] [NR-eGR] M6 has single uniform track structure
[11/25 13:33:11     53s] [NR-eGR] M7 has single uniform track structure
[11/25 13:33:11     53s] [NR-eGR] M8 has single uniform track structure
[11/25 13:33:11     53s] [NR-eGR] M9 has single uniform track structure
[11/25 13:33:11     53s] [NR-eGR] Pad has single uniform track structure
[11/25 13:33:11     53s] (I)      ============== Default via ===============
[11/25 13:33:11     53s] (I)      +---+------------------+-----------------+
[11/25 13:33:11     53s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/25 13:33:11     53s] (I)      +---+------------------+-----------------+
[11/25 13:33:11     53s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/25 13:33:11     53s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/25 13:33:11     53s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/25 13:33:11     53s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/25 13:33:11     53s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/25 13:33:11     53s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/25 13:33:11     53s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/25 13:33:11     53s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/25 13:33:11     53s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/25 13:33:11     53s] (I)      +---+------------------+-----------------+
[11/25 13:33:11     53s] (I)      Design has 0 placement macros with 0 shapes. 
[11/25 13:33:11     53s] [NR-eGR] Read 162 PG shapes
[11/25 13:33:11     53s] [NR-eGR] Read 0 clock shapes
[11/25 13:33:11     53s] [NR-eGR] Read 0 other shapes
[11/25 13:33:11     53s] [NR-eGR] #Routing Blockages  : 0
[11/25 13:33:11     53s] [NR-eGR] #Bump Blockages     : 0
[11/25 13:33:11     53s] [NR-eGR] #Instance Blockages : 60
[11/25 13:33:11     53s] [NR-eGR] #PG Blockages       : 162
[11/25 13:33:11     53s] [NR-eGR] #Halo Blockages     : 0
[11/25 13:33:11     53s] [NR-eGR] #Boundary Blockages : 0
[11/25 13:33:11     53s] [NR-eGR] #Clock Blockages    : 0
[11/25 13:33:11     53s] [NR-eGR] #Other Blockages    : 0
[11/25 13:33:11     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/25 13:33:11     53s] [NR-eGR] #prerouted nets         : 0
[11/25 13:33:11     53s] [NR-eGR] #prerouted special nets : 0
[11/25 13:33:11     53s] [NR-eGR] #prerouted wires        : 0
[11/25 13:33:11     53s] [NR-eGR] Read 952 nets ( ignored 0 )
[11/25 13:33:11     53s] (I)        Front-side 952 ( ignored 0 )
[11/25 13:33:11     53s] (I)        Back-side  0 ( ignored 0 )
[11/25 13:33:11     53s] (I)        Both-side  0 ( ignored 0 )
[11/25 13:33:11     53s] (I)      dcls route internal nets
[11/25 13:33:11     53s] (I)      dcls route interface nets
[11/25 13:33:11     53s] (I)      dcls route common nets
[11/25 13:33:11     53s] (I)      dcls route top nets
[11/25 13:33:11     53s] (I)      Reading macro buffers
[11/25 13:33:11     53s] (I)      Number of macro buffers: 0
[11/25 13:33:11     53s] (I)      early_global_route_priority property id does not exist.
[11/25 13:33:11     53s] (I)      Read Num Blocks=222  Num Prerouted Wires=0  Num CS=0
[11/25 13:33:11     53s] (I)      Layer 1 (H) : #blockages 222 : #preroutes 0
[11/25 13:33:11     53s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/25 13:33:11     53s] (I)      Number of ignored nets                =      0
[11/25 13:33:11     53s] (I)      Number of connected nets              =      0
[11/25 13:33:11     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/25 13:33:11     53s] (I)      Number of clock nets                  =      0.  Ignored: No
[11/25 13:33:11     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/25 13:33:11     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/25 13:33:11     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/25 13:33:11     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/25 13:33:11     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/25 13:33:11     53s] (I)      Ndr track 0 does not exist
[11/25 13:33:11     53s] (I)      ---------------------Grid Graph Info--------------------
[11/25 13:33:11     53s] (I)      Routing area        : (0, 0) - (259776, 252288)
[11/25 13:33:11     53s] (I)      Core area           : (20160, 20160) - (239616, 231840)
[11/25 13:33:11     53s] (I)      Site width          :   864  (dbu)
[11/25 13:33:11     53s] (I)      Row height          :  4320  (dbu)
[11/25 13:33:11     53s] (I)      GCell row height    :  4320  (dbu)
[11/25 13:33:11     53s] (I)      GCell width         :  4320  (dbu)
[11/25 13:33:11     53s] (I)      GCell height        :  4320  (dbu)
[11/25 13:33:11     53s] (I)      Grid                :    60    58     3
[11/25 13:33:11     53s] (I)      Layer numbers       :     1     2     3
[11/25 13:33:11     53s] (I)      Layer name         :    M1    M2    M3
[11/25 13:33:11     53s] (I)      Vertical capacity   :     0     0  4320
[11/25 13:33:11     53s] (I)      Horizontal capacity :     0  4320     0
[11/25 13:33:11     53s] (I)      Default wire width  :   288   288   288
[11/25 13:33:11     53s] (I)      Default wire space  :   288   288   288
[11/25 13:33:11     53s] (I)      Default wire pitch  :   576   576   576
[11/25 13:33:11     53s] (I)      Default pitch size  :   576   576   576
[11/25 13:33:11     53s] (I)      First track coord   :   576  2880   576
[11/25 13:33:11     53s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/25 13:33:11     53s] (I)      Total num of tracks :   450   405   450
[11/25 13:33:11     53s] (I)      --------------------------------------------------------
[11/25 13:33:11     53s] 
[11/25 13:33:11     53s] [NR-eGR] ============ Routing rule table ============
[11/25 13:33:11     53s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[11/25 13:33:11     53s] [NR-eGR] ========================================
[11/25 13:33:11     53s] [NR-eGR] 
[11/25 13:33:11     53s] (I)      ==== NDR : (Default) ====
[11/25 13:33:11     53s] (I)      +--------------+--------+
[11/25 13:33:11     53s] (I)      |           ID |      0 |
[11/25 13:33:11     53s] (I)      |      Default |    yes |
[11/25 13:33:11     53s] (I)      |  Clk Special |     no |
[11/25 13:33:11     53s] (I)      | Hard spacing |     no |
[11/25 13:33:11     53s] (I)      |    NDR track | (none) |
[11/25 13:33:11     53s] (I)      |      NDR via | (none) |
[11/25 13:33:11     53s] (I)      |  Extra space |      0 |
[11/25 13:33:11     53s] (I)      |      Shields |      0 |
[11/25 13:33:11     53s] (I)      |   Demand (H) |      1 |
[11/25 13:33:11     53s] (I)      |   Demand (V) |      1 |
[11/25 13:33:11     53s] (I)      |        #Nets |    952 |
[11/25 13:33:11     53s] (I)      +--------------+--------+
[11/25 13:33:11     53s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:33:11     53s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/25 13:33:11     53s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:33:11     53s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:33:11     53s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:33:11     53s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:33:11     53s] (I)      =============== Blocked Tracks ===============
[11/25 13:33:11     53s] (I)      +-------+---------+----------+---------------+
[11/25 13:33:11     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/25 13:33:11     53s] (I)      +-------+---------+----------+---------------+
[11/25 13:33:11     53s] (I)      |     1 |       0 |        0 |         0.00% |
[11/25 13:33:11     53s] (I)      |     2 |   24300 |     2611 |        10.74% |
[11/25 13:33:11     53s] (I)      |     3 |   26100 |        0 |         0.00% |
[11/25 13:33:11     53s] (I)      +-------+---------+----------+---------------+
[11/25 13:33:11     53s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.01 MB )
[11/25 13:33:11     53s] (I)      Reset routing kernel
[11/25 13:33:11     53s] (I)      Started Global Routing ( Curr Mem: 3.01 MB )
[11/25 13:33:11     53s] (I)      totalPins=2382  totalGlobalPin=2151 (90.30%)
[11/25 13:33:11     53s] (I)      ================= Net Group Info =================
[11/25 13:33:11     53s] (I)      +----+----------------+--------------+-----------+
[11/25 13:33:11     53s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/25 13:33:11     53s] (I)      +----+----------------+--------------+-----------+
[11/25 13:33:11     53s] (I)      |  1 |            952 |        M2(2) |     M3(3) |
[11/25 13:33:11     53s] (I)      +----+----------------+--------------+-----------+
[11/25 13:33:11     53s] (I)      total 2D Cap : 47825 = (21725 H, 26100 V)
[11/25 13:33:11     53s] (I)      total 2D Demand : 231 = (231 H, 0 V)
[11/25 13:33:11     53s] (I)      init route region map
[11/25 13:33:11     53s] (I)      #blocked GCells = 0
[11/25 13:33:11     53s] (I)      #regions = 1
[11/25 13:33:11     53s] (I)      init safety region map
[11/25 13:33:11     53s] (I)      #blocked GCells = 0
[11/25 13:33:11     53s] (I)      #regions = 1
[11/25 13:33:11     53s] (I)      Adjusted 0 GCells for pin access
[11/25 13:33:11     53s] [NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[11/25 13:33:11     53s] (I)      
[11/25 13:33:11     53s] (I)      ============  Phase 1a Route ============
[11/25 13:33:11     53s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:11     53s] (I)      
[11/25 13:33:11     53s] (I)      ============  Phase 1b Route ============
[11/25 13:33:11     53s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:11     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[11/25 13:33:11     53s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/25 13:33:11     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/25 13:33:11     53s] (I)      
[11/25 13:33:11     53s] (I)      ============  Phase 1c Route ============
[11/25 13:33:11     53s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:11     53s] (I)      
[11/25 13:33:11     53s] (I)      ============  Phase 1d Route ============
[11/25 13:33:11     53s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:11     53s] (I)      
[11/25 13:33:11     53s] (I)      ============  Phase 1e Route ============
[11/25 13:33:11     53s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:11     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[11/25 13:33:11     53s] (I)      
[11/25 13:33:11     53s] (I)      ============  Phase 1l Route ============
[11/25 13:33:11     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/25 13:33:11     53s] (I)      Layer  2:      21381      2055         0        1770       23895    ( 6.90%) 
[11/25 13:33:11     53s] (I)      Layer  3:      25650       754         0           0       25650    ( 0.00%) 
[11/25 13:33:11     53s] (I)      Total:         47031      2809         0        1770       49545    ( 3.45%) 
[11/25 13:33:11     53s] (I)      
[11/25 13:33:11     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/25 13:33:11     53s] [NR-eGR]                        OverCon            
[11/25 13:33:11     53s] [NR-eGR]                         #Gcell     %Gcell
[11/25 13:33:11     53s] [NR-eGR]        Layer             (1-0)    OverCon
[11/25 13:33:11     53s] [NR-eGR] ----------------------------------------------
[11/25 13:33:11     53s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/25 13:33:11     53s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/25 13:33:11     53s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/25 13:33:11     53s] [NR-eGR] ----------------------------------------------
[11/25 13:33:11     53s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/25 13:33:11     53s] [NR-eGR] 
[11/25 13:33:11     53s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.01 MB )
[11/25 13:33:11     53s] (I)      Updating congestion map
[11/25 13:33:11     53s] (I)      total 2D Cap : 47881 = (21781 H, 26100 V)
[11/25 13:33:11     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/25 13:33:11     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.01 MB )
[11/25 13:33:11     53s] [NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.01 MB )
[11/25 13:33:11     53s] (I)      ======================================== Runtime Summary =========================================
[11/25 13:33:11     53s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[11/25 13:33:11     53s] (I)      --------------------------------------------------------------------------------------------------
[11/25 13:33:11     53s] (I)       Early Global Route                             100.00%  90.55 sec  90.58 sec  0.03 sec  0.03 sec 
[11/25 13:33:11     53s] (I)       +-Early Global Route kernel                     86.55%  90.55 sec  90.58 sec  0.03 sec  0.02 sec 
[11/25 13:33:11     53s] (I)       | +-Import and model                            39.36%  90.55 sec  90.57 sec  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)       | | +-Create place DB                           10.76%  90.55 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | +-Import place data                       10.56%  90.55 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Read instances and placement           3.37%  90.55 sec  90.55 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Read nets                              6.48%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | +-Create route DB                           23.01%  90.56 sec  90.57 sec  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)       | | | +-Import route data (1T)                  21.08%  90.56 sec  90.57 sec  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Read blockages ( Layer 2-3 )           3.62%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Read routing blockages               0.01%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Read bump blockages                  0.00%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Read instance blockages              0.87%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Read PG blockages                    0.37%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Read clock blockages                 0.02%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Read other blockages                 0.02%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Read halo blockages                  0.04%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Read boundary cut boxes              0.00%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Read blackboxes                        0.02%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Read prerouted                         0.06%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Read nets                              0.91%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Set up via pillars                     0.41%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Initialize 3D grid graph               0.07%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Model blockage capacity                4.30%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Initialize 3D capacity               3.85%  90.56 sec  90.56 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | +-Read aux data                              0.00%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | +-Others data preparation                    0.00%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | +-Create route kernel                        3.23%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | +-Global Routing                              36.72%  90.57 sec  90.58 sec  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)       | | +-Initialization                             0.86%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | +-Net group 1                               31.28%  90.57 sec  90.58 sec  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)       | | | +-Generate topology                        1.54%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | +-Phase 1a                                 2.99%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Pattern routing (1T)                   2.00%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Add via demand to 2D                   0.51%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | +-Phase 1b                                 0.48%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | +-Phase 1c                                 0.02%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | +-Phase 1d                                 0.03%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | +-Phase 1e                                 0.50%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Route legalization                     0.23%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | | | +-Legalize Blockage Violations         0.06%  90.57 sec  90.57 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | | +-Phase 1l                                18.46%  90.57 sec  90.58 sec  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)       | | | | +-Layer assignment (1T)                 17.92%  90.57 sec  90.58 sec  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)       | +-Export cong map                              1.36%  90.58 sec  90.58 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)       | | +-Export 2D cong map                         0.41%  90.58 sec  90.58 sec  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)      ====================== Summary by functions ======================
[11/25 13:33:11     53s] (I)       Lv  Step                                   %      Real       CPU 
[11/25 13:33:11     53s] (I)      ------------------------------------------------------------------
[11/25 13:33:11     53s] (I)        0  Early Global Route               100.00%  0.03 sec  0.03 sec 
[11/25 13:33:11     53s] (I)        1  Early Global Route kernel         86.55%  0.03 sec  0.02 sec 
[11/25 13:33:11     53s] (I)        2  Import and model                  39.36%  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)        2  Global Routing                    36.72%  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)        2  Export cong map                    1.36%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        3  Net group 1                       31.28%  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)        3  Create route DB                   23.01%  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)        3  Create place DB                   10.76%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        3  Create route kernel                3.23%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        3  Initialization                     0.86%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        3  Export 2D cong map                 0.41%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        4  Import route data (1T)            21.08%  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)        4  Phase 1l                          18.46%  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)        4  Import place data                 10.56%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        4  Phase 1a                           2.99%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        4  Generate topology                  1.54%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        4  Phase 1e                           0.50%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        4  Phase 1b                           0.48%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Layer assignment (1T)             17.92%  0.01 sec  0.01 sec 
[11/25 13:33:11     53s] (I)        5  Read nets                          7.39%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Model blockage capacity            4.30%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Read blockages ( Layer 2-3 )       3.62%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Read instances and placement       3.37%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Pattern routing (1T)               2.00%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Add via demand to 2D               0.51%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Set up via pillars                 0.41%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Route legalization                 0.23%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Initialize 3D grid graph           0.07%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Read prerouted                     0.06%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Initialize 3D capacity             3.85%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Read instance blockages            0.87%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Read PG blockages                  0.37%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Legalize Blockage Violations       0.06%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Read halo blockages                0.04%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] (I)        7  Allocate memory for PG via list    0.06%  0.00 sec  0.00 sec 
[11/25 13:33:11     53s] Running post-eGR process
[11/25 13:33:11     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:3098.6M, EPOCH TIME: 1732559591.038253
[11/25 13:33:11     53s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:11     53s] [hotspot] |            |   max hotspot | total hotspot |
[11/25 13:33:11     53s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:11     53s] [hotspot] | normalized |          0.00 |          0.00 |
[11/25 13:33:11     53s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:11     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:33:11     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:33:11     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3098.6M, EPOCH TIME: 1732559591.039047
[11/25 13:33:11     53s] [hotspot] Hotspot report including placement blocked areas
[11/25 13:33:11     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:3098.6M, EPOCH TIME: 1732559591.039275
[11/25 13:33:11     53s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:11     53s] [hotspot] |            |   max hotspot | total hotspot |
[11/25 13:33:11     53s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:11     53s] [hotspot] | normalized |          0.00 |          0.00 |
[11/25 13:33:11     53s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:11     53s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:33:11     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:33:11     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3098.6M, EPOCH TIME: 1732559591.040181
[11/25 13:33:11     53s] Reported timing to dir ./timingReports
[11/25 13:33:11     53s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2598.9M, totSessionCpu=0:00:54 **
[11/25 13:33:11     53s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3098.6M, EPOCH TIME: 1732559591.045408
[11/25 13:33:11     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:11     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:11     53s] 
[11/25 13:33:11     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:11     53s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:11     53s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.002, MEM:3098.6M, EPOCH TIME: 1732559591.047897
[11/25 13:33:11     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:11     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:11     53s] Saving timing graph ...
[11/25 13:33:11     53s] TG backup dir: /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/opt_timing_graph_wItGJy
[11/25 13:33:11     53s] Disk Usage:
[11/25 13:33:11     53s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/25 13:33:11     53s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5557457920 1734349824  77% /home
[11/25 13:33:11     53s] Done save timing graph
[11/25 13:33:11     53s] Disk Usage:
[11/25 13:33:11     53s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/25 13:33:11     53s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5557545984 1734261760  77% /home
[11/25 13:33:11     53s] 
[11/25 13:33:11     53s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:11     53s] 
[11/25 13:33:11     53s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:11     53s] Starting delay calculation for Hold views
[11/25 13:33:11     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:33:11     53s] #################################################################################
[11/25 13:33:11     53s] # Design Stage: PreRoute
[11/25 13:33:11     53s] # Design Name: dist_sort
[11/25 13:33:11     53s] # Design Mode: 90nm
[11/25 13:33:11     53s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:33:11     53s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:33:11     53s] # Signoff Settings: SI Off 
[11/25 13:33:11     53s] #################################################################################
[11/25 13:33:11     53s] Calculate delays in Single mode...
[11/25 13:33:11     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 3100.6M, InitMEM = 3100.6M)
[11/25 13:33:11     53s] Start delay calculation (fullDC) (1 T). (MEM=2579.53)
[11/25 13:33:11     53s] End AAE Lib Interpolated Model. (MEM=3112.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:11     54s] Total number of fetched objects 2129
[11/25 13:33:11     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:11     54s] End delay calculation. (MEM=2589.4 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:33:11     54s] End delay calculation (fullDC). (MEM=2589.4 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:33:11     54s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3115.2M) ***
[11/25 13:33:11     54s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:54.1 mem=3115.2M)
[11/25 13:33:11     54s] Restoring timing graph ...
[11/25 13:33:12     54s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/25 13:33:12     54s] Done restore timing graph
[11/25 13:33:12     54s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 
Hold views included:
 default_hold_view

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[11/25 13:33:12     54s] *** Final Summary (holdfix) CPU=0:00:01.2, REAL=0:00:01.0, MEM=3080.1M
[11/25 13:33:12     54s] Begin: Collecting metrics
[11/25 13:33:12     54s] **INFO: Starting Blocking QThread with 1 CPU
[11/25 13:33:12     54s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/25 13:33:12      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.2M
[11/25 13:33:12      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2597.8M, current mem=1962.5M)
[11/25 13:33:12      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1975.3M, current mem=1970.6M)
[11/25 13:33:12      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 3.2M
[11/25 13:33:12      0s] 
[11/25 13:33:12      0s] =============================================================================================
[11/25 13:33:12      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.12-s091_1
[11/25 13:33:12      0s] =============================================================================================
[11/25 13:33:12      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:12      0s] ---------------------------------------------------------------------------------------------
[11/25 13:33:12      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:33:12      0s] ---------------------------------------------------------------------------------------------
[11/25 13:33:12      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:33:12      0s] ---------------------------------------------------------------------------------------------

[11/25 13:33:12     54s]  
_______________________________________________________________________
[11/25 13:33:12     54s]  --------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:12     54s] | Snapshot        | WNS   | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/25 13:33:12     54s] |                 | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/25 13:33:12     54s] |-----------------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
[11/25 13:33:12     54s] | initial_summary |       |     |       59.62 |            |              | 0:00:02  |        3096 |    0 |   0 |
[11/25 13:33:12     54s] | hold_fixing     |       |     |             |            |              | 0:00:00  |        3156 |      |     |
[11/25 13:33:12     54s] | final_summary   | 0.000 |   0 |       59.62 |       0.00 |         0.00 | 0:00:02  |        3082 |    0 |   0 |
[11/25 13:33:12     54s]  --------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:12     54s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2597.8M, current mem=2583.4M)

[11/25 13:33:12     54s] End: Collecting metrics
[11/25 13:33:12     54s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 2583.4M, totSessionCpu=0:00:55 **
[11/25 13:33:12     54s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:33:12     54s] *** Finished optDesign ***
[11/25 13:33:13     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:33:13     54s] UM:*                                                                   final
[11/25 13:33:13     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:33:13     55s] UM:*                                                                   opt_design_postcts_hold
[11/25 13:33:13     55s] Info: Summary of CRR changes:
[11/25 13:33:13     55s]       - Timing transform commits:       0
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:04.6 real=0:00:05.4)
[11/25 13:33:13     55s] Info: Destroy the CCOpt slew target map.
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:33:13     55s] Severity  ID               Count  Summary                                  
[11/25 13:33:13     55s] WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
[11/25 13:33:13     55s] WARNING   IMPPSP-1321          2  Removed %d out of boundary tracks from l...
[11/25 13:33:13     55s] *** Message Summary: 342 warning(s), 0 error(s)
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] clean pInstBBox. size 0
[11/25 13:33:13     55s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:33:13     55s] *** optDesign #2 [finish] () : cpu/real = 0:00:04.6/0:00:05.4 (0.9), totSession cpu/real = 0:00:55.0/0:09:33.1 (0.1), mem = 3082.2M
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] =============================================================================================
[11/25 13:33:13     55s]  Final TAT Report : optDesign #2                                                23.12-s091_1
[11/25 13:33:13     55s] =============================================================================================
[11/25 13:33:13     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s] [ InitOpt                ]      1   0:00:00.8  (  15.6 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:33:13     55s] [ HoldOpt                ]      1   0:00:00.1  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:13     55s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:33:13     55s] [ BuildHoldData          ]      1   0:00:01.2  (  21.3 % )     0:00:01.9 /  0:00:01.8    0.9
[11/25 13:33:13     55s] [ OptSummaryReport       ]      2   0:00:00.8  (  14.0 % )     0:00:01.6 /  0:00:01.2    0.7
[11/25 13:33:13     55s] [ MetricReport           ]      3   0:00:00.6  (  10.8 % )     0:00:00.6 /  0:00:00.3    0.6
[11/25 13:33:13     55s] [ DrvReport              ]      2   0:00:00.4  (   6.9 % )     0:00:00.4 /  0:00:00.1    0.2
[11/25 13:33:13     55s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:13     55s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:13     55s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:33:13     55s] [ UpdateTimingGraph      ]      9   0:00:00.4  (   7.9 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:33:13     55s] [ FullDelayCalc          ]      2   0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:33:13     55s] [ TimingUpdate           ]     18   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:33:13     55s] [ TimingReport           ]      4   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:13     55s] [ GenerateReports        ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:13     55s] [ MISC                   ]          0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s]  optDesign #2 TOTAL                 0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:04.6    0.9
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s] <CMD> optDesign -postCTS -drv
[11/25 13:33:13     55s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2554.8M, totSessionCpu=0:00:55 **
[11/25 13:33:13     55s] **WARN: (IMPOPT-576):	340 nets have unplaced terms. 
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] Active Setup views: default_setup_view 
[11/25 13:33:13     55s] *** optDesign #3 [begin] () : totSession cpu/real = 0:00:55.0/0:09:33.1 (0.1), mem = 3064.2M
[11/25 13:33:13     55s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:33:13     55s] GigaOpt running with 1 threads.
[11/25 13:33:13     55s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:55.0/0:09:33.1 (0.1), mem = 3064.2M
[11/25 13:33:13     55s] **INFO: User settings:
[11/25 13:33:13     55s] setDesignMode -topRoutingLayer                                 M3
[11/25 13:33:13     55s] setExtractRCMode -engine                                       preRoute
[11/25 13:33:13     55s] setDelayCalMode -enable_high_fanout                            true
[11/25 13:33:13     55s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[11/25 13:33:13     55s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/25 13:33:13     55s] setDelayCalMode -engine                                        aae
[11/25 13:33:13     55s] setDelayCalMode -ignoreNetLoad                                 false
[11/25 13:33:13     55s] setDelayCalMode -socv_accuracy_mode                            low
[11/25 13:33:13     55s] setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
[11/25 13:33:13     55s] setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
[11/25 13:33:13     55s] setOptMode -opt_all_end_points                                 true
[11/25 13:33:13     55s] setOptMode -opt_view_pruning_hold_views_persistent_list        { default_hold_view}
[11/25 13:33:13     55s] setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
[11/25 13:33:13     55s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
[11/25 13:33:13     55s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow       0
[11/25 13:33:13     55s] setOptMode -opt_consider_routing_congestion                    true
[11/25 13:33:13     55s] setOptMode -opt_drv_margin                                     0
[11/25 13:33:13     55s] setOptMode -opt_drv                                            true
[11/25 13:33:13     55s] setOptMode -opt_fix_fanout_load                                true
[11/25 13:33:13     55s] setOptMode -opt_hold_allow_setup_tns_degradation               false
[11/25 13:33:13     55s] setOptMode -opt_post_route_fix_si_transitions                  true
[11/25 13:33:13     55s] setOptMode -opt_resize_flip_flops                              true
[11/25 13:33:13     55s] setOptMode -opt_preserve_all_sequential                        false
[11/25 13:33:13     55s] setOptMode -opt_setup_target_slack                             0
[11/25 13:33:13     55s] setOptMode -opt_skew                                           false
[11/25 13:33:13     55s] setPlaceMode -place_global_cong_effort                         high
[11/25 13:33:13     55s] setPlaceMode -place_global_reorder_scan                        false
[11/25 13:33:13     55s] setPlaceMode -place_global_timing_effort                       high
[11/25 13:33:13     55s] setAnalysisMode -analysisType                                  single
[11/25 13:33:13     55s] setAnalysisMode -checkType                                     setup
[11/25 13:33:13     55s] setAnalysisMode -clkSrcPath                                    true
[11/25 13:33:13     55s] setAnalysisMode -clockPropagation                              sdcControl
[11/25 13:33:13     55s] setRouteMode -earlyGlobalMaxRouteLayer                         3
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/25 13:33:13     55s] Need call spDPlaceInit before registerPrioInstLoc.
[11/25 13:33:13     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:3064.2M, EPOCH TIME: 1732559593.132688
[11/25 13:33:13     55s] Processing tracks to init pin-track alignment.
[11/25 13:33:13     55s] z: 1, totalTracks: 1
[11/25 13:33:13     55s] z: 3, totalTracks: 1
[11/25 13:33:13     55s] z: 5, totalTracks: 1
[11/25 13:33:13     55s] z: 7, totalTracks: 1
[11/25 13:33:13     55s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:13     55s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3064.2M, EPOCH TIME: 1732559593.137992
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:13     55s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:13     55s] OPERPROF:     Starting CMU at level 3, MEM:3064.2M, EPOCH TIME: 1732559593.141110
[11/25 13:33:13     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3064.2M, EPOCH TIME: 1732559593.141345
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:33:13     55s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.004, MEM:3064.2M, EPOCH TIME: 1732559593.141717
[11/25 13:33:13     55s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3064.2M, EPOCH TIME: 1732559593.142015
[11/25 13:33:13     55s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3064.2M, EPOCH TIME: 1732559593.142128
[11/25 13:33:13     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3064.2MB).
[11/25 13:33:13     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.011, MEM:3064.2M, EPOCH TIME: 1732559593.143389
[11/25 13:33:13     55s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3064.2M, EPOCH TIME: 1732559593.143744
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3064.2M, EPOCH TIME: 1732559593.146856
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:13     55s] Summary for sequential cells identification: 
[11/25 13:33:13     55s]   Identified SBFF number: 17
[11/25 13:33:13     55s]   Identified MBFF number: 0
[11/25 13:33:13     55s]   Identified SB Latch number: 6
[11/25 13:33:13     55s]   Identified MB Latch number: 0
[11/25 13:33:13     55s]   Not identified SBFF number: 0
[11/25 13:33:13     55s]   Not identified MBFF number: 0
[11/25 13:33:13     55s]   Not identified SB Latch number: 0
[11/25 13:33:13     55s]   Not identified MB Latch number: 0
[11/25 13:33:13     55s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:13     55s]  Visiting view : default_setup_view
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:13     55s]  Visiting view : default_hold_view
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:13     55s] TLC MultiMap info (StdDelay):
[11/25 13:33:13     55s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:13     55s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:13     55s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:13     55s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:13     55s]  Setting StdDelay to: 4.2ps
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] Creating Lib Analyzer ...
[11/25 13:33:13     55s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:33:13     55s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:33:13     55s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:13     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.3 mem=3072.2M
[11/25 13:33:13     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.3 mem=3072.2M
[11/25 13:33:13     55s] Creating Lib Analyzer, finished. 
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:13     55s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:13     55s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/25 13:33:13     55s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:33:13     55s] *** Timing Optimization ... ***
[11/25 13:33:13     55s] **INFO: Using Advanced Metric Collection system.
[11/25 13:33:13     55s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2564.4M, totSessionCpu=0:00:55 **
[11/25 13:33:13     55s] #optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
[11/25 13:33:13     55s] *** optDesign -postCTS ***
[11/25 13:33:13     55s] DRC Margin: user margin 0.0; extra margin 0.2
[11/25 13:33:13     55s] Hold Target Slack: user slack 0
[11/25 13:33:13     55s] Setup Target Slack: user slack 0; extra slack 0.0
[11/25 13:33:13     55s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3074.2M, EPOCH TIME: 1732559593.462827
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:13     55s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:13     55s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.003, MEM:3074.2M, EPOCH TIME: 1732559593.465810
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] Multi-VT timing optimization disabled based on library information.
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:13     55s] Deleting Lib Analyzer.
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:13     55s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:13     55s] Summary for sequential cells identification: 
[11/25 13:33:13     55s]   Identified SBFF number: 17
[11/25 13:33:13     55s]   Identified MBFF number: 0
[11/25 13:33:13     55s]   Identified SB Latch number: 6
[11/25 13:33:13     55s]   Identified MB Latch number: 0
[11/25 13:33:13     55s]   Not identified SBFF number: 0
[11/25 13:33:13     55s]   Not identified MBFF number: 0
[11/25 13:33:13     55s]   Not identified SB Latch number: 0
[11/25 13:33:13     55s]   Not identified MB Latch number: 0
[11/25 13:33:13     55s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:13     55s]  Visiting view : default_setup_view
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:13     55s]  Visiting view : default_hold_view
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:13     55s] TLC MultiMap info (StdDelay):
[11/25 13:33:13     55s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:13     55s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:13     55s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:13     55s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:13     55s]  Setting StdDelay to: 4.2ps
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:13     55s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3074.2M, EPOCH TIME: 1732559593.501246
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] Cell dist_sort LLGs are deleted
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3068.2M, EPOCH TIME: 1732559593.501761
[11/25 13:33:13     55s] Start to check current routing status for nets...
[11/25 13:33:13     55s] All nets are already routed correctly.
[11/25 13:33:13     55s] End to check current routing status for nets (mem=3068.2M)
[11/25 13:33:13     55s] Cell dist_sort LLGs are deleted
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3068.2M, EPOCH TIME: 1732559593.511794
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3068.2M, EPOCH TIME: 1732559593.511929
[11/25 13:33:13     55s] Max number of tech site patterns supported in site array is 256.
[11/25 13:33:13     55s] Core basic site is coreSite
[11/25 13:33:13     55s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:33:13     55s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:33:13     55s] Fast DP-INIT is on for default
[11/25 13:33:13     55s] Atter site array init, number of instance map data is 0.
[11/25 13:33:13     55s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.002, REAL:0.003, MEM:3068.2M, EPOCH TIME: 1732559593.514923
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:13     55s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:13     55s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.004, MEM:3068.2M, EPOCH TIME: 1732559593.515976
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] Creating Lib Analyzer ...
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:13     55s] Summary for sequential cells identification: 
[11/25 13:33:13     55s]   Identified SBFF number: 17
[11/25 13:33:13     55s]   Identified MBFF number: 0
[11/25 13:33:13     55s]   Identified SB Latch number: 6
[11/25 13:33:13     55s]   Identified MB Latch number: 0
[11/25 13:33:13     55s]   Not identified SBFF number: 0
[11/25 13:33:13     55s]   Not identified MBFF number: 0
[11/25 13:33:13     55s]   Not identified SB Latch number: 0
[11/25 13:33:13     55s]   Not identified MB Latch number: 0
[11/25 13:33:13     55s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:13     55s]  Visiting view : default_setup_view
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:13     55s]  Visiting view : default_hold_view
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:33:13     55s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:13     55s] TLC MultiMap info (StdDelay):
[11/25 13:33:13     55s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:13     55s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/25 13:33:13     55s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:13     55s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/25 13:33:13     55s]  Setting StdDelay to: 4.3ps
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:13     55s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:33:13     55s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:33:13     55s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:13     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.6 mem=3076.2M
[11/25 13:33:13     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.6 mem=3076.2M
[11/25 13:33:13     55s] Creating Lib Analyzer, finished. 
[11/25 13:33:13     55s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:33:13     55s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2566.8M, totSessionCpu=0:00:56 **
[11/25 13:33:13     55s] Begin: Collecting metrics
[11/25 13:33:13     55s] 
 --------------------------------------------------------------------- 
| Snapshot        | Density (%) | Resource               | DRVs       |
|                 |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------------+----------+-------------+------+-----|
| initial_summary |       59.62 | 0:00:00  |        3072 |    0 |   0 |
 --------------------------------------------------------------------- 
[11/25 13:33:13     55s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2583.4M, current mem=2566.8M)

[11/25 13:33:13     55s] End: Collecting metrics
[11/25 13:33:13     55s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:55.8/0:09:33.9 (0.1), mem = 3072.4M
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] =============================================================================================
[11/25 13:33:13     55s]  Step TAT Report : InitOpt #1 / optDesign #3                                    23.12-s091_1
[11/25 13:33:13     55s] =============================================================================================
[11/25 13:33:13     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s] [ ViewPruning            ]      2   0:00:00.2  (  30.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:33:13     55s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:33:13     55s] [ MetricReport           ]      1   0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:33:13     55s] [ DrvReport              ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:33:13     55s] [ CellServerInit         ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:33:13     55s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  30.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:13     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:13     55s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:13     55s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.9
[11/25 13:33:13     55s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:33:13     55s] [ TimingUpdate           ]      3   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    0.6
[11/25 13:33:13     55s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:13     55s] [ MISC                   ]          0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    0.8
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/25 13:33:13     55s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:55.8 mem=3072.4M
[11/25 13:33:13     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:3072.4M, EPOCH TIME: 1732559593.908354
[11/25 13:33:13     55s] Processing tracks to init pin-track alignment.
[11/25 13:33:13     55s] z: 1, totalTracks: 1
[11/25 13:33:13     55s] z: 3, totalTracks: 1
[11/25 13:33:13     55s] z: 5, totalTracks: 1
[11/25 13:33:13     55s] z: 7, totalTracks: 1
[11/25 13:33:13     55s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:13     55s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3072.4M, EPOCH TIME: 1732559593.911807
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:13     55s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:33:13     55s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.003, MEM:3072.4M, EPOCH TIME: 1732559593.914952
[11/25 13:33:13     55s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3072.4M, EPOCH TIME: 1732559593.915187
[11/25 13:33:13     55s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3072.4M, EPOCH TIME: 1732559593.915309
[11/25 13:33:13     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3072.4MB).
[11/25 13:33:13     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.008, MEM:3072.4M, EPOCH TIME: 1732559593.916186
[11/25 13:33:13     55s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:55.8 mem=3072.4M
[11/25 13:33:13     55s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3072.4M, EPOCH TIME: 1732559593.917977
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:13     55s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:3072.4M, EPOCH TIME: 1732559593.921266
[11/25 13:33:13     55s] OPTC: m4 20.0 50.0 [ 54.0 20.0 50.0 ]
[11/25 13:33:13     55s] OPTC: view 50.0:54.0 [ 0.0500 ]
[11/25 13:33:13     55s] *** ExcludedClockNetOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:55.8/0:09:34.0 (0.1), mem = 3073.4M
[11/25 13:33:13     55s] *** Starting optimizing excluded clock nets MEM= 3073.4M) ***
[11/25 13:33:13     55s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3073.4M) ***
[11/25 13:33:13     55s] *** ExcludedClockNetOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:55.8/0:09:34.0 (0.1), mem = 3073.4M
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] =============================================================================================
[11/25 13:33:13     55s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #3                        23.12-s091_1
[11/25 13:33:13     55s] =============================================================================================
[11/25 13:33:13     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s] *** ExcludedClockNetOpt #2 [begin] (optDesign #3) : totSession cpu/real = 0:00:55.8/0:09:34.0 (0.1), mem = 3073.4M
[11/25 13:33:13     55s] *** Starting optimizing excluded clock nets MEM= 3073.4M) ***
[11/25 13:33:13     55s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3073.4M) ***
[11/25 13:33:13     55s] *** ExcludedClockNetOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:55.8/0:09:34.0 (0.1), mem = 3073.4M
[11/25 13:33:13     55s] 
[11/25 13:33:13     55s] =============================================================================================
[11/25 13:33:13     55s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #3                        23.12-s091_1
[11/25 13:33:13     55s] =============================================================================================
[11/25 13:33:13     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:13     55s] ---------------------------------------------------------------------------------------------
[11/25 13:33:13     55s] Begin: Collecting metrics
[11/25 13:33:14     55s] 
 ----------------------------------------------------------------------------- 
| Snapshot                | Density (%) | Resource               | DRVs       |
|                         |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------------+----------+-------------+------+-----|
| initial_summary         |       59.62 | 0:00:00  |        3072 |    0 |   0 |
| excluded_clk_net_fixing |             | 0:00:01  |        3073 |      |     |
 ----------------------------------------------------------------------------- 
[11/25 13:33:14     55s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2567.1M, current mem=2567.1M)

[11/25 13:33:14     55s] End: Collecting metrics
[11/25 13:33:14     56s] OPTC: user 20.0
[11/25 13:33:14     56s] (I)      Running eGR regular flow
[11/25 13:33:14     56s] Running assign ptn pin
[11/25 13:33:14     56s] Running config msv constraints
[11/25 13:33:14     56s] Running pre-eGR process
[11/25 13:33:14     56s] [NR-eGR] Started Early Global Route ( Curr Mem: 2.98 MB )
[11/25 13:33:14     56s] (I)      Initializing eGR engine (regular)
[11/25 13:33:14     56s] Set min layer with nano route mode ( 2 )
[11/25 13:33:14     56s] Set max layer with parameter ( 3 )
[11/25 13:33:14     56s] (I)      clean place blk overflow:
[11/25 13:33:14     56s] (I)      H : enabled 1.00 0
[11/25 13:33:14     56s] (I)      V : enabled 1.00 0
[11/25 13:33:14     56s] (I)      Initializing eGR engine (regular)
[11/25 13:33:14     56s] Set min layer with nano route mode ( 2 )
[11/25 13:33:14     56s] Set max layer with parameter ( 3 )
[11/25 13:33:14     56s] (I)      clean place blk overflow:
[11/25 13:33:14     56s] (I)      H : enabled 1.00 0
[11/25 13:33:14     56s] (I)      V : enabled 1.00 0
[11/25 13:33:14     56s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.98 MB )
[11/25 13:33:14     56s] (I)      Running eGR Regular flow
[11/25 13:33:14     56s] (I)      # wire layers (front) : 11
[11/25 13:33:14     56s] (I)      # wire layers (back)  : 0
[11/25 13:33:14     56s] (I)      min wire layer : 1
[11/25 13:33:14     56s] (I)      max wire layer : 10
[11/25 13:33:14     56s] (I)      # cut layers (front) : 10
[11/25 13:33:14     56s] (I)      # cut layers (back)  : 0
[11/25 13:33:14     56s] (I)      min cut layer : 1
[11/25 13:33:14     56s] (I)      max cut layer : 9
[11/25 13:33:14     56s] (I)      ================================ Layers ================================
[11/25 13:33:14     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:14     56s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/25 13:33:14     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:14     56s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:33:14     56s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:33:14     56s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/25 13:33:14     56s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:33:14     56s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/25 13:33:14     56s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:33:14     56s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/25 13:33:14     56s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:33:14     56s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/25 13:33:14     56s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/25 13:33:14     56s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/25 13:33:14     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:14     56s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/25 13:33:14     56s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/25 13:33:14     56s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/25 13:33:14     56s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/25 13:33:14     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/25 13:33:14     56s] (I)      Started Import and model ( Curr Mem: 2.98 MB )
[11/25 13:33:14     56s] (I)      == Non-default Options ==
[11/25 13:33:14     56s] (I)      Build term to term wires                           : false
[11/25 13:33:14     56s] (I)      Maximum routing layer                              : 3
[11/25 13:33:14     56s] (I)      Top routing layer                                  : 3
[11/25 13:33:14     56s] (I)      Number of threads                                  : 1
[11/25 13:33:14     56s] (I)      Route tie net to shape                             : auto
[11/25 13:33:14     56s] (I)      Method to set GCell size                           : row
[11/25 13:33:14     56s] (I)      Tie hi/lo max distance                             : 10.800000
[11/25 13:33:14     56s] (I)      Counted 316 PG shapes. eGR will not process PG shapes layer by layer.
[11/25 13:33:14     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:33:14     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:33:14     56s] (I)      ============== Pin Summary ==============
[11/25 13:33:14     56s] (I)      +-------+--------+---------+------------+
[11/25 13:33:14     56s] (I)      | Layer | # pins | % total |      Group |
[11/25 13:33:14     56s] (I)      +-------+--------+---------+------------+
[11/25 13:33:14     56s] (I)      |     1 |   4581 |   98.71 |        Pin |
[11/25 13:33:14     56s] (I)      |     2 |     60 |    1.29 | Pin access |
[11/25 13:33:14     56s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/25 13:33:14     56s] (I)      |     4 |      0 |    0.00 |      Other |
[11/25 13:33:14     56s] (I)      |     5 |      0 |    0.00 |      Other |
[11/25 13:33:14     56s] (I)      |     6 |      0 |    0.00 |      Other |
[11/25 13:33:14     56s] (I)      |     7 |      0 |    0.00 |      Other |
[11/25 13:33:14     56s] (I)      |     8 |      0 |    0.00 |      Other |
[11/25 13:33:14     56s] (I)      |     9 |      0 |    0.00 |      Other |
[11/25 13:33:14     56s] (I)      |    10 |      0 |    0.00 |      Other |
[11/25 13:33:14     56s] (I)      +-------+--------+---------+------------+
[11/25 13:33:14     56s] (I)      Custom ignore net properties:
[11/25 13:33:14     56s] (I)      1 : NotLegal
[11/25 13:33:14     56s] (I)      Default ignore net properties:
[11/25 13:33:14     56s] (I)      1 : Special
[11/25 13:33:14     56s] (I)      2 : Analog
[11/25 13:33:14     56s] (I)      3 : Fixed
[11/25 13:33:14     56s] (I)      4 : Skipped
[11/25 13:33:14     56s] (I)      5 : MixedSignal
[11/25 13:33:14     56s] (I)      Prerouted net properties:
[11/25 13:33:14     56s] (I)      1 : NotLegal
[11/25 13:33:14     56s] (I)      2 : Special
[11/25 13:33:14     56s] (I)      3 : Analog
[11/25 13:33:14     56s] (I)      4 : Fixed
[11/25 13:33:14     56s] (I)      5 : Skipped
[11/25 13:33:14     56s] (I)      6 : MixedSignal
[11/25 13:33:14     56s] [NR-eGR] Early global route reroute all routable nets
[11/25 13:33:14     56s] (I)      Use row-based GCell size
[11/25 13:33:14     56s] (I)      Use row-based GCell align
[11/25 13:33:14     56s] (I)      layer 0 area = 170496
[11/25 13:33:14     56s] (I)      layer 1 area = 170496
[11/25 13:33:14     56s] (I)      layer 2 area = 170496
[11/25 13:33:14     56s] (I)      GCell unit size   : 4320
[11/25 13:33:14     56s] (I)      GCell multiplier  : 1
[11/25 13:33:14     56s] (I)      GCell row height  : 4320
[11/25 13:33:14     56s] (I)      Actual row height : 4320
[11/25 13:33:14     56s] (I)      GCell align ref   : 20160 20160
[11/25 13:33:14     56s] [NR-eGR] Track table information for default rule: 
[11/25 13:33:14     56s] [NR-eGR] M1 has single uniform track structure
[11/25 13:33:14     56s] [NR-eGR] M2 has non-uniform track structure
[11/25 13:33:14     56s] [NR-eGR] M3 has single uniform track structure
[11/25 13:33:14     56s] [NR-eGR] M4 has single uniform track structure
[11/25 13:33:14     56s] [NR-eGR] M5 has single uniform track structure
[11/25 13:33:14     56s] [NR-eGR] M6 has single uniform track structure
[11/25 13:33:14     56s] [NR-eGR] M7 has single uniform track structure
[11/25 13:33:14     56s] [NR-eGR] M8 has single uniform track structure
[11/25 13:33:14     56s] [NR-eGR] M9 has single uniform track structure
[11/25 13:33:14     56s] [NR-eGR] Pad has single uniform track structure
[11/25 13:33:14     56s] (I)      ============== Default via ===============
[11/25 13:33:14     56s] (I)      +---+------------------+-----------------+
[11/25 13:33:14     56s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/25 13:33:14     56s] (I)      +---+------------------+-----------------+
[11/25 13:33:14     56s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/25 13:33:14     56s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/25 13:33:14     56s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/25 13:33:14     56s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/25 13:33:14     56s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/25 13:33:14     56s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/25 13:33:14     56s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/25 13:33:14     56s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/25 13:33:14     56s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/25 13:33:14     56s] (I)      +---+------------------+-----------------+
[11/25 13:33:14     56s] (I)      Design has 0 placement macros with 0 shapes. 
[11/25 13:33:14     56s] [NR-eGR] Read 162 PG shapes
[11/25 13:33:14     56s] [NR-eGR] Read 0 clock shapes
[11/25 13:33:14     56s] [NR-eGR] Read 0 other shapes
[11/25 13:33:14     56s] [NR-eGR] #Routing Blockages  : 0
[11/25 13:33:14     56s] [NR-eGR] #Bump Blockages     : 0
[11/25 13:33:14     56s] [NR-eGR] #Instance Blockages : 60
[11/25 13:33:14     56s] [NR-eGR] #PG Blockages       : 162
[11/25 13:33:14     56s] [NR-eGR] #Halo Blockages     : 0
[11/25 13:33:14     56s] [NR-eGR] #Boundary Blockages : 0
[11/25 13:33:14     56s] [NR-eGR] #Clock Blockages    : 0
[11/25 13:33:14     56s] [NR-eGR] #Other Blockages    : 0
[11/25 13:33:14     56s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/25 13:33:14     56s] [NR-eGR] #prerouted nets         : 0
[11/25 13:33:14     56s] [NR-eGR] #prerouted special nets : 0
[11/25 13:33:14     56s] [NR-eGR] #prerouted wires        : 0
[11/25 13:33:14     56s] [NR-eGR] Read 952 nets ( ignored 0 )
[11/25 13:33:14     56s] (I)        Front-side 952 ( ignored 0 )
[11/25 13:33:14     56s] (I)        Back-side  0 ( ignored 0 )
[11/25 13:33:14     56s] (I)        Both-side  0 ( ignored 0 )
[11/25 13:33:14     56s] (I)      dcls route internal nets
[11/25 13:33:14     56s] (I)      dcls route interface nets
[11/25 13:33:14     56s] (I)      dcls route common nets
[11/25 13:33:14     56s] (I)      dcls route top nets
[11/25 13:33:14     56s] (I)      Reading macro buffers
[11/25 13:33:14     56s] (I)      Number of macro buffers: 0
[11/25 13:33:14     56s] (I)      early_global_route_priority property id does not exist.
[11/25 13:33:14     56s] (I)      Read Num Blocks=222  Num Prerouted Wires=0  Num CS=0
[11/25 13:33:14     56s] (I)      Layer 1 (H) : #blockages 222 : #preroutes 0
[11/25 13:33:14     56s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/25 13:33:14     56s] (I)      Number of ignored nets                =      0
[11/25 13:33:14     56s] (I)      Number of connected nets              =      0
[11/25 13:33:14     56s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/25 13:33:14     56s] (I)      Number of clock nets                  =      0.  Ignored: No
[11/25 13:33:14     56s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/25 13:33:14     56s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/25 13:33:14     56s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/25 13:33:14     56s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/25 13:33:14     56s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/25 13:33:14     56s] (I)      Ndr track 0 does not exist
[11/25 13:33:14     56s] (I)      ---------------------Grid Graph Info--------------------
[11/25 13:33:14     56s] (I)      Routing area        : (0, 0) - (259776, 252288)
[11/25 13:33:14     56s] (I)      Core area           : (20160, 20160) - (239616, 231840)
[11/25 13:33:14     56s] (I)      Site width          :   864  (dbu)
[11/25 13:33:14     56s] (I)      Row height          :  4320  (dbu)
[11/25 13:33:14     56s] (I)      GCell row height    :  4320  (dbu)
[11/25 13:33:14     56s] (I)      GCell width         :  4320  (dbu)
[11/25 13:33:14     56s] (I)      GCell height        :  4320  (dbu)
[11/25 13:33:14     56s] (I)      Grid                :    60    58     3
[11/25 13:33:14     56s] (I)      Layer numbers       :     1     2     3
[11/25 13:33:14     56s] (I)      Layer name         :    M1    M2    M3
[11/25 13:33:14     56s] (I)      Vertical capacity   :     0     0  4320
[11/25 13:33:14     56s] (I)      Horizontal capacity :     0  4320     0
[11/25 13:33:14     56s] (I)      Default wire width  :   288   288   288
[11/25 13:33:14     56s] (I)      Default wire space  :   288   288   288
[11/25 13:33:14     56s] (I)      Default wire pitch  :   576   576   576
[11/25 13:33:14     56s] (I)      Default pitch size  :   576   576   576
[11/25 13:33:14     56s] (I)      First track coord   :   576  2880   576
[11/25 13:33:14     56s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/25 13:33:14     56s] (I)      Total num of tracks :   450   405   450
[11/25 13:33:14     56s] (I)      --------------------------------------------------------
[11/25 13:33:14     56s] 
[11/25 13:33:14     56s] [NR-eGR] ============ Routing rule table ============
[11/25 13:33:14     56s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[11/25 13:33:14     56s] [NR-eGR] ========================================
[11/25 13:33:14     56s] [NR-eGR] 
[11/25 13:33:14     56s] (I)      ==== NDR : (Default) ====
[11/25 13:33:14     56s] (I)      +--------------+--------+
[11/25 13:33:14     56s] (I)      |           ID |      0 |
[11/25 13:33:14     56s] (I)      |      Default |    yes |
[11/25 13:33:14     56s] (I)      |  Clk Special |     no |
[11/25 13:33:14     56s] (I)      | Hard spacing |     no |
[11/25 13:33:14     56s] (I)      |    NDR track | (none) |
[11/25 13:33:14     56s] (I)      |      NDR via | (none) |
[11/25 13:33:14     56s] (I)      |  Extra space |      0 |
[11/25 13:33:14     56s] (I)      |      Shields |      0 |
[11/25 13:33:14     56s] (I)      |   Demand (H) |      1 |
[11/25 13:33:14     56s] (I)      |   Demand (V) |      1 |
[11/25 13:33:14     56s] (I)      |        #Nets |    952 |
[11/25 13:33:14     56s] (I)      +--------------+--------+
[11/25 13:33:14     56s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:33:14     56s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/25 13:33:14     56s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:33:14     56s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:33:14     56s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/25 13:33:14     56s] (I)      +-------------------------------------------------------------------------------------+
[11/25 13:33:14     56s] (I)      =============== Blocked Tracks ===============
[11/25 13:33:14     56s] (I)      +-------+---------+----------+---------------+
[11/25 13:33:14     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/25 13:33:14     56s] (I)      +-------+---------+----------+---------------+
[11/25 13:33:14     56s] (I)      |     1 |       0 |        0 |         0.00% |
[11/25 13:33:14     56s] (I)      |     2 |   24300 |     2611 |        10.74% |
[11/25 13:33:14     56s] (I)      |     3 |   26100 |        0 |         0.00% |
[11/25 13:33:14     56s] (I)      +-------+---------+----------+---------------+
[11/25 13:33:14     56s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2.98 MB )
[11/25 13:33:14     56s] (I)      Reset routing kernel
[11/25 13:33:14     56s] (I)      Started Global Routing ( Curr Mem: 2.98 MB )
[11/25 13:33:14     56s] (I)      totalPins=2382  totalGlobalPin=2151 (90.30%)
[11/25 13:33:14     56s] (I)      ================= Net Group Info =================
[11/25 13:33:14     56s] (I)      +----+----------------+--------------+-----------+
[11/25 13:33:14     56s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/25 13:33:14     56s] (I)      +----+----------------+--------------+-----------+
[11/25 13:33:14     56s] (I)      |  1 |            952 |        M2(2) |     M3(3) |
[11/25 13:33:14     56s] (I)      +----+----------------+--------------+-----------+
[11/25 13:33:14     56s] (I)      total 2D Cap : 47825 = (21725 H, 26100 V)
[11/25 13:33:14     56s] (I)      total 2D Demand : 231 = (231 H, 0 V)
[11/25 13:33:14     56s] (I)      init route region map
[11/25 13:33:14     56s] (I)      #blocked GCells = 0
[11/25 13:33:14     56s] (I)      #regions = 1
[11/25 13:33:14     56s] (I)      init safety region map
[11/25 13:33:14     56s] (I)      #blocked GCells = 0
[11/25 13:33:14     56s] (I)      #regions = 1
[11/25 13:33:14     56s] (I)      Adjusted 0 GCells for pin access
[11/25 13:33:14     56s] [NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[11/25 13:33:14     56s] (I)      
[11/25 13:33:14     56s] (I)      ============  Phase 1a Route ============
[11/25 13:33:14     56s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:14     56s] (I)      
[11/25 13:33:14     56s] (I)      ============  Phase 1b Route ============
[11/25 13:33:14     56s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:14     56s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[11/25 13:33:14     56s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/25 13:33:14     56s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/25 13:33:14     56s] (I)      
[11/25 13:33:14     56s] (I)      ============  Phase 1c Route ============
[11/25 13:33:14     56s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:14     56s] (I)      
[11/25 13:33:14     56s] (I)      ============  Phase 1d Route ============
[11/25 13:33:14     56s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:14     56s] (I)      
[11/25 13:33:14     56s] (I)      ============  Phase 1e Route ============
[11/25 13:33:14     56s] (I)      Usage: 1776 = (1022 H, 754 V) = (4.70% H, 2.89% V) = (1.104e+03um H, 8.143e+02um V)
[11/25 13:33:14     56s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[11/25 13:33:14     56s] (I)      
[11/25 13:33:14     56s] (I)      ============  Phase 1l Route ============
[11/25 13:33:14     56s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/25 13:33:14     56s] (I)      Layer  2:      21381      2055         0        1770       23895    ( 6.90%) 
[11/25 13:33:14     56s] (I)      Layer  3:      25650       754         0           0       25650    ( 0.00%) 
[11/25 13:33:14     56s] (I)      Total:         47031      2809         0        1770       49545    ( 3.45%) 
[11/25 13:33:14     56s] (I)      
[11/25 13:33:14     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/25 13:33:14     56s] [NR-eGR]                        OverCon            
[11/25 13:33:14     56s] [NR-eGR]                         #Gcell     %Gcell
[11/25 13:33:14     56s] [NR-eGR]        Layer             (1-0)    OverCon
[11/25 13:33:14     56s] [NR-eGR] ----------------------------------------------
[11/25 13:33:14     56s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/25 13:33:14     56s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/25 13:33:14     56s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/25 13:33:14     56s] [NR-eGR] ----------------------------------------------
[11/25 13:33:14     56s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/25 13:33:14     56s] [NR-eGR] 
[11/25 13:33:14     56s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.98 MB )
[11/25 13:33:14     56s] (I)      Updating congestion map
[11/25 13:33:14     56s] (I)      total 2D Cap : 47881 = (21781 H, 26100 V)
[11/25 13:33:14     56s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/25 13:33:14     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2.98 MB )
[11/25 13:33:14     56s] [NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2.98 MB )
[11/25 13:33:14     56s] (I)      ======================================== Runtime Summary =========================================
[11/25 13:33:14     56s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[11/25 13:33:14     56s] (I)      --------------------------------------------------------------------------------------------------
[11/25 13:33:14     56s] (I)       Early Global Route                             100.00%  93.72 sec  93.76 sec  0.04 sec  0.03 sec 
[11/25 13:33:14     56s] (I)       +-Early Global Route kernel                     88.96%  93.72 sec  93.76 sec  0.04 sec  0.03 sec 
[11/25 13:33:14     56s] (I)       | +-Import and model                            36.65%  93.73 sec  93.75 sec  0.02 sec  0.01 sec 
[11/25 13:33:14     56s] (I)       | | +-Create place DB                            8.30%  93.73 sec  93.73 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | +-Import place data                        8.12%  93.73 sec  93.73 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Read instances and placement           2.63%  93.73 sec  93.73 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Read nets                              4.86%  93.73 sec  93.73 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | +-Create route DB                           19.95%  93.73 sec  93.74 sec  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)       | | | +-Import route data (1T)                  18.37%  93.74 sec  93.74 sec  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Read blockages ( Layer 2-3 )           3.31%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Read routing blockages               0.01%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Read bump blockages                  0.00%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Read instance blockages              0.75%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Read PG blockages                    0.25%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Read clock blockages                 0.51%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Read other blockages                 0.02%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Read halo blockages                  0.03%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Read boundary cut boxes              0.00%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Read blackboxes                        0.01%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Read prerouted                         0.88%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Read nets                              0.74%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Set up via pillars                     0.34%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Initialize 3D grid graph               0.06%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Model blockage capacity                2.66%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Initialize 3D capacity               1.55%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | +-Read aux data                              0.00%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | +-Others data preparation                    0.00%  93.74 sec  93.74 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | +-Create route kernel                        6.62%  93.74 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | +-Global Routing                              33.26%  93.75 sec  93.76 sec  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)       | | +-Initialization                             0.69%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | +-Net group 1                               28.79%  93.75 sec  93.76 sec  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)       | | | +-Generate topology                        1.26%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | +-Phase 1a                                 2.43%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Pattern routing (1T)                   1.63%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Add via demand to 2D                   0.40%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | +-Phase 1b                                 1.26%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | +-Phase 1c                                 0.02%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | +-Phase 1d                                 0.65%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | +-Phase 1e                                 0.85%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Route legalization                     0.20%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | | | +-Legalize Blockage Violations         0.07%  93.75 sec  93.75 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | | +-Phase 1l                                16.68%  93.75 sec  93.76 sec  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)       | | | | +-Layer assignment (1T)                 16.12%  93.75 sec  93.76 sec  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)       | +-Export cong map                              2.48%  93.76 sec  93.76 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)       | | +-Export 2D cong map                         0.91%  93.76 sec  93.76 sec  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)      ====================== Summary by functions ======================
[11/25 13:33:14     56s] (I)       Lv  Step                                   %      Real       CPU 
[11/25 13:33:14     56s] (I)      ------------------------------------------------------------------
[11/25 13:33:14     56s] (I)        0  Early Global Route               100.00%  0.04 sec  0.03 sec 
[11/25 13:33:14     56s] (I)        1  Early Global Route kernel         88.96%  0.04 sec  0.03 sec 
[11/25 13:33:14     56s] (I)        2  Import and model                  36.65%  0.02 sec  0.01 sec 
[11/25 13:33:14     56s] (I)        2  Global Routing                    33.26%  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)        2  Export cong map                    2.48%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        3  Net group 1                       28.79%  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)        3  Create route DB                   19.95%  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)        3  Create place DB                    8.30%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        3  Create route kernel                6.62%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        3  Export 2D cong map                 0.91%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        3  Initialization                     0.69%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        4  Import route data (1T)            18.37%  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)        4  Phase 1l                          16.68%  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)        4  Import place data                  8.12%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        4  Phase 1a                           2.43%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        4  Phase 1b                           1.26%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        4  Generate topology                  1.26%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        4  Phase 1e                           0.85%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        4  Phase 1d                           0.65%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Layer assignment (1T)             16.12%  0.01 sec  0.01 sec 
[11/25 13:33:14     56s] (I)        5  Read nets                          5.60%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Read blockages ( Layer 2-3 )       3.31%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Model blockage capacity            2.66%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Read instances and placement       2.63%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Pattern routing (1T)               1.63%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Read prerouted                     0.88%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Add via demand to 2D               0.40%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Set up via pillars                 0.34%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Route legalization                 0.20%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Initialize 3D grid graph           0.06%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Initialize 3D capacity             1.55%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Read instance blockages            0.75%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Read clock blockages               0.51%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Read PG blockages                  0.25%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Legalize Blockage Violations       0.07%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[11/25 13:33:14     56s] Running post-eGR process
[11/25 13:33:14     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:3072.4M, EPOCH TIME: 1732559594.224840
[11/25 13:33:14     56s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:14     56s] [hotspot] |            |   max hotspot | total hotspot |
[11/25 13:33:14     56s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:14     56s] [hotspot] | normalized |          0.00 |          0.00 |
[11/25 13:33:14     56s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:14     56s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:33:14     56s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:33:14     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3072.4M, EPOCH TIME: 1732559594.225899
[11/25 13:33:14     56s] [hotspot] Hotspot report including placement blocked areas
[11/25 13:33:14     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:3072.4M, EPOCH TIME: 1732559594.226420
[11/25 13:33:14     56s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:14     56s] [hotspot] |            |   max hotspot | total hotspot |
[11/25 13:33:14     56s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:14     56s] [hotspot] | normalized |          0.00 |          0.00 |
[11/25 13:33:14     56s] [hotspot] +------------+---------------+---------------+
[11/25 13:33:14     56s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:33:14     56s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:33:14     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3072.4M, EPOCH TIME: 1732559594.227185
[11/25 13:33:14     56s] Reported timing to dir ./timingReports
[11/25 13:33:14     56s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2568.5M, totSessionCpu=0:00:56 **
[11/25 13:33:14     56s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3072.4M, EPOCH TIME: 1732559594.232285
[11/25 13:33:14     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:14     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:14     56s] 
[11/25 13:33:14     56s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:14     56s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:14     56s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3072.4M, EPOCH TIME: 1732559594.235068
[11/25 13:33:14     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:14     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:14     56s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[11/25 13:33:14     56s] Begin: Collecting metrics
[11/25 13:33:14     56s] **INFO: Starting Blocking QThread with 1 CPU
[11/25 13:33:14     56s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/25 13:33:14      0s] *** QThread MetricCollect [begin] (optDesign #3) : mem = 0.5M
[11/25 13:33:14      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2567.1M, current mem=1947.6M)
[11/25 13:33:14      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1960.8M, current mem=1955.8M)
[11/25 13:33:14      0s] *** QThread MetricCollect [finish] (optDesign #3) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.5M
[11/25 13:33:14      0s] 
[11/25 13:33:14      0s] =============================================================================================
[11/25 13:33:14      0s]  Step TAT Report : QThreadWorker #1 / optDesign #3                              23.12-s091_1
[11/25 13:33:14      0s] =============================================================================================
[11/25 13:33:14      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:14      0s] ---------------------------------------------------------------------------------------------
[11/25 13:33:14      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:33:14      0s] ---------------------------------------------------------------------------------------------
[11/25 13:33:14      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:33:14      0s] ---------------------------------------------------------------------------------------------

[11/25 13:33:14     56s]  
_______________________________________________________________________
[11/25 13:33:15     56s]  ----------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:15     56s] | Snapshot                | WNS   | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/25 13:33:15     56s] |                         | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/25 13:33:15     56s] |-------------------------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
[11/25 13:33:15     56s] | initial_summary         |       |     |       59.62 |            |              | 0:00:00  |        3072 |    0 |   0 |
[11/25 13:33:15     56s] | excluded_clk_net_fixing |       |     |             |            |              | 0:00:01  |        3073 |      |     |
[11/25 13:33:15     56s] | final_summary           | 0.000 |   0 |       59.62 |       0.00 |         0.00 | 0:00:01  |        3074 |    0 |   0 |
[11/25 13:33:15     56s]  ----------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:15     56s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2569.0M, current mem=2569.0M)

[11/25 13:33:15     56s] End: Collecting metrics
[11/25 13:33:15     56s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2569.0M, totSessionCpu=0:00:56 **
[11/25 13:33:15     56s] 
[11/25 13:33:15     56s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:15     56s] Deleting Lib Analyzer.
[11/25 13:33:15     56s] 
[11/25 13:33:15     56s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:15     56s] *** Finished optDesign ***
[11/25 13:33:15     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:33:15     56s] UM:*                                                                   final
[11/25 13:33:15     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:33:15     56s] UM:*                                                                   opt_design_drv_postcts
[11/25 13:33:15     56s] Info: Summary of CRR changes:
[11/25 13:33:15     56s]       - Timing transform commits:       0
[11/25 13:33:15     56s] 
[11/25 13:33:15     56s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.4 real=0:00:02.0)
[11/25 13:33:15     56s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:33:15     56s] Info: Destroy the CCOpt slew target map.
[11/25 13:33:15     56s] 
[11/25 13:33:15     56s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:33:15     56s] Severity  ID               Count  Summary                                  
[11/25 13:33:15     56s] WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
[11/25 13:33:15     56s] WARNING   IMPPSP-1321          2  Removed %d out of boundary tracks from l...
[11/25 13:33:15     56s] *** Message Summary: 342 warning(s), 0 error(s)
[11/25 13:33:15     56s] 
[11/25 13:33:15     56s] clean pInstBBox. size 0
[11/25 13:33:15     56s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:33:15     56s] *** optDesign #3 [finish] () : cpu/real = 0:00:01.4/0:00:02.1 (0.7), totSession cpu/real = 0:00:56.5/0:09:35.2 (0.1), mem = 3073.5M
[11/25 13:33:15     56s] 
[11/25 13:33:15     56s] =============================================================================================
[11/25 13:33:15     56s]  Final TAT Report : optDesign #3                                                23.12-s091_1
[11/25 13:33:15     56s] =============================================================================================
[11/25 13:33:15     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:15     56s] ---------------------------------------------------------------------------------------------
[11/25 13:33:15     56s] [ InitOpt                ]      1   0:00:00.4  (  17.7 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:33:15     56s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:15     56s] [ ViewPruning            ]      2   0:00:00.2  (  11.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:33:15     56s] [ OptSummaryReport       ]      2   0:00:00.0  (   1.4 % )     0:00:00.7 /  0:00:00.4    0.5
[11/25 13:33:15     56s] [ MetricReport           ]      3   0:00:00.6  (  28.0 % )     0:00:00.6 /  0:00:00.4    0.6
[11/25 13:33:15     56s] [ DrvReport              ]      2   0:00:00.4  (  18.4 % )     0:00:00.4 /  0:00:00.1    0.2
[11/25 13:33:15     56s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:15     56s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[11/25 13:33:15     56s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:15     56s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:15     56s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:15     56s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.0    0.8
[11/25 13:33:15     56s] [ UpdateTimingGraph      ]      5   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:33:15     56s] [ TimingUpdate           ]     11   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:33:15     56s] [ TimingReport           ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:33:15     56s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:15     56s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:15     56s] [ MISC                   ]          0:00:00.2  (  10.1 % )     0:00:00.2 /  0:00:00.2    0.8
[11/25 13:33:15     56s] ---------------------------------------------------------------------------------------------
[11/25 13:33:15     56s]  optDesign #3 TOTAL                 0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.4    0.7
[11/25 13:33:15     56s] ---------------------------------------------------------------------------------------------
[11/25 13:33:15     56s] <CMD> report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
[11/25 13:33:15     56s] **ERROR: (IMPCCOPT-2004):	Cannot run 'report_ccopt_clock_trees -filename ./cts/clock_trees.rpt' as no clock trees are defined.

[11/25 13:33:15     56s] <CMD> report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
[11/25 13:33:15     56s] **ERROR: (IMPCCOPT-2004):	Cannot run 'report_ccopt_skew_groups -filename ./cts/skew_groups.rpt' as no clock trees are defined.

[11/25 13:33:15     56s] <CMD> timeDesign -postCTS -expandedViews -outDir ./cts/timing/
[11/25 13:33:15     56s] *** Time Design ... ***
[11/25 13:33:15     56s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:00:56.5/0:09:35.2 (0.1), mem = 3073.5M
[11/25 13:33:15     56s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:33:15     56s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3067.5M, EPOCH TIME: 1732559595.214400
[11/25 13:33:15     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:15     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:15     56s] Cell dist_sort LLGs are deleted
[11/25 13:33:15     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:15     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:15     56s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3067.5M, EPOCH TIME: 1732559595.214585
[11/25 13:33:15     56s] Start to check current routing status for nets...
[11/25 13:33:15     56s] All nets are already routed correctly.
[11/25 13:33:15     56s] End to check current routing status for nets (mem=3067.5M)
[11/25 13:33:15     56s] Cell dist_sort LLGs are deleted
[11/25 13:33:15     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:15     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:15     56s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3069.5M, EPOCH TIME: 1732559595.229484
[11/25 13:33:15     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:15     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:15     56s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3069.5M, EPOCH TIME: 1732559595.229654
[11/25 13:33:15     56s] Max number of tech site patterns supported in site array is 256.
[11/25 13:33:15     56s] Core basic site is coreSite
[11/25 13:33:15     56s] After signature check, allow fast init is true, keep pre-filter is true.
[11/25 13:33:15     56s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/25 13:33:15     56s] Fast DP-INIT is on for default
[11/25 13:33:15     56s] Atter site array init, number of instance map data is 0.
[11/25 13:33:15     56s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.003, REAL:0.003, MEM:3069.5M, EPOCH TIME: 1732559595.232954
[11/25 13:33:15     56s] 
[11/25 13:33:15     56s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:15     56s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:15     56s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.005, MEM:3069.5M, EPOCH TIME: 1732559595.234298
[11/25 13:33:15     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:15     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:15     56s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+
|default_setup_view  |  0.000  |  0.000  |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[11/25 13:33:15     56s] Reported timing to dir ./cts/timing/
[11/25 13:33:15     56s] Total CPU time: 0.14 sec
[11/25 13:33:15     56s] Total Real time: 0.0 sec
[11/25 13:33:15     56s] Total Memory Usage: 3069.722656 Mbytes
[11/25 13:33:15     56s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:33:15     56s] *** timeDesign #2 [finish] () : cpu/real = 0:00:00.1/0:00:00.5 (0.3), totSession cpu/real = 0:00:56.6/0:09:35.7 (0.1), mem = 3069.7M
[11/25 13:33:15     56s] 
[11/25 13:33:15     56s] =============================================================================================
[11/25 13:33:15     56s]  Final TAT Report : timeDesign #2                                               23.12-s091_1
[11/25 13:33:15     56s] =============================================================================================
[11/25 13:33:15     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:15     56s] ---------------------------------------------------------------------------------------------
[11/25 13:33:15     56s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.1 % )     0:00:00.4 /  0:00:00.1    0.2
[11/25 13:33:15     56s] [ DrvReport              ]      1   0:00:00.4  (  76.4 % )     0:00:00.4 /  0:00:00.0    0.1
[11/25 13:33:15     56s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:33:15     56s] [ TimingUpdate           ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:33:15     56s] [ TimingReport           ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:33:15     56s] [ GenerateReports        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:33:15     56s] [ MISC                   ]          0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:33:15     56s] ---------------------------------------------------------------------------------------------
[11/25 13:33:15     56s]  timeDesign #2 TOTAL                0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.1    0.3
[11/25 13:33:15     56s] ---------------------------------------------------------------------------------------------
[11/25 13:33:25     56s] <CMD> saveDesign dist_sort.clock.enc
[11/25 13:33:25     56s] % Begin save design ... (date=11/25 13:33:25, mem=2564.7M)
[11/25 13:33:25     56s] % Begin Save ccopt configuration ... (date=11/25 13:33:25, mem=2564.7M)
[11/25 13:33:25     56s] % End Save ccopt configuration ... (date=11/25 13:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2565.4M, current mem=2565.4M)
[11/25 13:33:26     56s] % Begin Save netlist data ... (date=11/25 13:33:25, mem=2565.4M)
[11/25 13:33:26     56s] Writing Binary DB to dist_sort.clock.enc.dat/dist_sort.v.bin in single-threaded mode...
[11/25 13:33:26     56s] % End Save netlist data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2565.4M, current mem=2565.4M)
[11/25 13:33:26     56s] Saving symbol-table file ...
[11/25 13:33:26     56s] Saving congestion map file dist_sort.clock.enc.dat/dist_sort.route.congmap.gz ...
[11/25 13:33:26     56s] % Begin Save AAE data ... (date=11/25 13:33:26, mem=2565.6M)
[11/25 13:33:26     56s] Saving AAE Data ...
[11/25 13:33:26     56s] % End Save AAE data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2565.6M, current mem=2565.6M)
[11/25 13:33:26     56s] Saving mode setting ...
[11/25 13:33:26     56s] Saving global file ...
[11/25 13:33:26     57s] % Begin Save floorplan data ... (date=11/25 13:33:26, mem=2567.8M)
[11/25 13:33:26     57s] Saving floorplan file ...
[11/25 13:33:26     57s] % End Save floorplan data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2567.8M, current mem=2567.8M)
[11/25 13:33:26     57s] Saving PG file dist_sort.clock.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:33:26 2024)
[11/25 13:33:26     57s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3069.2M) ***
[11/25 13:33:26     57s] *info - save blackBox cells to lef file dist_sort.clock.enc.dat/dist_sort.bbox.lef
[11/25 13:33:26     57s] Saving Drc markers ...
[11/25 13:33:26     57s] ... No Drc file written since there is no markers found.
[11/25 13:33:26     57s] % Begin Save placement data ... (date=11/25 13:33:26, mem=2568.0M)
[11/25 13:33:26     57s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:33:26     57s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:33:26     57s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3072.2M) ***
[11/25 13:33:26     57s] % End Save placement data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2568.0M, current mem=2568.0M)
[11/25 13:33:26     57s] % Begin Save routing data ... (date=11/25 13:33:26, mem=2568.0M)
[11/25 13:33:26     57s] Saving route file ...
[11/25 13:33:26     57s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3069.2M) ***
[11/25 13:33:26     57s] % End Save routing data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2568.2M, current mem=2568.2M)
[11/25 13:33:26     57s] Saving property file dist_sort.clock.enc.dat/dist_sort.prop
[11/25 13:33:26     57s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3072.2M) ***
[11/25 13:33:26     57s] Saving rc congestion map dist_sort.clock.enc.dat/dist_sort.congmap.gz ...
[11/25 13:33:26     57s] Saving preRoute extracted patterns in file 'dist_sort.clock.enc.dat/dist_sort.techData.gz' ...
[11/25 13:33:26     57s] Saving preRoute extraction data in directory 'dist_sort.clock.enc.dat/extraction/' ...
[11/25 13:33:26     57s] eee: Checksum of RC Grid density data=120
[11/25 13:33:26     57s] % Begin Save power constraints data ... (date=11/25 13:33:26, mem=2569.7M)
[11/25 13:33:26     57s] % End Save power constraints data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2569.7M, current mem=2569.7M)
[11/25 13:33:27     57s] Generated self-contained design dist_sort.clock.enc.dat
[11/25 13:33:27     57s] % End save design ... (date=11/25 13:33:27, total cpu=0:00:01.0, real=0:00:02.0, peak res=2571.0M, current mem=2571.0M)
[11/25 13:33:27     57s] *** Message Summary: 0 warning(s), 0 error(s)
[11/25 13:33:27     57s] 
[11/25 13:33:27     57s] <CMD> setNanoRouteMode -drouteMinimizeLithoEffectOnLayer {t t t t t t t t t t}
[11/25 13:33:27     57s] <CMD> setNanoRouteMode -routeWithViaInPin true -routeDesignFixClockNets true -routeTopRoutingLayer 3
[11/25 13:33:27     57s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/25 13:33:27     57s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[11/25 13:33:27     57s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/25 13:33:27     57s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/25 13:33:27     57s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/25 13:33:27     57s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/25 13:33:27     57s] <CMD> setNanoRouteMode -drouteEndIteration 20
[11/25 13:33:27     57s] <CMD> routeDesign
[11/25 13:33:27     57s] % Begin routeDesign (date=11/25 13:33:27, mem=2571.0M)
[11/25 13:33:27     57s] ### Time Record (routeDesign) is installed.
[11/25 13:33:27     57s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2571.08 (MB), peak = 2686.60 (MB)
[11/25 13:33:27     57s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/25 13:33:27     57s] #**INFO: setDesignMode -flowEffort standard
[11/25 13:33:27     57s] #**INFO: setDesignMode -powerEffort none
[11/25 13:33:27     57s] **INFO: User settings:
[11/25 13:33:27     57s] setNanoRouteMode -route_detail_end_iteration                   20
[11/25 13:33:27     57s] setNanoRouteMode -route_detail_fix_antenna                     false
[11/25 13:33:27     57s] setNanoRouteMode -route_detail_minimize_litho_effect_on_layer  {t t t t t t t t t t}
[11/25 13:33:27     57s] setNanoRouteMode -route_route_side                             front
[11/25 13:33:27     57s] setNanoRouteMode -route_extract_third_party_compatible         false
[11/25 13:33:27     57s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     4.3
[11/25 13:33:27     57s] setNanoRouteMode -route_bottom_routing_layer                   2
[11/25 13:33:27     57s] setNanoRouteMode -route_fix_clock_nets                         true
[11/25 13:33:27     57s] setNanoRouteMode -route_exp_design_mode_top_routing_layer      3
[11/25 13:33:27     57s] setNanoRouteMode -route_top_routing_layer                      3
[11/25 13:33:27     57s] setNanoRouteMode -route_with_si_driven                         false
[11/25 13:33:27     57s] setNanoRouteMode -route_with_timing_driven                     true
[11/25 13:33:27     57s] setNanoRouteMode -route_with_via_in_pin                        true
[11/25 13:33:27     57s] setDesignMode -topRoutingLayer                                 M3
[11/25 13:33:27     57s] setExtractRCMode -engine                                       preRoute
[11/25 13:33:27     57s] setDelayCalMode -enable_high_fanout                            true
[11/25 13:33:27     57s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[11/25 13:33:27     57s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/25 13:33:27     57s] setDelayCalMode -engine                                        aae
[11/25 13:33:27     57s] setDelayCalMode -ignoreNetLoad                                 false
[11/25 13:33:27     57s] setDelayCalMode -socv_accuracy_mode                            low
[11/25 13:33:27     57s] setSIMode -separate_delta_delay_on_data                        true
[11/25 13:33:27     57s] 
[11/25 13:33:27     57s] #**INFO: multi-cut via swapping will be performed after routing.
[11/25 13:33:27     57s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/25 13:33:27     57s] OPERPROF: Starting checkPlace at level 1, MEM:3111.4M, EPOCH TIME: 1732559607.568268
[11/25 13:33:27     57s] Processing tracks to init pin-track alignment.
[11/25 13:33:27     57s] z: 1, totalTracks: 1
[11/25 13:33:27     57s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 2880
[11/25 13:33:27     57s] z: 3, totalTracks: 1
[11/25 13:33:27     57s] z: 5, totalTracks: 1
[11/25 13:33:27     57s] z: 7, totalTracks: 1
[11/25 13:33:27     57s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:27     57s] Cell dist_sort LLGs are deleted
[11/25 13:33:27     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:27     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:27     57s] # Building dist_sort llgBox search-tree.
[11/25 13:33:27     57s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3111.4M, EPOCH TIME: 1732559607.571858
[11/25 13:33:27     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:27     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:27     57s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3111.4M, EPOCH TIME: 1732559607.572921
[11/25 13:33:27     57s] Max number of tech site patterns supported in site array is 256.
[11/25 13:33:27     57s] Core basic site is coreSite
[11/25 13:33:27     57s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:33:27     57s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/25 13:33:27     57s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:33:27     57s] SiteArray: use 65,536 bytes
[11/25 13:33:27     57s] SiteArray: current memory after site array memory allocation 3111.4M
[11/25 13:33:27     57s] SiteArray: FP blocked sites are writable
[11/25 13:33:27     57s] Keep-away cache is enable on metals: 1-10
[11/25 13:33:27     57s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:33:27     57s] Atter site array init, number of instance map data is 0.
[11/25 13:33:27     57s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.001, REAL:0.002, MEM:3111.4M, EPOCH TIME: 1732559607.574691
[11/25 13:33:27     57s] 
[11/25 13:33:27     57s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:27     57s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:27     57s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.003, MEM:3111.4M, EPOCH TIME: 1732559607.575202
[11/25 13:33:27     57s] Begin checking placement ... (start mem=3111.4M, init mem=3111.4M)
[11/25 13:33:27     57s] Begin checking exclusive groups violation ...
[11/25 13:33:27     57s] There are 0 groups to check, max #box is 0, total #box is 0
[11/25 13:33:27     57s] Finished checking exclusive groups violations. Found 0 Vio.
[11/25 13:33:27     57s] 
[11/25 13:33:27     57s] Running CheckPlace using 1 thread in normal mode...
[11/25 13:33:27     57s] 
[11/25 13:33:27     57s] ...checkPlace normal is done!
[11/25 13:33:27     57s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3111.4M, EPOCH TIME: 1732559607.584850
[11/25 13:33:27     57s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:3111.4M, EPOCH TIME: 1732559607.585529
[11/25 13:33:27     57s] *info: Placed = 1879           (Fixed = 98)
[11/25 13:33:27     57s] *info: Unplaced = 0           
[11/25 13:33:27     57s] Placement Density:59.62%(1703/2857)
[11/25 13:33:27     57s] Placement Density (including fixed std cells):60.26%(1749/2903)
[11/25 13:33:27     57s] Cell dist_sort LLGs are deleted
[11/25 13:33:27     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:33:27     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:27     57s] # Resetting pin-track-align track data.
[11/25 13:33:27     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:27     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:27     57s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3111.4M)
[11/25 13:33:27     57s] OPERPROF: Finished checkPlace at level 1, CPU:0.018, REAL:0.019, MEM:3111.4M, EPOCH TIME: 1732559607.587734
[11/25 13:33:27     57s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[11/25 13:33:27     57s] % Begin globalDetailRoute (date=11/25 13:33:27, mem=2571.3M)
[11/25 13:33:27     57s] 
[11/25 13:33:27     57s] globalDetailRoute
[11/25 13:33:27     57s] 
[11/25 13:33:27     57s] #Start globalDetailRoute on Mon Nov 25 13:33:27 2024
[11/25 13:33:27     57s] #
[11/25 13:33:27     57s] ### Time Record (globalDetailRoute) is installed.
[11/25 13:33:27     57s] ### Time Record (Pre Callback) is installed.
[11/25 13:33:27     57s] ### Time Record (Pre Callback) is uninstalled.
[11/25 13:33:27     57s] ### Time Record (DB Import) is installed.
[11/25 13:33:27     57s] ### Time Record (Timing Data Generation) is installed.
[11/25 13:33:27     57s] #Generating timing data, please wait...
[11/25 13:33:27     57s] #3211 total nets, 952 already routed, 952 will ignore in trialRoute
[11/25 13:33:27     57s] ### run_trial_route starts on Mon Nov 25 13:33:27 2024 with memory = 2562.36 (MB), peak = 2686.60 (MB)
[11/25 13:33:27     57s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:33:27     57s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/25 13:33:27     57s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:27     57s] ### dump_timing_file starts on Mon Nov 25 13:33:27 2024 with memory = 2550.29 (MB), peak = 2686.60 (MB)
[11/25 13:33:27     57s] ### extractRC starts on Mon Nov 25 13:33:27 2024 with memory = 2545.12 (MB), peak = 2686.60 (MB)
[11/25 13:33:27     57s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/25 13:33:27     57s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:27     57s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:27     57s] ### List of enabled active setup view(s) before pruning:
[11/25 13:33:27     57s] ###     default_setup_view (ID=0)
[11/25 13:33:27     57s] ### Total 1 view(s).
[11/25 13:33:27     57s] ### Only one setup view is available. No pruning.
[11/25 13:33:27     57s] ### 0 out of 1 active view(s) are pruned
[11/25 13:33:27     57s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2539.61 (MB), peak = 2686.60 (MB)
[11/25 13:33:27     57s] ### generate_preroute_timing_data starts on Mon Nov 25 13:33:27 2024 with memory = 2539.61 (MB), peak = 2686.60 (MB)
[11/25 13:33:27     57s] #Reporting timing...
[11/25 13:33:27     57s] ### report_timing starts on Mon Nov 25 13:33:27 2024 with memory = 2539.61 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### report_timing cpu:00:00:01, real:00:00:01, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] 
[11/25 13:33:28     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:28     58s] TLC MultiMap info (StdDelay):
[11/25 13:33:28     58s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:28     58s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:28     58s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:28     58s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:28     58s]  Setting StdDelay to: 4.2ps
[11/25 13:33:28     58s] 
[11/25 13:33:28     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:28     58s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 1.080 (ns)
[11/25 13:33:28     58s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2525.40 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] #Library Standard Delay: 4.20ps
[11/25 13:33:28     58s] #Slack threshold: 8.40ps
[11/25 13:33:28     58s] ### generate_net_cdm_timing starts on Mon Nov 25 13:33:28 2024 with memory = 2525.40 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] #*** Analyzed 0 timing critical paths, and collected 0.
[11/25 13:33:28     58s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2525.46 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:28     58s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2530.38 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] #Default setup view is reset to default_setup_view.
[11/25 13:33:28     58s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2530.38 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### generate_preroute_timing_data cpu:00:00:01, real:00:00:01, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] #Current view: default_setup_view 
[11/25 13:33:28     58s] #Current enabled view: default_setup_view 
[11/25 13:33:28     58s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2530.38 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] #Done generating timing data.
[11/25 13:33:28     58s] ### Time Record (Timing Data Generation) is uninstalled.
[11/25 13:33:28     58s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[11/25 13:33:28     58s] ### Net info: total nets: 11932
[11/25 13:33:28     58s] ### Net info: dirty nets: 0
[11/25 13:33:28     58s] ### Net info: marked as disconnected nets: 0
[11/25 13:33:28     58s] ### Net info: fully routed nets: 0
[11/25 13:33:28     58s] ### Net info: trivial (< 2 pins) nets: 10980
[11/25 13:33:28     58s] ### Net info: unrouted nets: 952
[11/25 13:33:28     58s] ### Net info: re-extraction nets: 0
[11/25 13:33:28     58s] ### Net info: ignored nets: 0
[11/25 13:33:28     58s] ### Net info: skip routing nets: 0
[11/25 13:33:28     58s] ### import design signature (4): route=1101192478 fixed_route=1101192478 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1661168786 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=26600547 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:33:28     58s] ### Time Record (DB Import) is uninstalled.
[11/25 13:33:28     58s] #NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
[11/25 13:33:28     58s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:28     58s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:28     58s] ### Time Record (Global Routing) is installed.
[11/25 13:33:28     58s] ### Time Record (Global Routing) is uninstalled.
[11/25 13:33:28     58s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:28     58s] #Start routing data preparation on Mon Nov 25 13:33:28 2024
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[11/25 13:33:28     58s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/25 13:33:28     58s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/25 13:33:28     58s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/25 13:33:28     58s] ### Time Record (Cell Pin Access) is installed.
[11/25 13:33:28     58s] #Rebuild pin access data for design.
[11/25 13:33:28     58s] #Initial pin access analysis.
[11/25 13:33:28     58s] #Detail pin access analysis.
[11/25 13:33:28     58s] ### Time Record (Cell Pin Access) is uninstalled.
[11/25 13:33:28     58s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:28     58s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:28     58s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:28     58s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:33:28     58s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:33:28     58s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:33:28     58s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:28     58s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:33:28     58s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:28     58s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:33:28     58s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:33:28     58s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/25 13:33:28     58s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:28     58s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/25 13:33:28     58s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/25 13:33:28     58s] #pin_access_rlayer=2(M2)
[11/25 13:33:28     58s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/25 13:33:28     58s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/25 13:33:28     58s] #enable_dpt_layer_shield=F
[11/25 13:33:28     58s] #has_line_end_grid=F
[11/25 13:33:28     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2542.76 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] #Regenerating Ggrids automatically.
[11/25 13:33:28     58s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:33:28     58s] #Using automatically generated G-grids.
[11/25 13:33:28     58s] #Done routing data preparation.
[11/25 13:33:28     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2552.22 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Summary of active signal nets routing constraints set by OPT:
[11/25 13:33:28     58s] #	preferred routing layers      : 0
[11/25 13:33:28     58s] #	preferred routing layer effort: 0
[11/25 13:33:28     58s] #	preferred extra space         : 0
[11/25 13:33:28     58s] #	preferred multi-cut via       : 0
[11/25 13:33:28     58s] #	avoid detour                  : 0
[11/25 13:33:28     58s] #	expansion ratio               : 0
[11/25 13:33:28     58s] #	net priority                  : 0
[11/25 13:33:28     58s] #	s2s control                   : 0
[11/25 13:33:28     58s] #	avoid chaining                : 0
[11/25 13:33:28     58s] #	inst-based stacking via       : 0
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Summary of active signal nets routing constraints set by USER:
[11/25 13:33:28     58s] #	preferred routing layers      : 0
[11/25 13:33:28     58s] #	preferred routing layer effort     : 0
[11/25 13:33:28     58s] #	preferred extra space              : 0
[11/25 13:33:28     58s] #	preferred multi-cut via            : 0
[11/25 13:33:28     58s] #	avoid detour                       : 0
[11/25 13:33:28     58s] #	net weight                         : 0
[11/25 13:33:28     58s] #	avoid chaining                     : 0
[11/25 13:33:28     58s] #	cell-based stacking via (required) : 0
[11/25 13:33:28     58s] #	cell-based stacking via (optional) : 0
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Start timing driven prevention iteration...
[11/25 13:33:28     58s] ### td_prevention_read_timing_data starts on Mon Nov 25 13:33:28 2024 with memory = 2552.22 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] #Setup timing driven global route constraints on 0 nets
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #----------------------------------------------------
[11/25 13:33:28     58s] # Summary of active signal nets routing constraints
[11/25 13:33:28     58s] #+--------------------------+-----------+
[11/25 13:33:28     58s] #+--------------------------+-----------+
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #----------------------------------------------------
[11/25 13:33:28     58s] #Skipped timing-driven prevention.
[11/25 13:33:28     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2555.05 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] #Total number of trivial nets (e.g. < 2 pins) = 10980 (skipped).
[11/25 13:33:28     58s] #Total number of routable nets = 952.
[11/25 13:33:28     58s] #Total number of nets in the design = 11932.
[11/25 13:33:28     58s] #952 routable nets do not have any wires.
[11/25 13:33:28     58s] #952 nets will be global routed.
[11/25 13:33:28     58s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Finished routing data preparation on Mon Nov 25 13:33:28 2024
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Cpu time = 00:00:00
[11/25 13:33:28     58s] #Elapsed time = 00:00:00
[11/25 13:33:28     58s] #Increased memory = 0.00 (MB)
[11/25 13:33:28     58s] #Total memory = 2555.30 (MB)
[11/25 13:33:28     58s] #Peak memory = 2686.60 (MB)
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:28     58s] ### Time Record (Global Routing) is installed.
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Start global routing on Mon Nov 25 13:33:28 2024
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Start global routing initialization on Mon Nov 25 13:33:28 2024
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Number of eco nets is 0
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Start global routing data preparation on Mon Nov 25 13:33:28 2024
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] ### build_merged_routing_blockage_rect_list starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] #Start routing resource analysis on Mon Nov 25 13:33:28 2024
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] ### init_is_bin_blocked starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### adjust_flow_cap starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### set_via_blocked starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### copy_flow starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] #Routing resource analysis is done on Mon Nov 25 13:33:28 2024
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] ### report_flow_cap starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] #  Resource Analysis:
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/25 13:33:28     58s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/25 13:33:28     58s] #  --------------------------------------------------------------
[11/25 13:33:28     58s] #  M2             H         358          47         506     0.00%
[11/25 13:33:28     58s] #  M3             V         450           0         506     0.00%
[11/25 13:33:28     58s] #  --------------------------------------------------------------
[11/25 13:33:28     58s] #  Total                    808       5.74%        1012     0.00%
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### analyze_m2_tracks starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### report_initial_resource starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### mark_pg_pins_accessibility starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### set_net_region starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Global routing data preparation is done on Mon Nov 25 13:33:28 2024
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] ### prepare_level starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### init level 1 starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### Level 1 hgrid = 23 X 22
[11/25 13:33:28     58s] ### prepare_level_flow starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Global routing initialization is done on Mon Nov 25 13:33:28 2024
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #Skip 1/2 round for no nets in the round...
[11/25 13:33:28     58s] #Route nets in 2/2 round...
[11/25 13:33:28     58s] #start global routing iteration 1...
[11/25 13:33:28     58s] ### init_flow_edge starts on Mon Nov 25 13:33:28 2024 with memory = 2555.30 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### cal_flow starts on Mon Nov 25 13:33:28 2024 with memory = 2555.97 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### routing at level 1 (topmost level) iter 0
[11/25 13:33:28     58s] ### measure_qor starts on Mon Nov 25 13:33:28 2024 with memory = 2558.41 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### measure_congestion starts on Mon Nov 25 13:33:28 2024 with memory = 2558.41 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:28     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.42 (MB), peak = 2686.60 (MB)
[11/25 13:33:28     58s] #
[11/25 13:33:28     58s] #start global routing iteration 2...
[11/25 13:33:28     58s] ### routing at level 1 (topmost level) iter 1
[11/25 13:33:29     58s] ### measure_qor starts on Mon Nov 25 13:33:29 2024 with memory = 2558.67 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### measure_congestion starts on Mon Nov 25 13:33:29 2024 with memory = 2558.67 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.67 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] ### route_end starts on Mon Nov 25 13:33:29 2024 with memory = 2558.67 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #Total number of trivial nets (e.g. < 2 pins) = 10980 (skipped).
[11/25 13:33:29     58s] #Total number of routable nets = 952.
[11/25 13:33:29     58s] #Total number of nets in the design = 11932.
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #952 routable nets have routed wires.
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #Routed nets constraints summary:
[11/25 13:33:29     58s] #-----------------------------
[11/25 13:33:29     58s] #        Rules   Unconstrained  
[11/25 13:33:29     58s] #-----------------------------
[11/25 13:33:29     58s] #      Default             952  
[11/25 13:33:29     58s] #-----------------------------
[11/25 13:33:29     58s] #        Total             952  
[11/25 13:33:29     58s] #-----------------------------
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #Routing constraints summary of the whole design:
[11/25 13:33:29     58s] #-----------------------------
[11/25 13:33:29     58s] #        Rules   Unconstrained  
[11/25 13:33:29     58s] #-----------------------------
[11/25 13:33:29     58s] #      Default             952  
[11/25 13:33:29     58s] #-----------------------------
[11/25 13:33:29     58s] #        Total             952  
[11/25 13:33:29     58s] #-----------------------------
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 25 13:33:29 2024 with memory = 2558.67 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### cal_base_flow starts on Mon Nov 25 13:33:29 2024 with memory = 2558.67 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### init_flow_edge starts on Mon Nov 25 13:33:29 2024 with memory = 2558.67 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### cal_flow starts on Mon Nov 25 13:33:29 2024 with memory = 2558.68 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### report_overcon starts on Mon Nov 25 13:33:29 2024 with memory = 2558.68 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #                 OverCon          
[11/25 13:33:29     58s] #                  #Gcell    %Gcell
[11/25 13:33:29     58s] #     Layer           (1)   OverCon  Flow/Cap
[11/25 13:33:29     58s] #  ----------------------------------------------
[11/25 13:33:29     58s] #  M2            0(0.00%)   (0.00%)     0.19  
[11/25 13:33:29     58s] #  M3            0(0.00%)   (0.00%)     0.07  
[11/25 13:33:29     58s] #  ----------------------------------------------
[11/25 13:33:29     58s] #     Total      0(0.00%)   (0.00%)
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/25 13:33:29     58s] #  Overflow after GR: 0.00% H + 0.00% V
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### cal_base_flow starts on Mon Nov 25 13:33:29 2024 with memory = 2558.68 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### init_flow_edge starts on Mon Nov 25 13:33:29 2024 with memory = 2558.68 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### cal_flow starts on Mon Nov 25 13:33:29 2024 with memory = 2558.68 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### generate_cong_map_content starts on Mon Nov 25 13:33:29 2024 with memory = 2558.68 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### Sync with Inovus CongMap starts on Mon Nov 25 13:33:29 2024 with memory = 2558.68 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] #Hotspot report including placement blocked areas
[11/25 13:33:29     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:3106.7M, EPOCH TIME: 1732559609.033792
[11/25 13:33:29     58s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/25 13:33:29     58s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[11/25 13:33:29     58s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/25 13:33:29     58s] [hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[11/25 13:33:29     58s] [hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[11/25 13:33:29     58s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/25 13:33:29     58s] [hotspot] |   worst    |          0.00 |          0.00 |                                     |
[11/25 13:33:29     58s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/25 13:33:29     58s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[11/25 13:33:29     58s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/25 13:33:29     58s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:33:29     58s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/25 13:33:29     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/25 13:33:29     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.002, MEM:3106.7M, EPOCH TIME: 1732559609.035591
[11/25 13:33:29     58s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### update starts on Mon Nov 25 13:33:29 2024 with memory = 2558.68 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] #Complete Global Routing.
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #  Routing Statistics
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #---------------+-----------+-----+
[11/25 13:33:29     58s] #  Layer        | Length(um)| Vias|
[11/25 13:33:29     58s] #---------------+-----------+-----+
[11/25 13:33:29     58s] #  Active ( 0H) |          0|    0|
[11/25 13:33:29     58s] #  M1 ( 1V)     |          0| 1884|
[11/25 13:33:29     58s] #  M2 ( 2H)     |       1138|  252|
[11/25 13:33:29     58s] #  M3 ( 3V)     |        363|    0|
[11/25 13:33:29     58s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:29     58s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:29     58s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:29     58s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:29     58s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:29     58s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:29     58s] #  Pad (10H)    |          0|    0|
[11/25 13:33:29     58s] #---------------+-----------+-----+
[11/25 13:33:29     58s] #  Total        |       1500| 2136|
[11/25 13:33:29     58s] #---------------+-----------+-----+
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:29     58s] ### update cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### report_overcon starts on Mon Nov 25 13:33:29 2024 with memory = 2558.80 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### report_overcon starts on Mon Nov 25 13:33:29 2024 with memory = 2558.80 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] #Max overcon = 0 track.
[11/25 13:33:29     58s] #Total overcon = 0.00%.
[11/25 13:33:29     58s] #Worst layer Gcell overcon rate = 0.00%.
[11/25 13:33:29     58s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     58s] ### global_route design signature (7): route=1872240040 net_attr=918368740
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #Global routing statistics:
[11/25 13:33:29     58s] #Cpu time = 00:00:00
[11/25 13:33:29     58s] #Elapsed time = 00:00:00
[11/25 13:33:29     58s] #Increased memory = 3.50 (MB)
[11/25 13:33:29     58s] #Total memory = 2558.80 (MB)
[11/25 13:33:29     58s] #Peak memory = 2686.60 (MB)
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #Finished global routing on Mon Nov 25 13:33:29 2024
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] #
[11/25 13:33:29     58s] ### Time Record (Global Routing) is uninstalled.
[11/25 13:33:29     58s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:29     58s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:29     58s] ### track-assign external-init starts on Mon Nov 25 13:33:29 2024 with memory = 2558.80 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     58s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:29     59s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:29     59s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:29     59s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:29     59s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.80 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     59s] ### track-assign engine-init starts on Mon Nov 25 13:33:29 2024 with memory = 2558.80 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     59s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:29     59s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     59s] ### track-assign core-engine starts on Mon Nov 25 13:33:29 2024 with memory = 2558.80 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     59s] #Start Track Assignment.
[11/25 13:33:29     59s] #Done with 437 horizontal wires in 1 hboxes and 139 vertical wires in 1 hboxes.
[11/25 13:33:29     59s] #Done with 57 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[11/25 13:33:29     59s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #Track assignment summary:
[11/25 13:33:29     59s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/25 13:33:29     59s] #------------------------------------------------------------------------
[11/25 13:33:29     59s] # M2          1140.34 	  0.14%  	  0.00% 	  0.01%
[11/25 13:33:29     59s] # M3           334.51 	  0.00%  	  0.00% 	  0.00%
[11/25 13:33:29     59s] #------------------------------------------------------------------------
[11/25 13:33:29     59s] # All        1474.85  	  0.11% 	  0.00% 	  0.00%
[11/25 13:33:29     59s] #Complete Track Assignment.
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #  Routing Statistics
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #---------------+-----------+-----+
[11/25 13:33:29     59s] #  Layer        | Length(um)| Vias|
[11/25 13:33:29     59s] #---------------+-----------+-----+
[11/25 13:33:29     59s] #  Active ( 0H) |          0|    0|
[11/25 13:33:29     59s] #  M1 ( 1V)     |          0| 1884|
[11/25 13:33:29     59s] #  M2 ( 2H)     |       1112|  252|
[11/25 13:33:29     59s] #  M3 ( 3V)     |        325|    0|
[11/25 13:33:29     59s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:29     59s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:29     59s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:29     59s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:29     59s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:29     59s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:29     59s] #  Pad (10H)    |          0|    0|
[11/25 13:33:29     59s] #---------------+-----------+-----+
[11/25 13:33:29     59s] #  Total        |       1438| 2136|
[11/25 13:33:29     59s] #---------------+-----------+-----+
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:29     59s] ### track_assign design signature (10): route=650788725
[11/25 13:33:29     59s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[11/25 13:33:29     59s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:29     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.93 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #Start post global route fixing for timing critical nets ...
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] ### update_timing_after_routing starts on Mon Nov 25 13:33:29 2024 with memory = 2558.93 (MB), peak = 2686.60 (MB)
[11/25 13:33:29     59s] ### Time Record (Timing Data Generation) is installed.
[11/25 13:33:29     59s] #* Updating design timing data...
[11/25 13:33:29     59s] #Extracting RC...
[11/25 13:33:29     59s] Un-suppress "**WARN ..." messages.
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #Start tQuantus RC extraction...
[11/25 13:33:29     59s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[11/25 13:33:29     59s] #Extract in track assign mode
[11/25 13:33:29     59s] #Start extraction data preparation
[11/25 13:33:29     59s] #Start building rc corner(s)...
[11/25 13:33:29     59s] #Number of RC Corner = 1
[11/25 13:33:29     59s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/25 13:33:29     59s] #(i=10, n=10 4000)
[11/25 13:33:29     59s] #LISD -> M1 (1)
[11/25 13:33:29     59s] #M1 -> M2 (2)
[11/25 13:33:29     59s] #M2 -> M3 (3)
[11/25 13:33:29     59s] #M3 -> M4 (4)
[11/25 13:33:29     59s] #M4 -> M5 (5)
[11/25 13:33:29     59s] #M5 -> M6 (6)
[11/25 13:33:29     59s] #M6 -> M7 (7)
[11/25 13:33:29     59s] #M7 -> M8 (8)
[11/25 13:33:29     59s] #M8 -> M9 (9)
[11/25 13:33:29     59s] #M9 -> Pad (10)
[11/25 13:33:29     59s] #SADV_On
[11/25 13:33:29     59s] # Corner(s) : 
[11/25 13:33:29     59s] #RC_corner_25 [25.00]
[11/25 13:33:29     59s] # Corner id: 0
[11/25 13:33:29     59s] # Layout Scale: 1.000000
[11/25 13:33:29     59s] # Has Metal Fill model: yes
[11/25 13:33:29     59s] # Temperature was set
[11/25 13:33:29     59s] # Temperature : 25.000000
[11/25 13:33:29     59s] # Ref. Temp   : 25.000000
[11/25 13:33:29     59s] #SADV_Off
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #layer[1] tech width 288 != ict width 400.0
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #layer[1] tech spc 288 != ict spc 464.0
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #layer[4] tech width 384 != ict width 288.0
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #layer[4] tech spc 384 != ict spc 288.0
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #layer[6] tech width 512 != ict width 384.0
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #layer[6] tech spc 512 != ict spc 384.0
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #layer[8] tech width 640 != ict width 512.0
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #layer[8] tech spc 640 != ict spc 512.0
[11/25 13:33:29     59s] #
[11/25 13:33:29     59s] #layer[10] tech spc 32000 != ict spc 640.0
[11/25 13:33:29     59s] #total pattern=220 [10, 605]
[11/25 13:33:29     59s] #Generating the tQuantus model file automatically.
[11/25 13:33:29     59s] #num_tile=17896 avg_aspect_ratio=1.214344 
[11/25 13:33:29     59s] #Vertical num_row 49 per_row= 360 halo= 49000 
[11/25 13:33:29     59s] #hor_num_col = 84 final aspect_ratio= 1.233289
[11/25 13:33:46     70s] #Build RC corners: cpu time = 00:00:12, elapsed time = 00:00:17, memory = 2626.55 (MB), peak = 2686.60 (MB)
[11/25 13:33:46     71s] #Finish check_net_pin_list step Enter extract
[11/25 13:33:46     71s] #Start init net ripin tree building
[11/25 13:33:46     71s] #Finish init net ripin tree building
[11/25 13:33:46     71s] #Cpu time = 00:00:00
[11/25 13:33:46     71s] #Elapsed time = 00:00:00
[11/25 13:33:46     71s] #Increased memory = 0.00 (MB)
[11/25 13:33:46     71s] #Total memory = 2630.67 (MB)
[11/25 13:33:46     71s] #Peak memory = 2686.60 (MB)
[11/25 13:33:46     71s] #begin processing metal fill model file
[11/25 13:33:46     71s] #end processing metal fill model file
[11/25 13:33:46     71s] ### track-assign external-init starts on Mon Nov 25 13:33:46 2024 with memory = 2630.67 (MB), peak = 2686.60 (MB)
[11/25 13:33:46     71s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:46     71s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:46     71s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:46     71s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:46     71s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:46     71s] ### track-assign engine-init starts on Mon Nov 25 13:33:46 2024 with memory = 2630.67 (MB), peak = 2686.60 (MB)
[11/25 13:33:46     71s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:46     71s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:46     71s] #
[11/25 13:33:46     71s] #Start Post Track Assignment Wire Spread.
[11/25 13:33:46     71s] #Done with 58 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
[11/25 13:33:46     71s] #Complete Post Track Assignment Wire Spread.
[11/25 13:33:46     71s] #
[11/25 13:33:46     71s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:46     71s] #Length limit = 200 pitches
[11/25 13:33:46     71s] #opt mode = 2
[11/25 13:33:46     71s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:46     71s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:46     71s] #Finish check_net_pin_list step Fix net pin list
[11/25 13:33:46     71s] #Start generate extraction boxes.
[11/25 13:33:46     71s] #
[11/25 13:33:46     71s] #Extract using 30 x 30 Hboxes
[11/25 13:33:46     71s] #2x2 initial hboxes
[11/25 13:33:46     71s] #Use area based hbox pruning.
[11/25 13:33:46     71s] #0/0 hboxes pruned.
[11/25 13:33:46     71s] #Complete generating extraction boxes.
[11/25 13:33:46     71s] #Start step Extraction
[11/25 13:33:46     71s] #Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/25 13:33:46     71s] #Process 0 special clock nets for rc extraction
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
[11/25 13:33:46     71s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[11/25 13:33:46     71s] #To increase the message display limit, refer to the product command reference manual.
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
[11/25 13:33:46     71s] #Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
[11/25 13:33:46     71s] #Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/25 13:33:46     71s] #Run Statistics for Extraction:
[11/25 13:33:46     71s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:46     71s] #   Increased memory =     4.60 (MB), total memory =  2635.35 (MB), peak memory =  2686.60 (MB)
[11/25 13:33:46     71s] #
[11/25 13:33:46     71s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/25 13:33:46     71s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2631.61 (MB), peak = 2686.60 (MB)
[11/25 13:33:46     71s] #RC Statistics: 951 Res, 872 Ground Cap, 0 XCap (Edge to Edge)
[11/25 13:33:46     71s] #RC V/H edge ratio: 0.54, Avg V/H Edge Length: 4121.33 (648), Avg L-Edge Length: 12534.47 (183)
[11/25 13:33:46     71s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d
[11/25 13:33:46     71s] #Finish registering nets and terms for rcdb.
[11/25 13:33:46     71s] #Start writing RC data.
[11/25 13:33:46     71s] #Finish writing RC data
[11/25 13:33:47     71s] #Finish writing rcdb with 3254 nodes, 2302 edges, and 0 xcaps
[11/25 13:33:47     71s] #0 inserted nodes are removed
[11/25 13:33:47     71s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/25 13:33:47     71s] ### track-assign external-init starts on Mon Nov 25 13:33:47 2024 with memory = 2635.96 (MB), peak = 2686.60 (MB)
[11/25 13:33:47     71s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:47     71s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:47     71s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:47     71s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:47     71s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:47     71s] ### track-assign engine-init starts on Mon Nov 25 13:33:47 2024 with memory = 2634.90 (MB), peak = 2686.60 (MB)
[11/25 13:33:47     71s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:47     71s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:47     71s] #Remove Post Track Assignment Wire Spread
[11/25 13:33:47     71s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:47     71s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d' ...
[11/25 13:33:47     71s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d' for reading (mem: 3215.703M)
[11/25 13:33:47     71s] Reading RCDB with compressed RC data.
[11/25 13:33:47     71s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d' for content verification (mem: 3215.703M)
[11/25 13:33:47     71s] Reading RCDB with compressed RC data.
[11/25 13:33:47     71s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d': 0 access done (mem: 3215.703M)
[11/25 13:33:47     71s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d': 0 access done (mem: 3215.703M)
[11/25 13:33:47     71s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3215.703M)
[11/25 13:33:47     71s] Following multi-corner parasitics specified:
[11/25 13:33:47     71s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d (rcdb)
[11/25 13:33:47     71s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d' for reading (mem: 3215.703M)
[11/25 13:33:47     71s] Reading RCDB with compressed RC data.
[11/25 13:33:47     71s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d specified
[11/25 13:33:47     71s] Cell dist_sort, hinst 
[11/25 13:33:47     71s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d) for hinst (top) of cell (dist_sort);
[11/25 13:33:47     71s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d': 0 access done (mem: 3215.703M)
[11/25 13:33:47     71s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3215.703M)
[11/25 13:33:47     71s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_wHgHii.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3215.703M)
[11/25 13:33:47     71s] Reading RCDB with compressed RC data.
[11/25 13:33:47     71s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3215.703M)
[11/25 13:33:47     71s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_wHgHii.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3215.703M)
[11/25 13:33:47     71s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3215.703M)
[11/25 13:33:47     71s] #
[11/25 13:33:47     71s] #Restore RCDB.
[11/25 13:33:47     71s] ### track-assign external-init starts on Mon Nov 25 13:33:47 2024 with memory = 2635.60 (MB), peak = 2686.60 (MB)
[11/25 13:33:47     71s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:47     71s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:47     71s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:47     71s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:47     71s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:47     71s] ### track-assign engine-init starts on Mon Nov 25 13:33:47 2024 with memory = 2635.60 (MB), peak = 2686.60 (MB)
[11/25 13:33:47     71s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:47     71s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:47     71s] #Remove Post Track Assignment Wire Spread
[11/25 13:33:47     71s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:47     71s] #
[11/25 13:33:47     71s] #Complete tQuantus RC extraction.
[11/25 13:33:47     71s] #Cpu time = 00:00:12
[11/25 13:33:47     71s] #Elapsed time = 00:00:18
[11/25 13:33:47     71s] #Increased memory = 75.85 (MB)
[11/25 13:33:47     71s] #Total memory = 2634.79 (MB)
[11/25 13:33:47     71s] #Peak memory = 2686.60 (MB)
[11/25 13:33:47     71s] #
[11/25 13:33:47     71s] Un-suppress "**WARN ..." messages.
[11/25 13:33:47     71s] #RC Extraction Completed...
[11/25 13:33:47     71s] ### update_timing starts on Mon Nov 25 13:33:47 2024 with memory = 2634.79 (MB), peak = 2686.60 (MB)
[11/25 13:33:47     71s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[11/25 13:33:47     71s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/25 13:33:47     71s] ### generate_postroute_timing_data starts on Mon Nov 25 13:33:47 2024 with memory = 2624.56 (MB), peak = 2686.60 (MB)
[11/25 13:33:47     71s] #Reporting timing...
[11/25 13:33:47     71s] ### report_timing starts on Mon Nov 25 13:33:47 2024 with memory = 2624.56 (MB), peak = 2686.60 (MB)
[11/25 13:33:48     72s] ### report_timing cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:48     72s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 1.080 (ns)
[11/25 13:33:48     72s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2641.82 (MB), peak = 2686.60 (MB)
[11/25 13:33:48     72s] #Library Standard Delay: 4.20ps
[11/25 13:33:48     72s] #Slack threshold: 0.00ps
[11/25 13:33:48     72s] ### generate_net_cdm_timing starts on Mon Nov 25 13:33:48 2024 with memory = 2641.82 (MB), peak = 2686.60 (MB)
[11/25 13:33:48     72s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:48     72s] #*** Analyzed 0 timing critical paths, and collected 0.
[11/25 13:33:48     72s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2641.82 (MB), peak = 2686.60 (MB)
[11/25 13:33:48     72s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2642.58 (MB), peak = 2686.60 (MB)
[11/25 13:33:48     72s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/25 13:33:48     72s] Worst slack reported in the design = 9999999562023526247432192.000000 (early)
[11/25 13:33:48     72s] *** writeDesignTiming (0:00:00.0) ***
[11/25 13:33:48     72s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2642.99 (MB), peak = 2686.60 (MB)
[11/25 13:33:48     72s] Un-suppress "**WARN ..." messages.
[11/25 13:33:48     72s] ### generate_postroute_timing_data cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:48     72s] #Number of victim nets: 0
[11/25 13:33:48     72s] #Number of aggressor nets: 0
[11/25 13:33:48     72s] #Number of weak nets: 0
[11/25 13:33:48     72s] #Number of critical nets: 0
[11/25 13:33:48     72s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/25 13:33:48     72s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/25 13:33:48     72s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/25 13:33:48     72s] #Total number of nets: 952
[11/25 13:33:48     72s] ### update_timing cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:48     72s] ### Time Record (Timing Data Generation) is uninstalled.
[11/25 13:33:48     72s] ### update_timing_after_routing cpu:00:00:14, real:00:00:19, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:48     72s] #Total number of significant detoured timing critical nets is 0
[11/25 13:33:48     72s] #Total number of selected detoured timing critical nets is 0
[11/25 13:33:48     72s] #
[11/25 13:33:48     72s] #----------------------------------------------------
[11/25 13:33:48     72s] # Summary of active signal nets routing constraints
[11/25 13:33:48     72s] #+--------------------------+-----------+
[11/25 13:33:48     72s] #+--------------------------+-----------+
[11/25 13:33:48     72s] #
[11/25 13:33:48     72s] #----------------------------------------------------
[11/25 13:33:48     72s] ### run_free_timing_graph starts on Mon Nov 25 13:33:48 2024 with memory = 2642.99 (MB), peak = 2686.60 (MB)
[11/25 13:33:48     72s] ### Time Record (Timing Data Generation) is installed.
[11/25 13:33:48     72s] ### Time Record (Timing Data Generation) is uninstalled.
[11/25 13:33:48     72s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[11/25 13:33:48     72s] ### run_build_timing_graph starts on Mon Nov 25 13:33:48 2024 with memory = 2337.87 (MB), peak = 2686.60 (MB)
[11/25 13:33:48     72s] ### Time Record (Timing Data Generation) is installed.
[11/25 13:33:49     73s] Current (total cpu=0:01:13, real=0:10:10, peak res=2686.6M, current mem=2619.9M)
[11/25 13:33:49     73s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2630.5M, current mem=2630.5M)
[11/25 13:33:49     73s] Current (total cpu=0:01:13, real=0:10:10, peak res=2686.6M, current mem=2630.5M)
[11/25 13:33:49     73s] ### Time Record (Timing Data Generation) is uninstalled.
[11/25 13:33:49     73s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:49     73s] ### track-assign external-init starts on Mon Nov 25 13:33:49 2024 with memory = 2630.53 (MB), peak = 2686.60 (MB)
[11/25 13:33:49     73s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:49     73s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:49     73s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:49     73s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:49     73s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:49     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2630.53 (MB), peak = 2686.60 (MB)
[11/25 13:33:49     73s] #* Importing design timing data...
[11/25 13:33:49     73s] #Number of victim nets: 0
[11/25 13:33:49     73s] #Number of aggressor nets: 0
[11/25 13:33:49     73s] #Number of weak nets: 0
[11/25 13:33:49     73s] #Number of critical nets: 0
[11/25 13:33:49     73s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/25 13:33:49     73s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/25 13:33:49     73s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/25 13:33:49     73s] #Total number of nets: 952
[11/25 13:33:49     73s] ### track-assign engine-init starts on Mon Nov 25 13:33:49 2024 with memory = 2630.54 (MB), peak = 2686.60 (MB)
[11/25 13:33:49     73s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:49     73s] #
[11/25 13:33:49     73s] #timing driven effort level: 3
[11/25 13:33:49     73s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:49     73s] ### track-assign core-engine starts on Mon Nov 25 13:33:49 2024 with memory = 2630.53 (MB), peak = 2686.60 (MB)
[11/25 13:33:49     73s] #Start Track Assignment With Timing Driven.
[11/25 13:33:49     73s] #Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[11/25 13:33:49     73s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[11/25 13:33:49     73s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/25 13:33:49     73s] #
[11/25 13:33:49     73s] #Track assignment summary:
[11/25 13:33:49     73s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/25 13:33:49     73s] #------------------------------------------------------------------------
[11/25 13:33:49     73s] # M2          1139.47 	  0.14%  	  0.00% 	  0.01%
[11/25 13:33:49     73s] # M3           334.51 	  0.00%  	  0.00% 	  0.00%
[11/25 13:33:49     73s] #------------------------------------------------------------------------
[11/25 13:33:49     73s] # All        1473.98  	  0.11% 	  0.00% 	  0.00%
[11/25 13:33:49     73s] #Complete Track Assignment With Timing Driven.
[11/25 13:33:49     73s] #
[11/25 13:33:49     73s] #  Routing Statistics
[11/25 13:33:49     73s] #
[11/25 13:33:49     73s] #---------------+-----------+-----+
[11/25 13:33:49     73s] #  Layer        | Length(um)| Vias|
[11/25 13:33:49     73s] #---------------+-----------+-----+
[11/25 13:33:49     73s] #  Active ( 0H) |          0|    0|
[11/25 13:33:49     73s] #  M1 ( 1V)     |          0| 1884|
[11/25 13:33:49     73s] #  M2 ( 2H)     |       1111|  252|
[11/25 13:33:49     73s] #  M3 ( 3V)     |        325|    0|
[11/25 13:33:49     73s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:49     73s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:49     73s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:49     73s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:49     73s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:49     73s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:49     73s] #  Pad (10H)    |          0|    0|
[11/25 13:33:49     73s] #---------------+-----------+-----+
[11/25 13:33:49     73s] #  Total        |       1437| 2136|
[11/25 13:33:49     73s] #---------------+-----------+-----+
[11/25 13:33:49     73s] #
[11/25 13:33:49     73s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:49     73s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:49     73s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:49     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2630.59 (MB), peak = 2686.60 (MB)
[11/25 13:33:49     73s] #
[11/25 13:33:49     73s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/25 13:33:49     73s] #Cpu time = 00:00:15
[11/25 13:33:49     73s] #Elapsed time = 00:00:21
[11/25 13:33:49     73s] #Increased memory = 95.39 (MB)
[11/25 13:33:49     73s] #Total memory = 2630.59 (MB)
[11/25 13:33:49     73s] #Peak memory = 2686.60 (MB)
[11/25 13:33:49     73s] ### Time Record (Detail Routing) is installed.
[11/25 13:33:49     73s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:49     73s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:49     73s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/25 13:33:49     73s] #
[11/25 13:33:49     73s] #Start Detail Routing..
[11/25 13:33:49     73s] #start initial detail routing ...
[11/25 13:33:49     73s] ### Design has 0 dirty nets, has valid drcs
[11/25 13:33:50     74s] ### Gcell dirty-map stats: routing = 100.00%
[11/25 13:33:50     74s] ### Gcell ext dirty-map stats: fill = 340[67.19%] (M1 = 337[66.60%], M2 = 339[67.00%], M3 = 252[49.80%]), total gcell = 506
[11/25 13:33:50     74s] #   number of violations = 3
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #  By Layer and Type:
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #---------+-------+------+-------+
[11/25 13:33:50     74s] #  -      | EOLSpc| EolKO| Totals|
[11/25 13:33:50     74s] #---------+-------+------+-------+
[11/25 13:33:50     74s] #  M1     |      0|     0|      0|
[11/25 13:33:50     74s] #  M2     |      1|     2|      3|
[11/25 13:33:50     74s] #  Totals |      1|     2|      3|
[11/25 13:33:50     74s] #---------+-------+------+-------+
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2634.29 (MB), peak = 2708.77 (MB)
[11/25 13:33:50     74s] #start 1st optimization iteration ...
[11/25 13:33:50     74s] ### Gcell dirty-map stats: routing = 100.00%
[11/25 13:33:50     74s] ### Gcell ext dirty-map stats: fill = 340[67.19%] (M1 = 337[66.60%], M2 = 339[67.00%], M3 = 252[49.80%]), total gcell = 506
[11/25 13:33:50     74s] #   number of violations = 1
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #  By Layer and Type:
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #---------+------+-------+
[11/25 13:33:50     74s] #  -      | EolKO| Totals|
[11/25 13:33:50     74s] #---------+------+-------+
[11/25 13:33:50     74s] #  M1     |     0|      0|
[11/25 13:33:50     74s] #  M2     |     1|      1|
[11/25 13:33:50     74s] #  Totals |     1|      1|
[11/25 13:33:50     74s] #---------+------+-------+
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2633.39 (MB), peak = 2708.77 (MB)
[11/25 13:33:50     74s] #start 2nd optimization iteration ...
[11/25 13:33:50     74s] ### Gcell dirty-map stats: routing = 100.00%
[11/25 13:33:50     74s] ### Gcell ext dirty-map stats: fill = 340[67.19%] (M1 = 337[66.60%], M2 = 339[67.00%], M3 = 252[49.80%]), total gcell = 506
[11/25 13:33:50     74s] #   number of violations = 0
[11/25 13:33:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2633.74 (MB), peak = 2708.77 (MB)
[11/25 13:33:50     74s] #Complete Detail Routing.
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #  Routing Statistics
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #  Layer        | Length(um)| Vias|
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #  Active ( 0H) |          0|    0|
[11/25 13:33:50     74s] #  M1 ( 1V)     |          0| 2391|
[11/25 13:33:50     74s] #  M2 ( 2H)     |       1139| 1348|
[11/25 13:33:50     74s] #  M3 ( 3V)     |        560|    0|
[11/25 13:33:50     74s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:50     74s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:50     74s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:50     74s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:50     74s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:50     74s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:50     74s] #  Pad (10H)    |          0|    0|
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #  Total        |       1699| 3739|
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:50     74s] #Total number of DRC violations = 0
[11/25 13:33:50     74s] ### Time Record (Detail Routing) is uninstalled.
[11/25 13:33:50     74s] #Cpu time = 00:00:01
[11/25 13:33:50     74s] #Elapsed time = 00:00:01
[11/25 13:33:50     74s] #Increased memory = 3.16 (MB)
[11/25 13:33:50     74s] #Total memory = 2633.74 (MB)
[11/25 13:33:50     74s] #Peak memory = 2708.77 (MB)
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:50     74s] ### Time Record (Post Route Via Swapping) is installed.
[11/25 13:33:50     74s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #Start Post Route via swapping...
[11/25 13:33:50     74s] #99.80% of area are rerouted by ECO routing.
[11/25 13:33:50     74s] #   number of violations = 0
[11/25 13:33:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2633.92 (MB), peak = 2708.77 (MB)
[11/25 13:33:50     74s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/25 13:33:50     74s] #Total number of DRC violations = 0
[11/25 13:33:50     74s] #No via is swapped.
[11/25 13:33:50     74s] ### Gcell dirty-map stats: routing = 100.00%
[11/25 13:33:50     74s] ### Gcell ext dirty-map stats: fill = 340[67.19%] (M1 = 337[66.60%], M2 = 339[67.00%], M3 = 252[49.80%]), total gcell = 506
[11/25 13:33:50     74s] #Post Route via swapping is done.
[11/25 13:33:50     74s] ### Time Record (Post Route Via Swapping) is uninstalled.
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #  Routing Statistics
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #  Layer        | Length(um)| Vias|
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #  Active ( 0H) |          0|    0|
[11/25 13:33:50     74s] #  M1 ( 1V)     |          0| 2391|
[11/25 13:33:50     74s] #  M2 ( 2H)     |       1139| 1348|
[11/25 13:33:50     74s] #  M3 ( 3V)     |        560|    0|
[11/25 13:33:50     74s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:50     74s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:50     74s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:50     74s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:50     74s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:50     74s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:50     74s] #  Pad (10H)    |          0|    0|
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #  Total        |       1699| 3739|
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:50     74s] ### Time Record (Post Route Wire Spreading) is installed.
[11/25 13:33:50     74s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #Start Post Route wire spreading..
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:50     74s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #Start DRC checking..
[11/25 13:33:50     74s] #   number of violations = 0
[11/25 13:33:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2633.25 (MB), peak = 2713.22 (MB)
[11/25 13:33:50     74s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/25 13:33:50     74s] #Total number of DRC violations = 0
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #Start data preparation for wire spreading...
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #Data preparation is done on Mon Nov 25 13:33:50 2024
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] ### track-assign engine-init starts on Mon Nov 25 13:33:50 2024 with memory = 2632.54 (MB), peak = 2713.22 (MB)
[11/25 13:33:50     74s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #Start Post Route Wire Spread.
[11/25 13:33:50     74s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[11/25 13:33:50     74s] #Complete Post Route Wire Spread.
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #  Routing Statistics
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #  Layer        | Length(um)| Vias|
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #  Active ( 0H) |          0|    0|
[11/25 13:33:50     74s] #  M1 ( 1V)     |          0| 2391|
[11/25 13:33:50     74s] #  M2 ( 2H)     |       1139| 1348|
[11/25 13:33:50     74s] #  M3 ( 3V)     |        560|    0|
[11/25 13:33:50     74s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:50     74s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:50     74s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:50     74s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:50     74s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:50     74s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:50     74s] #  Pad (10H)    |          0|    0|
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #  Total        |       1699| 3739|
[11/25 13:33:50     74s] #---------------+-----------+-----+
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:50     74s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:50     74s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/25 13:33:50     74s] #
[11/25 13:33:50     74s] #Start DRC checking..
[11/25 13:33:51     75s] #   number of violations = 0
[11/25 13:33:51     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2632.52 (MB), peak = 2713.22 (MB)
[11/25 13:33:51     75s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/25 13:33:51     75s] #Total number of DRC violations = 0
[11/25 13:33:51     75s] #   number of violations = 0
[11/25 13:33:51     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2631.05 (MB), peak = 2713.22 (MB)
[11/25 13:33:51     75s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/25 13:33:51     75s] #Total number of DRC violations = 0
[11/25 13:33:51     75s] #Post Route wire spread is done.
[11/25 13:33:51     75s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/25 13:33:51     75s] #
[11/25 13:33:51     75s] #  Routing Statistics
[11/25 13:33:51     75s] #
[11/25 13:33:51     75s] #---------------+-----------+-----+
[11/25 13:33:51     75s] #  Layer        | Length(um)| Vias|
[11/25 13:33:51     75s] #---------------+-----------+-----+
[11/25 13:33:51     75s] #  Active ( 0H) |          0|    0|
[11/25 13:33:51     75s] #  M1 ( 1V)     |          0| 2391|
[11/25 13:33:51     75s] #  M2 ( 2H)     |       1139| 1348|
[11/25 13:33:51     75s] #  M3 ( 3V)     |        560|    0|
[11/25 13:33:51     75s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:51     75s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:51     75s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:51     75s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:51     75s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:51     75s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:51     75s] #  Pad (10H)    |          0|    0|
[11/25 13:33:51     75s] #---------------+-----------+-----+
[11/25 13:33:51     75s] #  Total        |       1699| 3739|
[11/25 13:33:51     75s] #---------------+-----------+-----+
[11/25 13:33:51     75s] #
[11/25 13:33:51     75s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:51     75s] #detailRoute Statistics:
[11/25 13:33:51     75s] #Cpu time = 00:00:02
[11/25 13:33:51     75s] #Elapsed time = 00:00:02
[11/25 13:33:51     75s] #Increased memory = -1.40 (MB)
[11/25 13:33:51     75s] #Total memory = 2629.18 (MB)
[11/25 13:33:51     75s] #Peak memory = 2713.22 (MB)
[11/25 13:33:51     75s] ### global_detail_route design signature (45): route=1670220256 flt_obj=0 vio=1905142130 shield_wire=1
[11/25 13:33:51     75s] ### Time Record (DB Export) is installed.
[11/25 13:33:51     75s] ### export design design signature (46): route=1670220256 fixed_route=1101192478 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1896422228 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:33:51     75s] ### Time Record (DB Export) is uninstalled.
[11/25 13:33:51     75s] ### Time Record (Post Callback) is installed.
[11/25 13:33:51     75s] ### Time Record (Post Callback) is uninstalled.
[11/25 13:33:51     75s] #
[11/25 13:33:51     75s] #globalDetailRoute statistics:
[11/25 13:33:51     75s] #Cpu time = 00:00:17
[11/25 13:33:51     75s] #Elapsed time = 00:00:24
[11/25 13:33:51     75s] #Increased memory = 57.59 (MB)
[11/25 13:33:51     75s] #Total memory = 2628.88 (MB)
[11/25 13:33:51     75s] #Peak memory = 2713.22 (MB)
[11/25 13:33:51     75s] #Number of warnings = 30
[11/25 13:33:51     75s] #Total number of warnings = 46
[11/25 13:33:51     75s] #Number of fails = 0
[11/25 13:33:51     75s] #Total number of fails = 0
[11/25 13:33:51     75s] #Complete globalDetailRoute on Mon Nov 25 13:33:51 2024
[11/25 13:33:51     75s] #
[11/25 13:33:51     75s] ### import design signature (47): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/25 13:33:51     75s] ### Time Record (globalDetailRoute) is uninstalled.
[11/25 13:33:51     75s] % End globalDetailRoute (date=11/25 13:33:51, total cpu=0:00:17.4, real=0:00:24.0, peak res=2713.2M, current mem=2628.3M)
[11/25 13:33:51     75s] #Default setup view is reset to default_setup_view.
[11/25 13:33:51     75s] #Default setup view is reset to default_setup_view.
[11/25 13:33:51     75s] AAE_INFO: Post Route call back at the end of routeDesign
[11/25 13:33:51     75s] #routeDesign: cpu time = 00:00:18, elapsed time = 00:00:24, memory = 2615.45 (MB), peak = 2713.22 (MB)
[11/25 13:33:51     75s] ### Time Record (routeDesign) is uninstalled.
[11/25 13:33:51     75s] #
[11/25 13:33:51     75s] #  Scalability Statistics
[11/25 13:33:51     75s] #
[11/25 13:33:51     75s] #----------------------------+---------+-------------+------------+
[11/25 13:33:51     75s] #  routeDesign               | cpu time| elapsed time| scalability|
[11/25 13:33:51     75s] #----------------------------+---------+-------------+------------+
[11/25 13:33:51     75s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  Timing Data Generation    | 00:00:15|     00:00:21|         0.7|
[11/25 13:33:51     75s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  Detail Routing            | 00:00:01|     00:00:01|         1.0|
[11/25 13:33:51     75s] #  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:51     75s] #  Entire Command            | 00:00:18|     00:00:24|         0.7|
[11/25 13:33:51     75s] #----------------------------+---------+-------------+------------+
[11/25 13:33:51     75s] #
[11/25 13:33:51     75s] 
[11/25 13:33:51     75s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:33:51     75s] Severity  ID               Count  Summary                                  
[11/25 13:33:51     75s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/25 13:33:51     75s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[11/25 13:33:51     75s] WARNING   NRDB-778             3  No multicut vias which meet all area rul...
[11/25 13:33:51     75s] WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
[11/25 13:33:51     75s] WARNING   NREX-80            341  Net %s does not have a %s pin. It may ha...
[11/25 13:33:51     75s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[11/25 13:33:51     75s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[11/25 13:33:51     75s] WARNING   IMPPSP-1321          2  Removed %d out of boundary tracks from l...
[11/25 13:33:51     75s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/25 13:33:51     75s] *** Message Summary: 354 warning(s), 0 error(s)
[11/25 13:33:51     75s] 
[11/25 13:33:51     75s] % End routeDesign (date=11/25 13:33:51, total cpu=0:00:17.6, real=0:00:24.0, peak res=2713.2M, current mem=2615.4M)
[11/25 13:33:51     75s] <CMD> saveDesign dist_sort.route.enc
[11/25 13:33:51     75s] % Begin save design ... (date=11/25 13:33:51, mem=2614.5M)
[11/25 13:33:51     75s] % Begin Save ccopt configuration ... (date=11/25 13:33:51, mem=2614.5M)
[11/25 13:33:51     75s] % End Save ccopt configuration ... (date=11/25 13:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2614.9M, current mem=2614.9M)
[11/25 13:33:51     75s] % Begin Save netlist data ... (date=11/25 13:33:51, mem=2614.9M)
[11/25 13:33:51     75s] Writing Binary DB to dist_sort.route.enc.dat/dist_sort.v.bin in single-threaded mode...
[11/25 13:33:51     75s] % End Save netlist data ... (date=11/25 13:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2614.9M, current mem=2614.9M)
[11/25 13:33:51     75s] Saving symbol-table file ...
[11/25 13:33:51     75s] Saving congestion map file dist_sort.route.enc.dat/dist_sort.route.congmap.gz ...
[11/25 13:33:51     75s] % Begin Save AAE data ... (date=11/25 13:33:51, mem=2615.5M)
[11/25 13:33:51     75s] Saving AAE Data ...
[11/25 13:33:51     75s] AAE DB initialization (MEM=3383.22 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/25 13:33:51     75s] % End Save AAE data ... (date=11/25 13:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2616.2M, current mem=2616.2M)
[11/25 13:33:51     75s] Saving mode setting ...
[11/25 13:33:52     75s] Saving global file ...
[11/25 13:33:52     75s] % Begin Save floorplan data ... (date=11/25 13:33:52, mem=2618.9M)
[11/25 13:33:52     75s] Saving floorplan file ...
[11/25 13:33:52     75s] % End Save floorplan data ... (date=11/25 13:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.9M, current mem=2618.9M)
[11/25 13:33:52     75s] Saving PG file dist_sort.route.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:33:52 2024)
[11/25 13:33:52     75s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2855.7M) ***
[11/25 13:33:52     75s] *info - save blackBox cells to lef file dist_sort.route.enc.dat/dist_sort.bbox.lef
[11/25 13:33:52     75s] Saving Drc markers ...
[11/25 13:33:52     75s] ... No Drc file written since there is no markers found.
[11/25 13:33:52     75s] % Begin Save placement data ... (date=11/25 13:33:52, mem=2618.9M)
[11/25 13:33:52     75s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:33:52     75s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:33:52     75s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2858.7M) ***
[11/25 13:33:52     75s] % End Save placement data ... (date=11/25 13:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.9M, current mem=2618.9M)
[11/25 13:33:52     75s] % Begin Save routing data ... (date=11/25 13:33:52, mem=2618.9M)
[11/25 13:33:52     75s] Saving route file ...
[11/25 13:33:52     75s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2855.7M) ***
[11/25 13:33:52     75s] % End Save routing data ... (date=11/25 13:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2619.0M, current mem=2619.0M)
[11/25 13:33:52     75s] Saving property file dist_sort.route.enc.dat/dist_sort.prop
[11/25 13:33:52     75s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2858.7M) ***
[11/25 13:33:52     75s] #Saving pin access data to file dist_sort.route.enc.dat/dist_sort.apa ...
[11/25 13:33:52     75s] #
[11/25 13:33:52     75s] Saving preRoute extracted patterns in file 'dist_sort.route.enc.dat/dist_sort.techData.gz' ...
[11/25 13:33:52     75s] Saving preRoute extraction data in directory 'dist_sort.route.enc.dat/extraction/' ...
[11/25 13:33:52     75s] eee: Checksum of RC Grid density data=120
[11/25 13:33:52     76s] % Begin Save power constraints data ... (date=11/25 13:33:52, mem=2620.5M)
[11/25 13:33:52     76s] % End Save power constraints data ... (date=11/25 13:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2620.5M, current mem=2620.5M)
[11/25 13:33:53     76s] Generated self-contained design dist_sort.route.enc.dat
[11/25 13:33:53     76s] % End save design ... (date=11/25 13:33:53, total cpu=0:00:01.0, real=0:00:02.0, peak res=2620.8M, current mem=2620.8M)
[11/25 13:33:53     76s] *** Message Summary: 0 warning(s), 0 error(s)
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[11/25 13:33:53     76s] <CMD> optDesign -postRoute -incr
[11/25 13:33:53     76s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2619.4M, totSessionCpu=0:01:16 **
[11/25 13:33:53     76s] **WARN: (IMPOPT-576):	340 nets have unplaced terms. 
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] Active Setup views: default_setup_view 
[11/25 13:33:53     76s] *** optDesign #4 [begin] () : totSession cpu/real = 0:01:16.4/0:10:13.4 (0.1), mem = 2839.7M
[11/25 13:33:53     76s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:33:53     76s] GigaOpt running with 1 threads.
[11/25 13:33:53     76s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:16.4/0:10:13.4 (0.1), mem = 2839.7M
[11/25 13:33:53     76s] **INFO: User settings:
[11/25 13:33:53     76s] setNanoRouteMode -route_detail_end_iteration                                              20
[11/25 13:33:53     76s] setNanoRouteMode -route_detail_fix_antenna                                                false
[11/25 13:33:53     76s] setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
[11/25 13:33:53     76s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[11/25 13:33:53     76s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[11/25 13:33:53     76s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[11/25 13:33:53     76s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
[11/25 13:33:53     76s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[11/25 13:33:53     76s] setNanoRouteMode -route_bottom_routing_layer                                              2
[11/25 13:33:53     76s] setNanoRouteMode -route_fix_clock_nets                                                    true
[11/25 13:33:53     76s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
[11/25 13:33:53     76s] setNanoRouteMode -route_top_routing_layer                                                 3
[11/25 13:33:53     76s] setNanoRouteMode -route_with_si_driven                                                    false
[11/25 13:33:53     76s] setNanoRouteMode -route_with_timing_driven                                                true
[11/25 13:33:53     76s] setNanoRouteMode -route_with_via_in_pin                                                   true
[11/25 13:33:53     76s] setNanoRouteMode -timingEngine                                                            .timing_file_758739.tif.gz
[11/25 13:33:53     76s] setDesignMode -topRoutingLayer                                                            M3
[11/25 13:33:53     76s] setExtractRCMode -engine                                                                  preRoute
[11/25 13:33:53     76s] setDelayCalMode -enable_high_fanout                                                       true
[11/25 13:33:53     76s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[11/25 13:33:53     76s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[11/25 13:33:53     76s] setDelayCalMode -engine                                                                   aae
[11/25 13:33:53     76s] setDelayCalMode -ignoreNetLoad                                                            false
[11/25 13:33:53     76s] setDelayCalMode -socv_accuracy_mode                                                       low
[11/25 13:33:53     76s] setOptMode -opt_view_pruning_hold_views_active_list                                       { default_hold_view }
[11/25 13:33:53     76s] setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
[11/25 13:33:53     76s] setOptMode -opt_all_end_points                                                            true
[11/25 13:33:53     76s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { default_hold_view}
[11/25 13:33:53     76s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
[11/25 13:33:53     76s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
[11/25 13:33:53     76s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[11/25 13:33:53     76s] setOptMode -opt_consider_routing_congestion                                               true
[11/25 13:33:53     76s] setOptMode -opt_drv_margin                                                                0
[11/25 13:33:53     76s] setOptMode -opt_drv                                                                       true
[11/25 13:33:53     76s] setOptMode -opt_fix_fanout_load                                                           true
[11/25 13:33:53     76s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[11/25 13:33:53     76s] setOptMode -opt_post_route_fix_si_transitions                                             true
[11/25 13:33:53     76s] setOptMode -opt_resize_flip_flops                                                         true
[11/25 13:33:53     76s] setOptMode -opt_preserve_all_sequential                                                   false
[11/25 13:33:53     76s] setOptMode -opt_setup_target_slack                                                        0
[11/25 13:33:53     76s] setOptMode -opt_skew                                                                      false
[11/25 13:33:53     76s] setSIMode -separate_delta_delay_on_data                                                   true
[11/25 13:33:53     76s] setPlaceMode -place_global_cong_effort                                                    high
[11/25 13:33:53     76s] setPlaceMode -place_global_reorder_scan                                                   false
[11/25 13:33:53     76s] setPlaceMode -place_global_timing_effort                                                  high
[11/25 13:33:53     76s] setAnalysisMode -analysisType                                                             onChipVariation
[11/25 13:33:53     76s] setAnalysisMode -checkType                                                                setup
[11/25 13:33:53     76s] setAnalysisMode -clkSrcPath                                                               true
[11/25 13:33:53     76s] setAnalysisMode -clockPropagation                                                         sdcControl
[11/25 13:33:53     76s] setAnalysisMode -cppr                                                                     both
[11/25 13:33:53     76s] setAnalysisMode -skew                                                                     true
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/25 13:33:53     76s] Need call spDPlaceInit before registerPrioInstLoc.
[11/25 13:33:53     76s] Switching SI Aware to true by default in postroute mode   
[11/25 13:33:53     76s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[11/25 13:33:53     76s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/25 13:33:53     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:2839.7M, EPOCH TIME: 1732559633.356639
[11/25 13:33:53     76s] Processing tracks to init pin-track alignment.
[11/25 13:33:53     76s] z: 1, totalTracks: 1
[11/25 13:33:53     76s] z: 3, totalTracks: 1
[11/25 13:33:53     76s] z: 5, totalTracks: 1
[11/25 13:33:53     76s] z: 7, totalTracks: 1
[11/25 13:33:53     76s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:53     76s] Cell dist_sort LLGs are deleted
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] # Building dist_sort llgBox search-tree.
[11/25 13:33:53     76s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2839.7M, EPOCH TIME: 1732559633.360661
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2839.7M, EPOCH TIME: 1732559633.361149
[11/25 13:33:53     76s] Max number of tech site patterns supported in site array is 256.
[11/25 13:33:53     76s] Core basic site is coreSite
[11/25 13:33:53     76s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:33:53     76s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/25 13:33:53     76s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:33:53     76s] SiteArray: use 65,536 bytes
[11/25 13:33:53     76s] SiteArray: current memory after site array memory allocation 2839.7M
[11/25 13:33:53     76s] SiteArray: FP blocked sites are writable
[11/25 13:33:53     76s] Keep-away cache is enable on metals: 1-10
[11/25 13:33:53     76s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:33:53     76s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2839.7M, EPOCH TIME: 1732559633.364096
[11/25 13:33:53     76s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:33:53     76s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2839.7M, EPOCH TIME: 1732559633.364519
[11/25 13:33:53     76s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:33:53     76s] Atter site array init, number of instance map data is 0.
[11/25 13:33:53     76s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.004, MEM:2839.7M, EPOCH TIME: 1732559633.364902
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:53     76s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:53     76s] OPERPROF:     Starting CMU at level 3, MEM:2839.7M, EPOCH TIME: 1732559633.365571
[11/25 13:33:53     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2839.7M, EPOCH TIME: 1732559633.365869
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:33:53     76s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.006, MEM:2839.7M, EPOCH TIME: 1732559633.366228
[11/25 13:33:53     76s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2839.7M, EPOCH TIME: 1732559633.366509
[11/25 13:33:53     76s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2839.7M, EPOCH TIME: 1732559633.366631
[11/25 13:33:53     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2839.7MB).
[11/25 13:33:53     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.011, MEM:2839.7M, EPOCH TIME: 1732559633.367825
[11/25 13:33:53     76s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2839.7M, EPOCH TIME: 1732559633.368216
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2839.7M, EPOCH TIME: 1732559633.371320
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:33:53     76s] Type 'man IMPOPT-665' for more detail.
[11/25 13:33:53     76s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/25 13:33:53     76s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:33:53     76s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[11/25 13:33:53     76s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/25 13:33:53     76s] *** Timing Optimization ... ***
[11/25 13:33:53     76s] **INFO: Using Advanced Metric Collection system.
[11/25 13:33:53     76s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2620.1M, totSessionCpu=0:01:16 **
[11/25 13:33:53     76s] **INFO: DRVs not fixed with -incr option
[11/25 13:33:53     76s] Existing Dirty Nets : 0
[11/25 13:33:53     76s] New Signature Flow (optDesignCheckOptions) ....
[11/25 13:33:53     76s] #Taking db snapshot
[11/25 13:33:53     76s] #Taking db snapshot ... done
[11/25 13:33:53     76s] OPERPROF: Starting checkPlace at level 1, MEM:2841.7M, EPOCH TIME: 1732559633.417455
[11/25 13:33:53     76s] Processing tracks to init pin-track alignment.
[11/25 13:33:53     76s] z: 1, totalTracks: 1
[11/25 13:33:53     76s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 2880
[11/25 13:33:53     76s] z: 3, totalTracks: 1
[11/25 13:33:53     76s] z: 5, totalTracks: 1
[11/25 13:33:53     76s] z: 7, totalTracks: 1
[11/25 13:33:53     76s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:53     76s] Cell dist_sort LLGs are deleted
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] # Building dist_sort llgBox search-tree.
[11/25 13:33:53     76s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2841.7M, EPOCH TIME: 1732559633.420956
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2841.7M, EPOCH TIME: 1732559633.421097
[11/25 13:33:53     76s] Max number of tech site patterns supported in site array is 256.
[11/25 13:33:53     76s] Core basic site is coreSite
[11/25 13:33:53     76s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:33:53     76s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/25 13:33:53     76s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:33:53     76s] SiteArray: use 65,536 bytes
[11/25 13:33:53     76s] SiteArray: current memory after site array memory allocation 2841.7M
[11/25 13:33:53     76s] SiteArray: FP blocked sites are writable
[11/25 13:33:53     76s] Keep-away cache is enable on metals: 1-10
[11/25 13:33:53     76s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:33:53     76s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2841.7M, EPOCH TIME: 1732559633.423674
[11/25 13:33:53     76s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:33:53     76s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2841.7M, EPOCH TIME: 1732559633.424101
[11/25 13:33:53     76s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:33:53     76s] Atter site array init, number of instance map data is 0.
[11/25 13:33:53     76s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.002, REAL:0.003, MEM:2841.7M, EPOCH TIME: 1732559633.424239
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:53     76s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:53     76s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.004, MEM:2841.7M, EPOCH TIME: 1732559633.424867
[11/25 13:33:53     76s] Begin checking placement ... (start mem=2841.7M, init mem=2841.7M)
[11/25 13:33:53     76s] Begin checking exclusive groups violation ...
[11/25 13:33:53     76s] There are 0 groups to check, max #box is 0, total #box is 0
[11/25 13:33:53     76s] Finished checking exclusive groups violations. Found 0 Vio.
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] Running CheckPlace using 1 thread in normal mode...
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] ...checkPlace normal is done!
[11/25 13:33:53     76s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2841.7M, EPOCH TIME: 1732559633.436206
[11/25 13:33:53     76s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2841.7M, EPOCH TIME: 1732559633.436998
[11/25 13:33:53     76s] *info: Placed = 1879           (Fixed = 98)
[11/25 13:33:53     76s] *info: Unplaced = 0           
[11/25 13:33:53     76s] Placement Density:59.62%(1703/2857)
[11/25 13:33:53     76s] Placement Density (including fixed std cells):60.26%(1749/2903)
[11/25 13:33:53     76s] Cell dist_sort LLGs are deleted
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] # Resetting pin-track-align track data.
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2841.7M)
[11/25 13:33:53     76s] OPERPROF: Finished checkPlace at level 1, CPU:0.019, REAL:0.022, MEM:2841.7M, EPOCH TIME: 1732559633.439463
[11/25 13:33:53     76s] #optDebug: { P: 90 W: 7195 FE: standard PE: none LDR: 1}
[11/25 13:33:53     76s]  Initial DC engine is -> aae
[11/25 13:33:53     76s]  
[11/25 13:33:53     76s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/25 13:33:53     76s]  
[11/25 13:33:53     76s]  
[11/25 13:33:53     76s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/25 13:33:53     76s]  
[11/25 13:33:53     76s] Reset EOS DB
[11/25 13:33:53     76s] Ignoring AAE DB Resetting ...
[11/25 13:33:53     76s]  Set Options for AAE Based Opt flow 
[11/25 13:33:53     76s] *** optDesign -postRoute ***
[11/25 13:33:53     76s] DRC Margin: user margin 0.0; extra margin 0
[11/25 13:33:53     76s] Setup Target Slack: user slack 0
[11/25 13:33:53     76s] Hold Target Slack: user slack 0
[11/25 13:33:53     76s] **INFO: setOptMode -opt_drv false -> DRV Optimization will not be done as part of the Optimization.
[11/25 13:33:53     76s] **INFO: setOptMode -opt_post_route_fix_si_transitions true -> SI Slew Optimization will be done concurrently with SI Glitch Optimization.
[11/25 13:33:53     76s] Cell dist_sort LLGs are deleted
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2841.7M, EPOCH TIME: 1732559633.457519
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2841.7M, EPOCH TIME: 1732559633.458080
[11/25 13:33:53     76s] Max number of tech site patterns supported in site array is 256.
[11/25 13:33:53     76s] Core basic site is coreSite
[11/25 13:33:53     76s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:33:53     76s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/25 13:33:53     76s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:33:53     76s] SiteArray: use 65,536 bytes
[11/25 13:33:53     76s] SiteArray: current memory after site array memory allocation 2841.7M
[11/25 13:33:53     76s] SiteArray: FP blocked sites are writable
[11/25 13:33:53     76s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2841.7M, EPOCH TIME: 1732559633.460740
[11/25 13:33:53     76s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:33:53     76s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2841.7M, EPOCH TIME: 1732559633.461158
[11/25 13:33:53     76s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:33:53     76s] Atter site array init, number of instance map data is 0.
[11/25 13:33:53     76s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.003, REAL:0.004, MEM:2841.7M, EPOCH TIME: 1732559633.461614
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:53     76s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:53     76s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.005, MEM:2841.7M, EPOCH TIME: 1732559633.462459
[11/25 13:33:53     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:53     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:53     76s] Multi-VT timing optimization disabled based on library information.
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:53     76s] Deleting Lib Analyzer.
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:53     76s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:53     76s] Summary for sequential cells identification: 
[11/25 13:33:53     76s]   Identified SBFF number: 17
[11/25 13:33:53     76s]   Identified MBFF number: 0
[11/25 13:33:53     76s]   Identified SB Latch number: 6
[11/25 13:33:53     76s]   Identified MB Latch number: 0
[11/25 13:33:53     76s]   Not identified SBFF number: 0
[11/25 13:33:53     76s]   Not identified MBFF number: 0
[11/25 13:33:53     76s]   Not identified SB Latch number: 0
[11/25 13:33:53     76s]   Not identified MB Latch number: 0
[11/25 13:33:53     76s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:53     76s]  Visiting view : default_setup_view
[11/25 13:33:53     76s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:53     76s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:53     76s]  Visiting view : default_hold_view
[11/25 13:33:53     76s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:33:53     76s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:53     76s] TLC MultiMap info (StdDelay):
[11/25 13:33:53     76s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:53     76s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:53     76s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:53     76s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:33:53     76s]  Setting StdDelay to: 4.2ps
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] TimeStamp Deleting Cell Server End ...
[11/25 13:33:53     76s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.2 (0.9), totSession cpu/real = 0:01:16.5/0:10:13.5 (0.1), mem = 2841.7M
[11/25 13:33:53     76s] 
[11/25 13:33:53     76s] =============================================================================================
[11/25 13:33:53     76s]  Step TAT Report : InitOpt #1 / optDesign #4                                    23.12-s091_1
[11/25 13:33:53     76s] =============================================================================================
[11/25 13:33:53     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:53     76s] ---------------------------------------------------------------------------------------------
[11/25 13:33:53     76s] [ CellServerInit         ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:53     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:53     76s] [ MetricInit             ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:53     76s] [ CheckPlace             ]      1   0:00:00.0  (  13.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:33:53     76s] [ DetailPlaceInit        ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:33:53     76s] [ MISC                   ]          0:00:00.1  (  73.2 % )     0:00:00.1 /  0:00:00.1    0.8
[11/25 13:33:53     76s] ---------------------------------------------------------------------------------------------
[11/25 13:33:53     76s]  InitOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.9
[11/25 13:33:53     76s] ---------------------------------------------------------------------------------------------
[11/25 13:33:53     76s] ** INFO : this run is activating 'postRoute' automaton
[11/25 13:33:53     76s] **INFO: flowCheckPoint #1 InitialSummary
[11/25 13:33:53     76s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/25 13:33:53     76s] ### Net info: total nets: 11932
[11/25 13:33:53     76s] ### Net info: dirty nets: 0
[11/25 13:33:53     76s] ### Net info: marked as disconnected nets: 0
[11/25 13:33:53     76s] ### Net info: fully routed nets: 952
[11/25 13:33:53     76s] ### Net info: trivial (< 2 pins) nets: 10980
[11/25 13:33:53     76s] ### Net info: unrouted nets: 0
[11/25 13:33:53     76s] ### Net info: re-extraction nets: 0
[11/25 13:33:53     76s] ### Net info: ignored nets: 0
[11/25 13:33:53     76s] ### Net info: skip routing nets: 0
[11/25 13:33:53     76s] ### import design signature (48): route=764206641 fixed_route=764206641 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1964720333 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:33:53     76s] #Extract in post route mode
[11/25 13:33:53     76s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[11/25 13:33:53     76s] #Fast data preparation for tQuantus.
[11/25 13:33:53     76s] #Start routing data preparation on Mon Nov 25 13:33:53 2024
[11/25 13:33:53     76s] #
[11/25 13:33:53     76s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:53     76s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:53     76s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:53     76s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:33:53     76s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:33:53     76s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:33:53     76s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:53     76s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:33:53     76s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:53     76s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:33:53     76s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:33:53     76s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/25 13:33:53     76s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:53     76s] #Regenerating Ggrids automatically.
[11/25 13:33:53     76s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:33:53     76s] #Using automatically generated G-grids.
[11/25 13:33:53     76s] #Done routing data preparation.
[11/25 13:33:53     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2615.70 (MB), peak = 2713.22 (MB)
[11/25 13:33:53     76s] #Start routing data preparation on Mon Nov 25 13:33:53 2024
[11/25 13:33:53     76s] #
[11/25 13:33:53     76s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/25 13:33:53     76s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/25 13:33:53     76s] #pin_access_rlayer=2(M2)
[11/25 13:33:53     76s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/25 13:33:53     76s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/25 13:33:53     76s] #enable_dpt_layer_shield=F
[11/25 13:33:53     76s] #has_line_end_grid=F
[11/25 13:33:53     76s] #Regenerating Ggrids automatically.
[11/25 13:33:53     76s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:33:53     76s] #Using automatically generated G-grids.
[11/25 13:33:53     76s] #Done routing data preparation.
[11/25 13:33:53     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2628.49 (MB), peak = 2713.22 (MB)
[11/25 13:33:53     76s] #
[11/25 13:33:53     76s] #Start tQuantus RC extraction...
[11/25 13:33:53     76s] #Start building rc corner(s)...
[11/25 13:33:53     76s] #Number of RC Corner = 1
[11/25 13:33:53     76s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/25 13:33:53     76s] #(i=10, n=10 4000)
[11/25 13:33:53     76s] #LISD -> M1 (1)
[11/25 13:33:53     76s] #M1 -> M2 (2)
[11/25 13:33:53     76s] #M2 -> M3 (3)
[11/25 13:33:53     76s] #M3 -> M4 (4)
[11/25 13:33:53     76s] #M4 -> M5 (5)
[11/25 13:33:53     76s] #M5 -> M6 (6)
[11/25 13:33:53     76s] #M6 -> M7 (7)
[11/25 13:33:53     76s] #M7 -> M8 (8)
[11/25 13:33:53     76s] #M8 -> M9 (9)
[11/25 13:33:53     76s] #M9 -> Pad (10)
[11/25 13:33:53     76s] #SADV-On
[11/25 13:33:53     76s] # Corner(s) : 
[11/25 13:33:53     76s] #RC_corner_25 [25.00]
[11/25 13:33:54     77s] # Corner id: 0
[11/25 13:33:54     77s] # Layout Scale: 1.000000
[11/25 13:33:54     77s] # Has Metal Fill model: yes
[11/25 13:33:54     77s] # Temperature was set
[11/25 13:33:54     77s] # Temperature : 25.000000
[11/25 13:33:54     77s] # Ref. Temp   : 25.000000
[11/25 13:33:54     77s] #SADV-Off
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #layer[1] tech width 288 != ict width 400.0
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #layer[1] tech spc 288 != ict spc 464.0
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #layer[4] tech width 384 != ict width 288.0
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #layer[4] tech spc 384 != ict spc 288.0
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #layer[6] tech width 512 != ict width 384.0
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #layer[6] tech spc 512 != ict spc 384.0
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #layer[8] tech width 640 != ict width 512.0
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #layer[8] tech spc 640 != ict spc 512.0
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #layer[10] tech spc 32000 != ict spc 640.0
[11/25 13:33:54     77s] #total pattern=220 [10, 605]
[11/25 13:33:54     77s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/25 13:33:54     77s] #found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/25 13:33:54     77s] #found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[11/25 13:33:54     77s] #CCE Version read = IQuantus/TQuantus 23.1.1-s122
[11/25 13:33:54     77s] #number model r/c [1,1] [10,605] read
[11/25 13:33:54     77s] #0 rcmodel(s) requires rebuild
[11/25 13:33:54     77s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2629.81 (MB), peak = 2713.22 (MB)
[11/25 13:33:54     77s] #Finish check_net_pin_list step Enter extract
[11/25 13:33:54     77s] #Start init net ripin tree building
[11/25 13:33:54     77s] #Finish init net ripin tree building
[11/25 13:33:54     77s] #Cpu time = 00:00:00
[11/25 13:33:54     77s] #Elapsed time = 00:00:00
[11/25 13:33:54     77s] #Increased memory = 0.00 (MB)
[11/25 13:33:54     77s] #Total memory = 2629.81 (MB)
[11/25 13:33:54     77s] #Peak memory = 2713.22 (MB)
[11/25 13:33:54     77s] #begin processing metal fill model file
[11/25 13:33:54     77s] #end processing metal fill model file
[11/25 13:33:54     77s] #Length limit = 200 pitches
[11/25 13:33:54     77s] #opt mode = 2
[11/25 13:33:54     77s] #Finish check_net_pin_list step Fix net pin list
[11/25 13:33:54     77s] #Start generate extraction boxes.
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #Extract using 30 x 30 Hboxes
[11/25 13:33:54     77s] #2x2 initial hboxes
[11/25 13:33:54     77s] #Use area based hbox pruning.
[11/25 13:33:54     77s] #0/0 hboxes pruned.
[11/25 13:33:54     77s] #Complete generating extraction boxes.
[11/25 13:33:54     77s] #Start step Extraction
[11/25 13:33:54     77s] #Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/25 13:33:54     77s] #Process 0 special clock nets for rc extraction
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
[11/25 13:33:54     77s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[11/25 13:33:54     77s] #To increase the message display limit, refer to the product command reference manual.
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
[11/25 13:33:54     77s] #Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
[11/25 13:33:54     77s] #Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/25 13:33:54     77s] #Run Statistics for Extraction:
[11/25 13:33:54     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:54     77s] #   Increased memory =     3.64 (MB), total memory =  2633.45 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:54     77s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d
[11/25 13:33:54     77s] #Finish registering nets and terms for rcdb.
[11/25 13:33:54     77s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2635.12 (MB), peak = 2713.22 (MB)
[11/25 13:33:54     77s] #RC Statistics: 2303 Res, 904 Ground Cap, 0 XCap (Edge to Edge)
[11/25 13:33:54     77s] #RC V/H edge ratio: 0.56, Avg V/H Edge Length: 3138.98 (794), Avg L-Edge Length: 4900.57 (401)
[11/25 13:33:54     77s] #Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d.
[11/25 13:33:54     77s] #Start writing RC data.
[11/25 13:33:54     77s] #Finish writing RC data
[11/25 13:33:54     77s] #Finish writing rcdb with 3286 nodes, 2334 edges, and 0 xcaps
[11/25 13:33:54     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2631.47 (MB), peak = 2713.22 (MB)
[11/25 13:33:54     77s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d' ...
[11/25 13:33:54     77s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d' for reading (mem: 2871.035M)
[11/25 13:33:54     77s] Reading RCDB with compressed RC data.
[11/25 13:33:54     77s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d' for content verification (mem: 2871.035M)
[11/25 13:33:54     77s] Reading RCDB with compressed RC data.
[11/25 13:33:54     77s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d': 0 access done (mem: 2871.035M)
[11/25 13:33:54     77s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d': 0 access done (mem: 2871.035M)
[11/25 13:33:54     77s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2871.035M)
[11/25 13:33:54     77s] Following multi-corner parasitics specified:
[11/25 13:33:54     77s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d (rcdb)
[11/25 13:33:54     77s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d' for reading (mem: 2871.035M)
[11/25 13:33:54     77s] Reading RCDB with compressed RC data.
[11/25 13:33:54     77s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d specified
[11/25 13:33:54     77s] Cell dist_sort, hinst 
[11/25 13:33:54     77s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d) for hinst (top) of cell (dist_sort);
[11/25 13:33:54     77s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d': 0 access done (mem: 2871.035M)
[11/25 13:33:54     77s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2871.035M)
[11/25 13:33:54     77s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_rkdfrm.rcdb.d/dist_sort.rcdb.d' for reading (mem: 2871.035M)
[11/25 13:33:54     77s] Reading RCDB with compressed RC data.
[11/25 13:33:54     77s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2871.035M)
[11/25 13:33:54     77s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_rkdfrm.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 2871.035M)
[11/25 13:33:54     77s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2871.035M)
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #Restore RCDB.
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #Complete tQuantus RC extraction.
[11/25 13:33:54     77s] #Cpu time = 00:00:01
[11/25 13:33:54     77s] #Elapsed time = 00:00:01
[11/25 13:33:54     77s] #Increased memory = 3.06 (MB)
[11/25 13:33:54     77s] #Total memory = 2631.55 (MB)
[11/25 13:33:54     77s] #Peak memory = 2713.22 (MB)
[11/25 13:33:54     77s] #
[11/25 13:33:54     77s] #0 inserted nodes are removed
[11/25 13:33:54     77s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/25 13:33:54     77s] ### export design design signature (50): route=1851997822 fixed_route=1851997822 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=686735304 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:33:54     77s] ### import design signature (51): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/25 13:33:54     77s] #Start Design Signature (0)
[11/25 13:33:54     77s] #Finish Inst Signature in MT(27593181)
[11/25 13:33:54     77s] #Finish Net Signature in MT(29408682)
[11/25 13:33:54     77s] #Finish SNet Signature in MT (60218740)
[11/25 13:33:54     77s] #Run time and memory report for RC extraction:
[11/25 13:33:54     77s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/25 13:33:54     77s] #Run Statistics for snet signature:
[11/25 13:33:54     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:54     77s] #   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:54     77s] #Run Statistics for Net Final Signature:
[11/25 13:33:54     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:54     77s] #   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:54     77s] #Run Statistics for Net launch:
[11/25 13:33:54     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:54     77s] #   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:54     77s] #Run Statistics for Net init_dbsNet_slist:
[11/25 13:33:54     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:54     77s] #   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:54     77s] #Run Statistics for net signature:
[11/25 13:33:54     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:54     77s] #   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:54     77s] #Run Statistics for inst signature:
[11/25 13:33:54     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:54     77s] #   Increased memory =    -0.75 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:54     77s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_rkdfrm.rcdb.d/dist_sort.rcdb.d' for reading (mem: 2848.043M)
[11/25 13:33:54     77s] Reading RCDB with compressed RC data.
[11/25 13:33:54     77s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2850.0M)
[11/25 13:33:54     77s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:33:54     77s] AAE DB initialization (MEM=2891.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/25 13:33:54     77s] ** INFO: Initializing SI Slew Cache
[11/25 13:33:54     77s] ** INFO: Initializing Glitch Cache
[11/25 13:33:54     77s] Starting delay calculation for Setup views
[11/25 13:33:54     77s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/25 13:33:54     77s] AAE_INFO: resetNetProps viewIdx 0 
[11/25 13:33:54     77s] Starting SI iteration 1 using Infinite Timing Windows
[11/25 13:33:54     77s] #################################################################################
[11/25 13:33:54     77s] # Design Stage: PostRoute
[11/25 13:33:54     77s] # Design Name: dist_sort
[11/25 13:33:54     77s] # Design Mode: 90nm
[11/25 13:33:54     77s] # Analysis Mode: MMMC OCV 
[11/25 13:33:54     77s] # Parasitics Mode: SPEF/RCDB 
[11/25 13:33:54     77s] # Signoff Settings: SI On 
[11/25 13:33:54     77s] #################################################################################
[11/25 13:33:54     77s] AAE_INFO: 1 threads acquired from CTE.
[11/25 13:33:54     77s] Setting infinite Tws ...
[11/25 13:33:54     77s] First Iteration Infinite Tw... 
[11/25 13:33:54     77s] Calculate early delays in OCV mode...
[11/25 13:33:54     77s] Calculate late delays in OCV mode...
[11/25 13:33:54     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 2949.9M, InitMEM = 2949.9M)
[11/25 13:33:54     77s] Start delay calculation (fullDC) (1 T). (MEM=2589.33)
[11/25 13:33:54     77s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:33:54     77s] Start AAE Lib Loading. (MEM=2961.55)
[11/25 13:33:54     77s] End AAE Lib Loading. (MEM=3181.63 CPU=0:00:00.0 Real=0:00:00.0)
[11/25 13:33:54     77s] End AAE Lib Interpolated Model. (MEM=3181.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:55     77s] Total number of fetched objects 2129
[11/25 13:33:55     77s] AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
[11/25 13:33:55     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:55     77s] End delay calculation. (MEM=2617.84 CPU=0:00:00.1 REAL=0:00:01.0)
[11/25 13:33:55     77s] End delay calculation (fullDC). (MEM=2592.72 CPU=0:00:00.3 REAL=0:00:01.0)
[11/25 13:33:55     77s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
[11/25 13:33:55     77s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3323.3M) ***
[11/25 13:33:55     77s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3315.3M)
[11/25 13:33:55     77s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/25 13:33:55     77s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3315.3M)
[11/25 13:33:55     77s] 
[11/25 13:33:55     77s] Executing IPO callback for view pruning ..
[11/25 13:33:55     77s] Starting SI iteration 2
[11/25 13:33:55     77s] Calculate early delays in OCV mode...
[11/25 13:33:55     77s] Calculate late delays in OCV mode...
[11/25 13:33:55     77s] Start delay calculation (fullDC) (1 T). (MEM=2617.09)
[11/25 13:33:55     77s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:33:55     77s] End AAE Lib Interpolated Model. (MEM=3256.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:55     77s] Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 0. 
[11/25 13:33:55     77s] Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 2129. 
[11/25 13:33:55     77s] Total number of fetched objects 2129
[11/25 13:33:55     77s] AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
[11/25 13:33:55     77s] End delay calculation. (MEM=2620.54 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:33:55     77s] End delay calculation (fullDC). (MEM=2620.54 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:33:55     77s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3193.4M) ***
[11/25 13:33:55     78s] 
[11/25 13:33:55     78s] Creating Lib Analyzer ...
[11/25 13:33:55     78s] 
[11/25 13:33:55     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:33:55     78s] Summary for sequential cells identification: 
[11/25 13:33:55     78s]   Identified SBFF number: 17
[11/25 13:33:55     78s]   Identified MBFF number: 0
[11/25 13:33:55     78s]   Identified SB Latch number: 6
[11/25 13:33:55     78s]   Identified MB Latch number: 0
[11/25 13:33:55     78s]   Not identified SBFF number: 0
[11/25 13:33:55     78s]   Not identified MBFF number: 0
[11/25 13:33:55     78s]   Not identified SB Latch number: 0
[11/25 13:33:55     78s]   Not identified MB Latch number: 0
[11/25 13:33:55     78s]   Number of sequential cells which are not FFs: 3
[11/25 13:33:55     78s]  Visiting view : default_setup_view
[11/25 13:33:55     78s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:33:55     78s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:55     78s]  Visiting view : default_hold_view
[11/25 13:33:55     78s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:33:55     78s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:33:55     78s] TLC MultiMap info (StdDelay):
[11/25 13:33:55     78s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:33:55     78s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/25 13:33:55     78s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:33:55     78s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/25 13:33:55     78s]  Setting StdDelay to: 4.3ps
[11/25 13:33:55     78s] 
[11/25 13:33:55     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:33:55     78s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:33:55     78s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:33:55     78s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:33:55     78s] 
[11/25 13:33:55     78s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:55     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=3217.4M
[11/25 13:33:55     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=3217.4M
[11/25 13:33:55     78s] Creating Lib Analyzer, finished. 
[11/25 13:33:55     78s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:18 mem=3217.4M)
[11/25 13:33:55     78s] End AAE Lib Interpolated Model. (MEM=3281.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:55     78s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:33:55     78s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3281.4M, EPOCH TIME: 1732559635.823862
[11/25 13:33:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:55     78s] 
[11/25 13:33:55     78s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:55     78s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:55     78s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3281.4M, EPOCH TIME: 1732559635.826825
[11/25 13:33:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:55     78s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:33:55     78s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:33:55     78s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2625.8M, totSessionCpu=0:01:18 **
[11/25 13:33:55     78s] Begin: Collecting metrics
[11/25 13:33:55     78s] 
 --------------------------------------------------------------------- 
| Snapshot        | Density (%) | Resource               | DRVs       |
|                 |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------------+----------+-------------+------+-----|
| initial_summary |       59.62 | 0:00:00  |        3280 |    0 |   0 |
 --------------------------------------------------------------------- 
[11/25 13:33:55     78s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2625.8M, current mem=2625.7M)

[11/25 13:33:55     78s] End: Collecting metrics
[11/25 13:33:55     78s] OPTC: m4 20.0 50.0 [ 54.0 20.0 50.0 ]
[11/25 13:33:55     78s] OPTC: view 50.0:54.0 [ 0.0500 ]
[11/25 13:33:55     78s] Setting latch borrow mode to budget during optimization.
[11/25 13:33:56     78s] **INFO: flowCheckPoint #2 OptimizationPass1
[11/25 13:33:56     78s] *** Check timing (0:00:00.0)
[11/25 13:33:56     78s] Deleting Lib Analyzer.
[11/25 13:33:56     78s] Begin: GigaOpt Optimization in WNS mode
[11/25 13:33:56     78s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -nativePathGroupFlow
[11/25 13:33:56     78s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:33:56     78s] End AAE Lib Interpolated Model. (MEM=3274.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:56     78s] *** WnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:18.5/0:10:16.1 (0.1), mem = 3274.6M
[11/25 13:33:56     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.16
[11/25 13:33:56     78s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:33:56     78s] 
[11/25 13:33:56     78s] Creating Lib Analyzer ...
[11/25 13:33:56     78s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:33:56     78s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:33:56     78s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:33:56     78s] 
[11/25 13:33:56     78s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:56     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:19 mem=3274.6M
[11/25 13:33:56     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:19 mem=3274.6M
[11/25 13:33:56     78s] Creating Lib Analyzer, finished. 
[11/25 13:33:56     78s] #optDebug: Start CG creation (mem=3274.6M)
[11/25 13:33:56     78s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:33:56     78s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:33:56     78s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:33:56     78s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:33:56     78s] ToF 136.7452um
[11/25 13:33:56     78s] (cpu=0:00:00.2, mem=3334.0M)
[11/25 13:33:56     78s]  ...processing cgPrt (cpu=0:00:00.2, mem=3334.0M)
[11/25 13:33:56     78s]  ...processing cgEgp (cpu=0:00:00.2, mem=3334.0M)
[11/25 13:33:56     78s]  ...processing cgPbk (cpu=0:00:00.2, mem=3334.0M)
[11/25 13:33:56     78s]  ...processing cgNrb(cpu=0:00:00.2, mem=3334.0M)
[11/25 13:33:56     78s]  ...processing cgObs (cpu=0:00:00.2, mem=3334.0M)
[11/25 13:33:56     78s]  ...processing cgCon (cpu=0:00:00.2, mem=3334.0M)
[11/25 13:33:56     78s]  ...processing cgPdm (cpu=0:00:00.2, mem=3334.0M)
[11/25 13:33:56     78s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3334.0M)
[11/25 13:33:56     79s] 
[11/25 13:33:56     79s] Active Setup views: default_setup_view 
[11/25 13:33:56     79s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3334.0M, EPOCH TIME: 1732559636.564049
[11/25 13:33:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:56     79s] 
[11/25 13:33:56     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:56     79s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:56     79s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3334.0M, EPOCH TIME: 1732559636.566955
[11/25 13:33:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:56     79s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:33:56     79s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:33:56     79s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/25 13:33:56     79s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:19 mem=3334.0M
[11/25 13:33:56     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:3334.0M, EPOCH TIME: 1732559636.569382
[11/25 13:33:56     79s] Processing tracks to init pin-track alignment.
[11/25 13:33:56     79s] z: 1, totalTracks: 1
[11/25 13:33:56     79s] z: 3, totalTracks: 1
[11/25 13:33:56     79s] z: 5, totalTracks: 1
[11/25 13:33:56     79s] z: 7, totalTracks: 1
[11/25 13:33:56     79s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:56     79s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3334.0M, EPOCH TIME: 1732559636.572588
[11/25 13:33:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:56     79s] 
[11/25 13:33:56     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:56     79s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:56     79s] 
[11/25 13:33:56     79s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:33:56     79s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3334.0M, EPOCH TIME: 1732559636.575466
[11/25 13:33:56     79s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3334.0M, EPOCH TIME: 1732559636.575708
[11/25 13:33:56     79s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3334.0M, EPOCH TIME: 1732559636.575831
[11/25 13:33:56     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3334.0MB).
[11/25 13:33:56     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:3334.0M, EPOCH TIME: 1732559636.576650
[11/25 13:33:56     79s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[11/25 13:33:56     79s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:33:56     79s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:19 mem=3334.0M
[11/25 13:33:56     79s] ### Creating RouteCongInterface, started
[11/25 13:33:56     79s] {MMLU 0 0 3211}
[11/25 13:33:56     79s] [oiLAM] Zs 3, 11
[11/25 13:33:56     79s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=3334.0M
[11/25 13:33:56     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=3334.0M
[11/25 13:33:56     79s] ### Creating RouteCongInterface, finished
[11/25 13:33:56     79s] *info: 9555 no-driver nets excluded.
[11/25 13:33:56     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.7
[11/25 13:33:56     79s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
[11/25 13:33:56     79s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:33:56     79s] 
[11/25 13:33:56     79s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3372.1M) ***
[11/25 13:33:56     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.7
[11/25 13:33:56     79s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 1699.49, Stn-len 0
[11/25 13:33:56     79s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:33:56     79s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3372.1M, EPOCH TIME: 1732559636.786086
[11/25 13:33:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:56     79s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:3301.1M, EPOCH TIME: 1732559636.790241
[11/25 13:33:56     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.16
[11/25 13:33:56     79s] *** WnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:19.3/0:10:16.8 (0.1), mem = 3301.1M
[11/25 13:33:56     79s] 
[11/25 13:33:56     79s] =============================================================================================
[11/25 13:33:56     79s]  Step TAT Report : WnsOpt #1 / optDesign #4                                     23.12-s091_1
[11/25 13:33:56     79s] =============================================================================================
[11/25 13:33:56     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:56     79s] ---------------------------------------------------------------------------------------------
[11/25 13:33:56     79s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:56     79s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  30.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:56     79s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:56     79s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:33:56     79s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:56     79s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:56     79s] [ ChannelGraphInit       ]      1   0:00:00.2  (  27.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:56     79s] [ TransformInit          ]      1   0:00:00.1  (  15.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:33:56     79s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:56     79s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:56     79s] [ MISC                   ]          0:00:00.2  (  24.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:56     79s] ---------------------------------------------------------------------------------------------
[11/25 13:33:56     79s]  WnsOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:33:56     79s] ---------------------------------------------------------------------------------------------
[11/25 13:33:56     79s] **INFO: Skipping refine place as no non-legal commits were detected
[11/25 13:33:56     79s] Begin: Collecting metrics
[11/25 13:33:56     79s] 
	GigaOpt Setup Optimization summary:
[11/25 13:33:56     79s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3372 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:33:56     79s] 
[11/25 13:33:56     79s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |          |           |          |       59.62 | 0:00:00  |        3280 |    0 |   0 |
| wns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3372 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:56     79s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2657.4M, current mem=2651.9M)

[11/25 13:33:56     79s] End: Collecting metrics
[11/25 13:33:56     79s] End: GigaOpt Optimization in WNS mode
[11/25 13:33:56     79s] Skipping post route harden opt
[11/25 13:33:56     79s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:33:56     79s] Deleting Lib Analyzer.
[11/25 13:33:56     79s] Begin: GigaOpt Optimization in TNS mode
[11/25 13:33:56     79s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow
[11/25 13:33:56     79s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:33:56     79s] End AAE Lib Interpolated Model. (MEM=3301.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:33:56     79s] *** TnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:19.4/0:10:16.9 (0.1), mem = 3301.1M
[11/25 13:33:56     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.17
[11/25 13:33:56     79s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:33:56     79s] 
[11/25 13:33:56     79s] Creating Lib Analyzer ...
[11/25 13:33:56     79s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:33:56     79s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:33:56     79s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:33:56     79s] 
[11/25 13:33:56     79s] {RT RC_corner_25 0 2 3  0}
[11/25 13:33:57     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:20 mem=3303.1M
[11/25 13:33:57     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:20 mem=3303.1M
[11/25 13:33:57     79s] Creating Lib Analyzer, finished. 
[11/25 13:33:57     79s] 
[11/25 13:33:57     79s] Active Setup views: default_setup_view 
[11/25 13:33:57     79s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3303.1M, EPOCH TIME: 1732559637.281107
[11/25 13:33:57     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     79s] 
[11/25 13:33:57     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:57     79s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:57     79s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.002, MEM:3303.1M, EPOCH TIME: 1732559637.283595
[11/25 13:33:57     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:57     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     79s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:33:57     79s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:33:57     79s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/25 13:33:57     79s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:20 mem=3303.1M
[11/25 13:33:57     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:3303.1M, EPOCH TIME: 1732559637.285470
[11/25 13:33:57     79s] Processing tracks to init pin-track alignment.
[11/25 13:33:57     79s] z: 1, totalTracks: 1
[11/25 13:33:57     79s] z: 3, totalTracks: 1
[11/25 13:33:57     79s] z: 5, totalTracks: 1
[11/25 13:33:57     79s] z: 7, totalTracks: 1
[11/25 13:33:57     79s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:57     79s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3303.1M, EPOCH TIME: 1732559637.288260
[11/25 13:33:57     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     79s] 
[11/25 13:33:57     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:57     79s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:57     79s] 
[11/25 13:33:57     79s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:33:57     79s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3303.1M, EPOCH TIME: 1732559637.290860
[11/25 13:33:57     79s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3303.1M, EPOCH TIME: 1732559637.291174
[11/25 13:33:57     79s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3303.1M, EPOCH TIME: 1732559637.291284
[11/25 13:33:57     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3303.1MB).
[11/25 13:33:57     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:3303.1M, EPOCH TIME: 1732559637.292099
[11/25 13:33:57     79s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[11/25 13:33:57     79s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:33:57     79s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=3303.1M
[11/25 13:33:57     79s] ### Creating RouteCongInterface, started
[11/25 13:33:57     79s] ### Creating RouteCongInterface, finished
[11/25 13:33:57     79s] *info: 9555 no-driver nets excluded.
[11/25 13:33:57     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.8
[11/25 13:33:57     79s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
[11/25 13:33:57     79s] Optimizer TNS Opt
[11/25 13:33:57     79s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:33:57     79s] CCOptDebug: Start of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:01:24
[11/25 13:33:57     79s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3361.3M, EPOCH TIME: 1732559637.482282
[11/25 13:33:57     79s] Found 0 hard placement blockage before merging.
[11/25 13:33:57     79s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3361.3M, EPOCH TIME: 1732559637.482417
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3361.3M) ***
[11/25 13:33:57     80s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:33:57     80s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:33:57     80s] CCOptDebug: End of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:01:24
[11/25 13:33:57     80s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:33:57     80s] 
[11/25 13:33:57     80s] *** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3361.3M) ***
[11/25 13:33:57     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.8
[11/25 13:33:57     80s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 1699.49, Stn-len 0
[11/25 13:33:57     80s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:33:57     80s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3361.3M, EPOCH TIME: 1732559637.743646
[11/25 13:33:57     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:33:57     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     80s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:3300.3M, EPOCH TIME: 1732559637.748147
[11/25 13:33:57     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.17
[11/25 13:33:57     80s] *** TnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:20.2/0:10:17.8 (0.1), mem = 3300.3M
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s] =============================================================================================
[11/25 13:33:57     80s]  Step TAT Report : TnsOpt #1 / optDesign #4                                     23.12-s091_1
[11/25 13:33:57     80s] =============================================================================================
[11/25 13:33:57     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:57     80s] ---------------------------------------------------------------------------------------------
[11/25 13:33:57     80s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:57     80s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  32.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:33:57     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:57     80s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:33:57     80s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:57     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:57     80s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:57     80s] [ TransformInit          ]      1   0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:33:57     80s] [ TnsPass                ]      1   0:00:00.2  (  23.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:57     80s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:57     80s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:57     80s] [ MISC                   ]          0:00:00.2  (  27.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:33:57     80s] ---------------------------------------------------------------------------------------------
[11/25 13:33:57     80s]  TnsOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:33:57     80s] ---------------------------------------------------------------------------------------------
[11/25 13:33:57     80s] **INFO: Skipping refine place as no non-legal commits were detected
[11/25 13:33:57     80s] Begin: Collecting metrics
[11/25 13:33:57     80s] 
	GigaOpt Setup Optimization summary:
[11/25 13:33:57     80s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3361 |
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3361 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |          |           |          |       59.62 | 0:00:00  |        3280 |    0 |   0 |
| wns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3372 |      |     |
| tns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3361 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:57     80s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2654.1M, current mem=2651.4M)

[11/25 13:33:57     80s] End: Collecting metrics
[11/25 13:33:57     80s] End: GigaOpt Optimization in TNS mode
[11/25 13:33:57     80s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:33:57     80s]   Timing/DRV Snapshot: (REF)
[11/25 13:33:57     80s]      Weighted WNS: -922337203685477.625
[11/25 13:33:57     80s]       All  PG WNS: 0.000
[11/25 13:33:57     80s]       High PG WNS: 0.000
[11/25 13:33:57     80s]       All  PG TNS: 0.000
[11/25 13:33:57     80s]       High PG TNS: 0.000
[11/25 13:33:57     80s]       Low  PG TNS: 0.000
[11/25 13:33:57     80s]          Tran DRV: 0 (0)
[11/25 13:33:57     80s]           Cap DRV: 0 (0)
[11/25 13:33:57     80s]        Fanout DRV: 0 (0)
[11/25 13:33:57     80s]            Glitch: 0 (0)
[11/25 13:33:57     80s]    Category Slack: { }
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s] Running refinePlace -preserveRouting true -hardFence false
[11/25 13:33:57     80s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3358.4M, EPOCH TIME: 1732559637.898883
[11/25 13:33:57     80s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3358.4M, EPOCH TIME: 1732559637.898971
[11/25 13:33:57     80s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3358.4M, EPOCH TIME: 1732559637.899008
[11/25 13:33:57     80s] Processing tracks to init pin-track alignment.
[11/25 13:33:57     80s] z: 1, totalTracks: 1
[11/25 13:33:57     80s] z: 3, totalTracks: 1
[11/25 13:33:57     80s] z: 5, totalTracks: 1
[11/25 13:33:57     80s] z: 7, totalTracks: 1
[11/25 13:33:57     80s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:33:57     80s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3358.4M, EPOCH TIME: 1732559637.902475
[11/25 13:33:57     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:57     80s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:33:57     80s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.003, REAL:0.003, MEM:3358.4M, EPOCH TIME: 1732559637.905476
[11/25 13:33:57     80s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3358.4M, EPOCH TIME: 1732559637.905746
[11/25 13:33:57     80s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3358.4M, EPOCH TIME: 1732559637.905869
[11/25 13:33:57     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3358.4MB).
[11/25 13:33:57     80s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.008, MEM:3358.4M, EPOCH TIME: 1732559637.906742
[11/25 13:33:57     80s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.007, REAL:0.008, MEM:3358.4M, EPOCH TIME: 1732559637.906771
[11/25 13:33:57     80s] TDRefine: refinePlace mode is spiral
[11/25 13:33:57     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.758739.6
[11/25 13:33:57     80s] OPERPROF:   Starting Refine-Place at level 2, MEM:3358.4M, EPOCH TIME: 1732559637.906837
[11/25 13:33:57     80s] *** Starting refinePlace (0:01:20 mem=3358.4M) ***
[11/25 13:33:57     80s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:57     80s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:57     80s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3358.4M, EPOCH TIME: 1732559637.909238
[11/25 13:33:57     80s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.000, MEM:3358.4M, EPOCH TIME: 1732559637.909358
[11/25 13:33:57     80s] Set min layer with nano route mode ( 2 )
[11/25 13:33:57     80s] Set max layer with parameter ( 3 )
[11/25 13:33:57     80s] Set min layer with nano route mode ( 2 )
[11/25 13:33:57     80s] Set max layer with parameter ( 3 )
[11/25 13:33:57     80s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3358.4M, EPOCH TIME: 1732559637.913489
[11/25 13:33:57     80s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3358.4M, EPOCH TIME: 1732559637.913803
[11/25 13:33:57     80s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3358.4M, EPOCH TIME: 1732559637.913847
[11/25 13:33:57     80s] Starting refinePlace ...
[11/25 13:33:57     80s] Set min layer with nano route mode ( 2 )
[11/25 13:33:57     80s] Set max layer with parameter ( 3 )
[11/25 13:33:57     80s] One DDP V2 for no tweak run.
[11/25 13:33:57     80s] Set min layer with nano route mode ( 2 )
[11/25 13:33:57     80s] Set max layer with parameter ( 3 )
[11/25 13:33:57     80s] DDP initSite1 nrRow 49 nrJob 49
[11/25 13:33:57     80s] DDP markSite nrRow 49 nrJob 49
[11/25 13:33:57     80s]   Spread Effort: high, post-route mode, useDDP on.
[11/25 13:33:57     80s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3358.4MB) @(0:01:20 - 0:01:20).
[11/25 13:33:57     80s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:33:57     80s] wireLenOptFixPriorityInst 0 inst fixed
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s]  === Spiral for Logical I: (movable: 1781) ===
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/25 13:33:57     80s] 
[11/25 13:33:57     80s]  Info: 0 filler has been deleted!
[11/25 13:33:57     80s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/25 13:33:57     80s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:33:57     80s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:33:57     80s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3342.4MB) @(0:01:20 - 0:01:20).
[11/25 13:33:57     80s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:33:57     80s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:33:57     80s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3342.4MB
[11/25 13:33:57     80s] Statistics of distance of Instance movement in refine placement:
[11/25 13:33:57     80s]   maximum (X+Y) =         0.00 um
[11/25 13:33:57     80s]   mean    (X+Y) =         0.00 um
[11/25 13:33:57     80s] Summary Report:
[11/25 13:33:57     80s] Instances move: 0 (out of 1781 movable)
[11/25 13:33:57     80s] Instances flipped: 0
[11/25 13:33:57     80s] Mean displacement: 0.00 um
[11/25 13:33:57     80s] Max displacement: 0.00 um 
[11/25 13:33:57     80s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/25 13:33:57     80s] Total instances moved : 0
[11/25 13:33:57     80s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.051, REAL:0.056, MEM:3342.4M, EPOCH TIME: 1732559637.970099
[11/25 13:33:57     80s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:33:57     80s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3342.4MB
[11/25 13:33:57     80s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3342.4MB) @(0:01:20 - 0:01:20).
[11/25 13:33:57     80s] *** Finished refinePlace (0:01:20 mem=3342.4M) ***
[11/25 13:33:57     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.758739.6
[11/25 13:33:57     80s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.059, REAL:0.064, MEM:3342.4M, EPOCH TIME: 1732559637.971219
[11/25 13:33:57     80s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3342.4M, EPOCH TIME: 1732559637.971251
[11/25 13:33:57     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:33:57     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:57     80s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.004, REAL:0.004, MEM:3283.4M, EPOCH TIME: 1732559637.975006
[11/25 13:33:57     80s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.069, REAL:0.076, MEM:3283.4M, EPOCH TIME: 1732559637.975101
[11/25 13:33:57     80s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/25 13:33:57     80s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/25 13:33:57     80s] Begin: Collecting metrics
[11/25 13:33:58     80s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |          |           |          |       59.62 | 0:00:00  |        3280 |    0 |   0 |
| wns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3372 |      |     |
| tns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3361 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:01  |        3283 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:58     80s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2653.1M, current mem=2653.1M)

[11/25 13:33:58     80s] End: Collecting metrics
[11/25 13:33:58     80s] {MMLU 0 0 3211}
[11/25 13:33:58     80s] [oiLAM] Zs 3, 11
[11/25 13:33:58     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=3283.4M
[11/25 13:33:58     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=3283.4M
[11/25 13:33:58     80s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3287.5M, EPOCH TIME: 1732559638.128665
[11/25 13:33:58     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:58     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:58     80s] 
[11/25 13:33:58     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:33:58     80s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:33:58     80s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3287.5M, EPOCH TIME: 1732559638.131226
[11/25 13:33:58     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:33:58     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:33:58     80s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:33:58     80s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:33:58     80s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 2655.1M, totSessionCpu=0:01:21 **
[11/25 13:33:58     80s] Begin: Collecting metrics
[11/25 13:33:58     80s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |          |           |          |       59.62 | 0:00:00  |        3280 |    0 |   0 |
| wns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3372 |      |     |
| tns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3361 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:01  |        3283 |      |     |
| pre_route_summary |           |          |           |          |       59.62 | 0:00:00  |        3301 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:58     80s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2655.1M, current mem=2655.1M)

[11/25 13:33:58     80s] End: Collecting metrics
[11/25 13:33:58     80s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[11/25 13:33:58     80s] ** INFO Cleaning up SI Slew/Glitch Interface
[11/25 13:33:58     80s] -route_with_eco false                     # bool, default=false
[11/25 13:33:58     80s] -route_selected_net_only false            # bool, default=false
[11/25 13:33:58     80s] -route_with_timing_driven true            # bool, default=false, user setting
[11/25 13:33:58     80s] -route_with_si_driven false               # bool, default=false, user setting
[11/25 13:33:58     80s] Existing Dirty Nets : 0
[11/25 13:33:58     80s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/25 13:33:58     80s] Reset Dirty Nets : 0
[11/25 13:33:58     80s] *** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:20.8/0:10:18.4 (0.1), mem = 3300.6M
[11/25 13:33:58     80s] 
[11/25 13:33:58     80s] globalDetailRoute
[11/25 13:33:58     80s] 
[11/25 13:33:58     80s] #Start globalDetailRoute on Mon Nov 25 13:33:58 2024
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] ### Time Record (globalDetailRoute) is installed.
[11/25 13:33:58     80s] ### Time Record (Pre Callback) is installed.
[11/25 13:33:58     80s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_rkdfrm.rcdb.d/dist_sort.rcdb.d': 642 access done (mem: 3287.609M)
[11/25 13:33:58     80s] eee: RC Grid memory freed = 6720 (8 X 7 X 10 X 12b)
[11/25 13:33:58     80s] ### Time Record (Pre Callback) is uninstalled.
[11/25 13:33:58     80s] ### Time Record (DB Import) is installed.
[11/25 13:33:58     80s] ### Time Record (Timing Data Generation) is installed.
[11/25 13:33:58     80s] ### Time Record (Timing Data Generation) is uninstalled.
[11/25 13:33:58     80s] ### Net info: total nets: 11932
[11/25 13:33:58     80s] ### Net info: dirty nets: 0
[11/25 13:33:58     80s] ### Net info: marked as disconnected nets: 0
[11/25 13:33:58     80s] ### Net info: fully routed nets: 952
[11/25 13:33:58     80s] ### Net info: trivial (< 2 pins) nets: 10980
[11/25 13:33:58     80s] ### Net info: unrouted nets: 0
[11/25 13:33:58     80s] ### Net info: re-extraction nets: 0
[11/25 13:33:58     80s] ### Net info: ignored nets: 0
[11/25 13:33:58     80s] ### Net info: skip routing nets: 0
[11/25 13:33:58     80s] ### import design signature (52): route=1166895465 fixed_route=1101192478 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1964720333 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:33:58     80s] ### Time Record (DB Import) is uninstalled.
[11/25 13:33:58     80s] #NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
[11/25 13:33:58     80s] #Skip comparing routing design signature in db-snapshot flow
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:58     80s] ### Time Record (Global Routing) is installed.
[11/25 13:33:58     80s] ### Time Record (Global Routing) is uninstalled.
[11/25 13:33:58     80s] #Total number of trivial nets (e.g. < 2 pins) = 10980 (skipped).
[11/25 13:33:58     80s] #Total number of routable nets = 952.
[11/25 13:33:58     80s] #Total number of nets in the design = 11932.
[11/25 13:33:58     80s] #952 routable nets have routed wires.
[11/25 13:33:58     80s] #No nets have been global routed.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:58     80s] #Start routing data preparation on Mon Nov 25 13:33:58 2024
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] ### Time Record (Cell Pin Access) is installed.
[11/25 13:33:58     80s] #Initial pin access analysis.
[11/25 13:33:58     80s] #Detail pin access analysis.
[11/25 13:33:58     80s] ### Time Record (Cell Pin Access) is uninstalled.
[11/25 13:33:58     80s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:58     80s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:58     80s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:58     80s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:33:58     80s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:33:58     80s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:33:58     80s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:58     80s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:33:58     80s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:58     80s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:33:58     80s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:33:58     80s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/25 13:33:58     80s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:58     80s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/25 13:33:58     80s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/25 13:33:58     80s] #pin_access_rlayer=2(M2)
[11/25 13:33:58     80s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/25 13:33:58     80s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/25 13:33:58     80s] #enable_dpt_layer_shield=F
[11/25 13:33:58     80s] #has_line_end_grid=F
[11/25 13:33:58     80s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[11/25 13:33:58     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2659.27 (MB), peak = 2713.22 (MB)
[11/25 13:33:58     80s] #Regenerating Ggrids automatically.
[11/25 13:33:58     80s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:33:58     80s] #Using automatically generated G-grids.
[11/25 13:33:58     80s] #Done routing data preparation.
[11/25 13:33:58     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2668.28 (MB), peak = 2713.22 (MB)
[11/25 13:33:58     80s] #Found 0 nets for post-route si or timing fixing.
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #Finished routing data preparation on Mon Nov 25 13:33:58 2024
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #Cpu time = 00:00:00
[11/25 13:33:58     80s] #Elapsed time = 00:00:00
[11/25 13:33:58     80s] #Increased memory = 12.95 (MB)
[11/25 13:33:58     80s] #Total memory = 2668.28 (MB)
[11/25 13:33:58     80s] #Peak memory = 2713.22 (MB)
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:58     80s] ### Time Record (Global Routing) is installed.
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #Start global routing on Mon Nov 25 13:33:58 2024
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #Start global routing initialization on Mon Nov 25 13:33:58 2024
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #WARNING (NRGR-22) Design is already detail routed.
[11/25 13:33:58     80s] ### Time Record (Global Routing) is uninstalled.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:58     80s] ### track-assign external-init starts on Mon Nov 25 13:33:58 2024 with memory = 2668.28 (MB), peak = 2713.22 (MB)
[11/25 13:33:58     80s] ### Time Record (Track Assignment) is installed.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:58     80s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:33:58     80s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:58     80s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/25 13:33:58     80s] #Cpu time = 00:00:00
[11/25 13:33:58     80s] #Elapsed time = 00:00:00
[11/25 13:33:58     80s] #Increased memory = 12.95 (MB)
[11/25 13:33:58     80s] #Total memory = 2668.28 (MB)
[11/25 13:33:58     80s] #Peak memory = 2713.22 (MB)
[11/25 13:33:58     80s] ### Time Record (Detail Routing) is installed.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:58     80s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #Start Detail Routing..
[11/25 13:33:58     80s] #start initial detail routing ...
[11/25 13:33:58     80s] ### Design has 0 dirty nets, has valid drcs
[11/25 13:33:58     80s] ### Gcell dirty-map stats: routing = 0.00%
[11/25 13:33:58     80s] ### Gcell ext dirty-map stats: fill = 340[67.19%] (M1 = 337[66.60%], M2 = 339[67.00%], M3 = 252[49.80%]), total gcell = 506
[11/25 13:33:58     80s] #   number of violations = 0
[11/25 13:33:58     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2668.79 (MB), peak = 2713.22 (MB)
[11/25 13:33:58     80s] #Complete Detail Routing.
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #  Routing Statistics
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #---------------+-----------+-----+
[11/25 13:33:58     80s] #  Layer        | Length(um)| Vias|
[11/25 13:33:58     80s] #---------------+-----------+-----+
[11/25 13:33:58     80s] #  Active ( 0H) |          0|    0|
[11/25 13:33:58     80s] #  M1 ( 1V)     |          0| 2391|
[11/25 13:33:58     80s] #  M2 ( 2H)     |       1139| 1348|
[11/25 13:33:58     80s] #  M3 ( 3V)     |        560|    0|
[11/25 13:33:58     80s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:58     80s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:58     80s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:58     80s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:58     80s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:58     80s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:58     80s] #  Pad (10H)    |          0|    0|
[11/25 13:33:58     80s] #---------------+-----------+-----+
[11/25 13:33:58     80s] #  Total        |       1699| 3739|
[11/25 13:33:58     80s] #---------------+-----------+-----+
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:58     80s] #Total number of DRC violations = 0
[11/25 13:33:58     80s] ### Time Record (Detail Routing) is uninstalled.
[11/25 13:33:58     80s] #Cpu time = 00:00:00
[11/25 13:33:58     80s] #Elapsed time = 00:00:00
[11/25 13:33:58     80s] #Increased memory = 0.38 (MB)
[11/25 13:33:58     80s] #Total memory = 2668.66 (MB)
[11/25 13:33:58     80s] #Peak memory = 2713.22 (MB)
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:58     80s] ### Time Record (Post Route Wire Spreading) is installed.
[11/25 13:33:58     80s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #Start Post Route wire spreading..
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is installed.
[11/25 13:33:58     80s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #Start data preparation for wire spreading...
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #Data preparation is done on Mon Nov 25 13:33:58 2024
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] ### track-assign engine-init starts on Mon Nov 25 13:33:58 2024 with memory = 2668.66 (MB), peak = 2713.22 (MB)
[11/25 13:33:58     80s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:33:58     80s] #
[11/25 13:33:58     80s] #Start Post Route Wire Spread.
[11/25 13:33:58     81s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[11/25 13:33:58     81s] #Complete Post Route Wire Spread.
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #  Routing Statistics
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #---------------+-----------+-----+
[11/25 13:33:58     81s] #  Layer        | Length(um)| Vias|
[11/25 13:33:58     81s] #---------------+-----------+-----+
[11/25 13:33:58     81s] #  Active ( 0H) |          0|    0|
[11/25 13:33:58     81s] #  M1 ( 1V)     |          0| 2391|
[11/25 13:33:58     81s] #  M2 ( 2H)     |       1139| 1348|
[11/25 13:33:58     81s] #  M3 ( 3V)     |        560|    0|
[11/25 13:33:58     81s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:58     81s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:58     81s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:58     81s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:58     81s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:58     81s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:58     81s] #  Pad (10H)    |          0|    0|
[11/25 13:33:58     81s] #---------------+-----------+-----+
[11/25 13:33:58     81s] #  Total        |       1699| 3739|
[11/25 13:33:58     81s] #---------------+-----------+-----+
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:58     81s] #   number of violations = 0
[11/25 13:33:58     81s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2668.66 (MB), peak = 2713.22 (MB)
[11/25 13:33:58     81s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/25 13:33:58     81s] #Total number of DRC violations = 0
[11/25 13:33:58     81s] #Post Route wire spread is done.
[11/25 13:33:58     81s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #  Routing Statistics
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #---------------+-----------+-----+
[11/25 13:33:58     81s] #  Layer        | Length(um)| Vias|
[11/25 13:33:58     81s] #---------------+-----------+-----+
[11/25 13:33:58     81s] #  Active ( 0H) |          0|    0|
[11/25 13:33:58     81s] #  M1 ( 1V)     |          0| 2391|
[11/25 13:33:58     81s] #  M2 ( 2H)     |       1139| 1348|
[11/25 13:33:58     81s] #  M3 ( 3V)     |        560|    0|
[11/25 13:33:58     81s] #  M4 ( 4H)     |          0|    0|
[11/25 13:33:58     81s] #  M5 ( 5V)     |          0|    0|
[11/25 13:33:58     81s] #  M6 ( 6H)     |          0|    0|
[11/25 13:33:58     81s] #  M7 ( 7V)     |          0|    0|
[11/25 13:33:58     81s] #  M8 ( 8H)     |          0|    0|
[11/25 13:33:58     81s] #  M9 ( 9V)     |          0|    0|
[11/25 13:33:58     81s] #  Pad (10H)    |          0|    0|
[11/25 13:33:58     81s] #---------------+-----------+-----+
[11/25 13:33:58     81s] #  Total        |       1699| 3739|
[11/25 13:33:58     81s] #---------------+-----------+-----+
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:33:58     81s] #detailRoute Statistics:
[11/25 13:33:58     81s] #Cpu time = 00:00:00
[11/25 13:33:58     81s] #Elapsed time = 00:00:00
[11/25 13:33:58     81s] #Increased memory = 0.38 (MB)
[11/25 13:33:58     81s] #Total memory = 2668.66 (MB)
[11/25 13:33:58     81s] #Peak memory = 2713.22 (MB)
[11/25 13:33:58     81s] ### global_detail_route design signature (65): route=897613727 flt_obj=0 vio=1905142130 shield_wire=1
[11/25 13:33:58     81s] ### Time Record (DB Export) is installed.
[11/25 13:33:58     81s] ### export design design signature (66): route=897613727 fixed_route=1101192478 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1867871200 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:33:58     81s] ### Time Record (DB Export) is uninstalled.
[11/25 13:33:58     81s] ### Time Record (Post Callback) is installed.
[11/25 13:33:58     81s] ### Time Record (Post Callback) is uninstalled.
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #globalDetailRoute statistics:
[11/25 13:33:58     81s] #Cpu time = 00:00:00
[11/25 13:33:58     81s] #Elapsed time = 00:00:00
[11/25 13:33:58     81s] #Increased memory = 3.98 (MB)
[11/25 13:33:58     81s] #Total memory = 2659.10 (MB)
[11/25 13:33:58     81s] #Peak memory = 2713.22 (MB)
[11/25 13:33:58     81s] #Number of warnings = 4
[11/25 13:33:58     81s] #Total number of warnings = 75
[11/25 13:33:58     81s] #Number of fails = 0
[11/25 13:33:58     81s] #Total number of fails = 0
[11/25 13:33:58     81s] #Complete globalDetailRoute on Mon Nov 25 13:33:58 2024
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] ### import design signature (67): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/25 13:33:58     81s] ### Time Record (globalDetailRoute) is uninstalled.
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #  Scalability Statistics
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #----------------------------+---------+-------------+------------+
[11/25 13:33:58     81s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[11/25 13:33:58     81s] #----------------------------+---------+-------------+------------+
[11/25 13:33:58     81s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  Detail Routing            | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[11/25 13:33:58     81s] #  Entire Command            | 00:00:00|     00:00:00|         0.9|
[11/25 13:33:58     81s] #----------------------------+---------+-------------+------------+
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] *** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), totSession cpu/real = 0:01:21.1/0:10:18.7 (0.1), mem = 3290.9M
[11/25 13:33:58     81s] 
[11/25 13:33:58     81s] =============================================================================================
[11/25 13:33:58     81s]  Step TAT Report : EcoRoute #1 / optDesign #4                                   23.12-s091_1
[11/25 13:33:58     81s] =============================================================================================
[11/25 13:33:58     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:33:58     81s] ---------------------------------------------------------------------------------------------
[11/25 13:33:58     81s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:33:58     81s] [ DetailRoute            ]      1   0:00:00.0  (  12.6 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:33:58     81s] [ MISC                   ]          0:00:00.3  (  87.2 % )     0:00:00.3 /  0:00:00.3    0.9
[11/25 13:33:58     81s] ---------------------------------------------------------------------------------------------
[11/25 13:33:58     81s]  EcoRoute #1 TOTAL                  0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[11/25 13:33:58     81s] ---------------------------------------------------------------------------------------------
[11/25 13:33:58     81s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2658.4M, totSessionCpu=0:01:21 **
[11/25 13:33:58     81s] New Signature Flow (restoreNanoRouteOptions) ....
[11/25 13:33:58     81s] Begin: Collecting metrics
[11/25 13:33:58     81s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |          |           |          |       59.62 | 0:00:00  |        3280 |    0 |   0 |
| wns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3372 |      |     |
| tns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3361 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:01  |        3283 |      |     |
| pre_route_summary |           |          |           |          |       59.62 | 0:00:00  |        3301 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:00  |        3275 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/25 13:33:58     81s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2658.4M, current mem=2658.4M)

[11/25 13:33:58     81s] End: Collecting metrics
[11/25 13:33:58     81s] **INFO: flowCheckPoint #4 PostEcoSummary
[11/25 13:33:58     81s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/25 13:33:58     81s] eee: RC Grid memory allocated = 6720 (8 X 7 X 10 X 12b)
[11/25 13:33:58     81s] eee: pegSigSF=1.070000
[11/25 13:33:58     81s] Initializing multi-corner resistance tables ...
[11/25 13:33:58     81s] eee: Grid unit RC data computation started
[11/25 13:33:58     81s] eee: Grid unit RC data computation completed
[11/25 13:33:58     81s] eee: l=1 avDens=0.009769 usedTrk=26.377177 availTrk=2700.000000 sigTrk=26.377177
[11/25 13:33:58     81s] eee: l=2 avDens=0.052955 usedTrk=150.921343 availTrk=2850.000000 sigTrk=150.921343
[11/25 13:33:58     81s] eee: l=3 avDens=0.019385 usedTrk=52.338426 availTrk=2700.000000 sigTrk=52.338426
[11/25 13:33:58     81s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:58     81s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:58     81s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:58     81s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:58     81s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:58     81s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:58     81s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:33:58     81s] eee: LAM-FP: thresh=1 ; dimX=451.000000 ; dimY=438.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:33:58     81s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:33:58     81s] eee: NetCapCache creation started. (Current Mem: 3290.906M) 
[11/25 13:33:58     81s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3290.906M) 
[11/25 13:33:58     81s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(64.944000, 63.072000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (7 X 6)
[11/25 13:33:58     81s] eee: Metal Layers Info:
[11/25 13:33:58     81s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:33:58     81s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:33:58     81s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:33:58     81s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:33:58     81s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:33:58     81s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:33:58     81s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:33:58     81s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/25 13:33:58     81s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/25 13:33:58     81s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/25 13:33:58     81s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/25 13:33:58     81s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/25 13:33:58     81s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/25 13:33:58     81s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:33:58     81s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:33:58     81s] ### Net info: total nets: 11932
[11/25 13:33:58     81s] ### Net info: dirty nets: 0
[11/25 13:33:58     81s] ### Net info: marked as disconnected nets: 0
[11/25 13:33:58     81s] ### Net info: fully routed nets: 952
[11/25 13:33:58     81s] ### Net info: trivial (< 2 pins) nets: 10980
[11/25 13:33:58     81s] ### Net info: unrouted nets: 0
[11/25 13:33:58     81s] ### Net info: re-extraction nets: 0
[11/25 13:33:58     81s] ### Net info: ignored nets: 0
[11/25 13:33:58     81s] ### Net info: skip routing nets: 0
[11/25 13:33:58     81s] ### import design signature (68): route=764206641 fixed_route=764206641 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1964720333 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:33:58     81s] #Extract in post route mode
[11/25 13:33:58     81s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[11/25 13:33:58     81s] #Fast data preparation for tQuantus.
[11/25 13:33:58     81s] #Start routing data preparation on Mon Nov 25 13:33:58 2024
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:58     81s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:58     81s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:33:58     81s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:33:58     81s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:33:58     81s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:33:58     81s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:58     81s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:33:58     81s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:58     81s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:33:58     81s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:33:58     81s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/25 13:33:58     81s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:33:58     81s] #Regenerating Ggrids automatically.
[11/25 13:33:58     81s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:33:58     81s] #Using automatically generated G-grids.
[11/25 13:33:58     81s] #Done routing data preparation.
[11/25 13:33:58     81s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2659.77 (MB), peak = 2713.22 (MB)
[11/25 13:33:58     81s] #Start routing data preparation on Mon Nov 25 13:33:58 2024
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/25 13:33:58     81s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/25 13:33:58     81s] #pin_access_rlayer=2(M2)
[11/25 13:33:58     81s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/25 13:33:58     81s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/25 13:33:58     81s] #enable_dpt_layer_shield=F
[11/25 13:33:58     81s] #has_line_end_grid=F
[11/25 13:33:58     81s] #Regenerating Ggrids automatically.
[11/25 13:33:58     81s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:33:58     81s] #Using automatically generated G-grids.
[11/25 13:33:58     81s] #Done routing data preparation.
[11/25 13:33:58     81s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2672.55 (MB), peak = 2713.22 (MB)
[11/25 13:33:58     81s] #
[11/25 13:33:58     81s] #Start tQuantus RC extraction...
[11/25 13:33:58     81s] #Start building rc corner(s)...
[11/25 13:33:58     81s] #Number of RC Corner = 1
[11/25 13:33:58     81s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/25 13:33:58     81s] #(i=10, n=10 4000)
[11/25 13:33:58     81s] #LISD -> M1 (1)
[11/25 13:33:58     81s] #M1 -> M2 (2)
[11/25 13:33:58     81s] #M2 -> M3 (3)
[11/25 13:33:58     81s] #M3 -> M4 (4)
[11/25 13:33:58     81s] #M4 -> M5 (5)
[11/25 13:33:58     81s] #M5 -> M6 (6)
[11/25 13:33:58     81s] #M6 -> M7 (7)
[11/25 13:33:58     81s] #M7 -> M8 (8)
[11/25 13:33:58     81s] #M8 -> M9 (9)
[11/25 13:33:58     81s] #M9 -> Pad (10)
[11/25 13:33:58     81s] #SADV-On
[11/25 13:33:58     81s] # Corner(s) : 
[11/25 13:33:58     81s] #RC_corner_25 [25.00]
[11/25 13:33:59     81s] # Corner id: 0
[11/25 13:33:59     81s] # Layout Scale: 1.000000
[11/25 13:33:59     81s] # Has Metal Fill model: yes
[11/25 13:33:59     81s] # Temperature was set
[11/25 13:33:59     81s] # Temperature : 25.000000
[11/25 13:33:59     81s] # Ref. Temp   : 25.000000
[11/25 13:33:59     81s] #SADV-Off
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #layer[1] tech width 288 != ict width 400.0
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #layer[1] tech spc 288 != ict spc 464.0
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #layer[4] tech width 384 != ict width 288.0
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #layer[4] tech spc 384 != ict spc 288.0
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #layer[6] tech width 512 != ict width 384.0
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #layer[6] tech spc 512 != ict spc 384.0
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #layer[8] tech width 640 != ict width 512.0
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #layer[8] tech spc 640 != ict spc 512.0
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #layer[10] tech spc 32000 != ict spc 640.0
[11/25 13:33:59     81s] #total pattern=220 [10, 605]
[11/25 13:33:59     81s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/25 13:33:59     81s] #found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/25 13:33:59     81s] #found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[11/25 13:33:59     81s] #CCE Version read = IQuantus/TQuantus 23.1.1-s122
[11/25 13:33:59     81s] #number model r/c [1,1] [10,605] read
[11/25 13:33:59     81s] #0 rcmodel(s) requires rebuild
[11/25 13:33:59     81s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2672.90 (MB), peak = 2713.22 (MB)
[11/25 13:33:59     81s] #Finish check_net_pin_list step Enter extract
[11/25 13:33:59     81s] #Start init net ripin tree building
[11/25 13:33:59     81s] #Finish init net ripin tree building
[11/25 13:33:59     81s] #Cpu time = 00:00:00
[11/25 13:33:59     81s] #Elapsed time = 00:00:00
[11/25 13:33:59     81s] #Increased memory = 0.00 (MB)
[11/25 13:33:59     81s] #Total memory = 2672.90 (MB)
[11/25 13:33:59     81s] #Peak memory = 2713.22 (MB)
[11/25 13:33:59     81s] #begin processing metal fill model file
[11/25 13:33:59     81s] #end processing metal fill model file
[11/25 13:33:59     81s] #Length limit = 200 pitches
[11/25 13:33:59     81s] #opt mode = 2
[11/25 13:33:59     81s] #Finish check_net_pin_list step Fix net pin list
[11/25 13:33:59     81s] #Start generate extraction boxes.
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #Extract using 30 x 30 Hboxes
[11/25 13:33:59     81s] #2x2 initial hboxes
[11/25 13:33:59     81s] #Use area based hbox pruning.
[11/25 13:33:59     81s] #0/0 hboxes pruned.
[11/25 13:33:59     81s] #Complete generating extraction boxes.
[11/25 13:33:59     81s] #Start step Extraction
[11/25 13:33:59     81s] #Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/25 13:33:59     81s] #Process 0 special clock nets for rc extraction
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
[11/25 13:33:59     81s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[11/25 13:33:59     81s] #To increase the message display limit, refer to the product command reference manual.
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
[11/25 13:33:59     81s] #Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
[11/25 13:33:59     81s] #Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/25 13:33:59     81s] #Run Statistics for Extraction:
[11/25 13:33:59     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:59     81s] #   Increased memory =     3.88 (MB), total memory =  2676.78 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:59     81s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d
[11/25 13:33:59     81s] #Finish registering nets and terms for rcdb.
[11/25 13:33:59     81s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2679.71 (MB), peak = 2713.22 (MB)
[11/25 13:33:59     81s] #RC Statistics: 2303 Res, 904 Ground Cap, 0 XCap (Edge to Edge)
[11/25 13:33:59     81s] #RC V/H edge ratio: 0.56, Avg V/H Edge Length: 3138.98 (794), Avg L-Edge Length: 4900.57 (401)
[11/25 13:33:59     81s] #Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d.
[11/25 13:33:59     81s] #Start writing RC data.
[11/25 13:33:59     81s] #Finish writing RC data
[11/25 13:33:59     81s] #Finish writing rcdb with 3286 nodes, 2334 edges, and 0 xcaps
[11/25 13:33:59     81s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2675.33 (MB), peak = 2713.22 (MB)
[11/25 13:33:59     81s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d' ...
[11/25 13:33:59     81s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d' for reading (mem: 3312.211M)
[11/25 13:33:59     81s] Reading RCDB with compressed RC data.
[11/25 13:33:59     81s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d' for content verification (mem: 3312.211M)
[11/25 13:33:59     81s] Reading RCDB with compressed RC data.
[11/25 13:33:59     81s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d': 0 access done (mem: 3312.211M)
[11/25 13:33:59     81s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d': 0 access done (mem: 3312.211M)
[11/25 13:33:59     81s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3312.211M)
[11/25 13:33:59     81s] Following multi-corner parasitics specified:
[11/25 13:33:59     81s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d (rcdb)
[11/25 13:33:59     81s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d' for reading (mem: 3312.211M)
[11/25 13:33:59     81s] Reading RCDB with compressed RC data.
[11/25 13:33:59     81s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d specified
[11/25 13:33:59     81s] Cell dist_sort, hinst 
[11/25 13:33:59     81s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d) for hinst (top) of cell (dist_sort);
[11/25 13:33:59     81s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d': 0 access done (mem: 3312.211M)
[11/25 13:33:59     81s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3312.211M)
[11/25 13:33:59     81s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_LuKMzw.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3312.211M)
[11/25 13:33:59     81s] Reading RCDB with compressed RC data.
[11/25 13:33:59     81s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3320.211M)
[11/25 13:33:59     81s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_LuKMzw.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3320.211M)
[11/25 13:33:59     81s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3320.211M)
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #Restore RCDB.
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #Complete tQuantus RC extraction.
[11/25 13:33:59     81s] #Cpu time = 00:00:01
[11/25 13:33:59     81s] #Elapsed time = 00:00:01
[11/25 13:33:59     81s] #Increased memory = 3.60 (MB)
[11/25 13:33:59     81s] #Total memory = 2676.15 (MB)
[11/25 13:33:59     81s] #Peak memory = 2713.22 (MB)
[11/25 13:33:59     81s] #
[11/25 13:33:59     81s] #0 inserted nodes are removed
[11/25 13:33:59     81s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/25 13:33:59     81s] ### export design design signature (70): route=1851997822 fixed_route=1851997822 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=686735304 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:33:59     81s] ### import design signature (71): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/25 13:33:59     81s] #Start Design Signature (0)
[11/25 13:33:59     81s] #Finish Inst Signature in MT(27593181)
[11/25 13:33:59     81s] #Finish Net Signature in MT(29408682)
[11/25 13:33:59     81s] #Finish SNet Signature in MT (60218740)
[11/25 13:33:59     81s] #Run time and memory report for RC extraction:
[11/25 13:33:59     81s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/25 13:33:59     81s] #Run Statistics for snet signature:
[11/25 13:33:59     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:59     81s] #   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:59     81s] #Run Statistics for Net Final Signature:
[11/25 13:33:59     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:59     81s] #   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:59     81s] #Run Statistics for Net launch:
[11/25 13:33:59     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:59     81s] #   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:59     81s] #Run Statistics for Net init_dbsNet_slist:
[11/25 13:33:59     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:59     81s] #   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:59     81s] #Run Statistics for net signature:
[11/25 13:33:59     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:59     81s] #   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:59     81s] #Run Statistics for inst signature:
[11/25 13:33:59     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:33:59     81s] #   Increased memory =    -0.75 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
[11/25 13:33:59     81s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2638.0M, totSessionCpu=0:01:22 **
[11/25 13:33:59     81s] Starting delay calculation for Setup views
[11/25 13:33:59     82s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/25 13:33:59     82s] AAE_INFO: resetNetProps viewIdx 0 
[11/25 13:33:59     82s] Starting SI iteration 1 using Infinite Timing Windows
[11/25 13:34:00     82s] #################################################################################
[11/25 13:34:00     82s] # Design Stage: PostRoute
[11/25 13:34:00     82s] # Design Name: dist_sort
[11/25 13:34:00     82s] # Design Mode: 90nm
[11/25 13:34:00     82s] # Analysis Mode: MMMC OCV 
[11/25 13:34:00     82s] # Parasitics Mode: SPEF/RCDB 
[11/25 13:34:00     82s] # Signoff Settings: SI On 
[11/25 13:34:00     82s] #################################################################################
[11/25 13:34:00     82s] AAE_INFO: 1 threads acquired from CTE.
[11/25 13:34:00     82s] Setting infinite Tws ...
[11/25 13:34:00     82s] First Iteration Infinite Tw... 
[11/25 13:34:00     82s] Calculate early delays in OCV mode...
[11/25 13:34:00     82s] Calculate late delays in OCV mode...
[11/25 13:34:00     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 3291.2M, InitMEM = 3291.2M)
[11/25 13:34:00     82s] Start delay calculation (fullDC) (1 T). (MEM=2641.54)
[11/25 13:34:00     82s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:00     82s] End AAE Lib Interpolated Model. (MEM=3302.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:00     82s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_LuKMzw.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3302.852M)
[11/25 13:34:00     82s] Reading RCDB with compressed RC data.
[11/25 13:34:00     82s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3302.9M)
[11/25 13:34:00     82s] Total number of fetched objects 2129
[11/25 13:34:00     82s] AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
[11/25 13:34:00     82s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:00     82s] End delay calculation. (MEM=2650.32 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:34:00     82s] End delay calculation (fullDC). (MEM=2650.32 CPU=0:00:00.2 REAL=0:00:00.0)
[11/25 13:34:00     82s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
[11/25 13:34:00     82s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3328.5M) ***
[11/25 13:34:00     82s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3328.5M)
[11/25 13:34:00     82s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/25 13:34:00     82s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3328.5M)
[11/25 13:34:00     82s] Starting SI iteration 2
[11/25 13:34:00     82s] Calculate early delays in OCV mode...
[11/25 13:34:00     82s] Calculate late delays in OCV mode...
[11/25 13:34:00     82s] Start delay calculation (fullDC) (1 T). (MEM=2644.03)
[11/25 13:34:00     82s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:00     82s] End AAE Lib Interpolated Model. (MEM=3268.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:00     82s] Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 0. 
[11/25 13:34:00     82s] Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 2129. 
[11/25 13:34:00     82s] Total number of fetched objects 2129
[11/25 13:34:00     82s] AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
[11/25 13:34:00     82s] End delay calculation. (MEM=2644.4 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:00     82s] End delay calculation (fullDC). (MEM=2644.4 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:00     82s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3204.6M) ***
[11/25 13:34:00     82s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:23 mem=3204.6M)
[11/25 13:34:00     82s] End AAE Lib Interpolated Model. (MEM=3268.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:00     82s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:00     82s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3297.7M, EPOCH TIME: 1732559640.602954
[11/25 13:34:00     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:00     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:00     82s] 
[11/25 13:34:00     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:00     82s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:00     82s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.003, MEM:3297.7M, EPOCH TIME: 1732559640.605716
[11/25 13:34:00     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:00     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:00     82s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:00     82s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:00     82s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2645.6M, totSessionCpu=0:01:23 **
[11/25 13:34:00     82s] Begin: Collecting metrics
[11/25 13:34:00     82s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |          |           |          |       59.62 | 0:00:00  |        3280 |    0 |   0 |
| wns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3372 |      |     |
| tns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3361 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:01  |        3283 |      |     |
| pre_route_summary  |           |          |           |          |       59.62 | 0:00:00  |        3301 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:00  |        3275 |      |     |
| post_route_summary |           |          |           |          |       59.62 | 0:00:01  |        3285 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:00     82s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2658.4M, current mem=2645.6M)

[11/25 13:34:00     82s] End: Collecting metrics
[11/25 13:34:00     82s] Executing marking Critical Nets1
[11/25 13:34:00     82s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:00     82s] ** INFO: Initializing SI Slew Cache
[11/25 13:34:00     82s] ** INFO: Initializing Glitch Cache
[11/25 13:34:00     82s] **INFO: flowCheckPoint #5 OptimizationRecovery
[11/25 13:34:00     82s] *** Check timing (0:00:00.0)
[11/25 13:34:00     82s] VT info 2.99988271171 1
[11/25 13:34:00     82s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[11/25 13:34:00     82s] Running postRoute recovery in postEcoRoute mode
[11/25 13:34:00     82s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2645.6M, totSessionCpu=0:01:23 **
[11/25 13:34:00     82s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:00     82s]   Timing/DRV Snapshot: (TGT)
[11/25 13:34:00     82s]      Weighted WNS: -922337203685477.625
[11/25 13:34:00     82s]       All  PG WNS: 0.000
[11/25 13:34:00     82s]       High PG WNS: 0.000
[11/25 13:34:00     82s]       All  PG TNS: 0.000
[11/25 13:34:00     82s]       High PG TNS: 0.000
[11/25 13:34:00     82s]       Low  PG TNS: 0.000
[11/25 13:34:00     82s]          Tran DRV: 0 (0)
[11/25 13:34:00     82s]           Cap DRV: 0 (0)
[11/25 13:34:00     82s]        Fanout DRV: 0 (0)
[11/25 13:34:00     82s]            Glitch: 0 (0)
[11/25 13:34:00     82s]    Category Slack: { }
[11/25 13:34:00     82s] 
[11/25 13:34:00     82s] Checking setup slack degradation ...
[11/25 13:34:00     82s] 
[11/25 13:34:00     82s] Recovery Manager:
[11/25 13:34:00     82s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.043) - Skip
[11/25 13:34:00     82s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.022) - Skip
[11/25 13:34:00     82s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[11/25 13:34:00     82s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/25 13:34:00     82s] 
[11/25 13:34:00     82s] Checking DRV degradation...
[11/25 13:34:00     82s] 
[11/25 13:34:00     82s] Recovery Manager:
[11/25 13:34:00     82s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/25 13:34:00     82s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/25 13:34:00     82s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/25 13:34:00     82s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/25 13:34:00     82s] 
[11/25 13:34:00     82s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/25 13:34:00     82s] ** INFO Cleaning up SI Slew/Glitch Interface
[11/25 13:34:00     82s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3285.08M, totSessionCpu=0:01:23).
[11/25 13:34:00     82s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2645.6M, totSessionCpu=0:01:23 **
[11/25 13:34:00     82s] 
[11/25 13:34:00     82s] Latch borrow mode reset to max_borrow
[11/25 13:34:00     82s] **INFO: flowCheckPoint #6 FinalSummary
[11/25 13:34:00     82s] OPTC: user 20.0
[11/25 13:34:00     82s] Reported timing to dir ./timingReports
[11/25 13:34:00     82s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2645.7M, totSessionCpu=0:01:23 **
[11/25 13:34:00     82s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3286.1M, EPOCH TIME: 1732559640.878649
[11/25 13:34:00     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:00     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:00     83s] 
[11/25 13:34:00     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:00     83s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:00     83s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3286.1M, EPOCH TIME: 1732559640.881470
[11/25 13:34:00     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:00     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:00     83s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:01     83s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:01     83s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:01     83s] Begin: Collecting metrics
[11/25 13:34:01     83s] **INFO: Starting Blocking QThread with 1 CPU
[11/25 13:34:01     83s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/25 13:34:01      0s] *** QThread MetricCollect [begin] (optDesign #4) : mem = 0.5M
[11/25 13:34:01      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2645.6M, current mem=2021.9M)
[11/25 13:34:01      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2038.2M, current mem=2031.8M)
[11/25 13:34:01      0s] *** QThread MetricCollect [finish] (optDesign #4) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.5M
[11/25 13:34:01      0s] 
[11/25 13:34:01      0s] =============================================================================================
[11/25 13:34:01      0s]  Step TAT Report : QThreadWorker #1 / optDesign #4                              23.12-s091_1
[11/25 13:34:01      0s] =============================================================================================
[11/25 13:34:01      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:01      0s] ---------------------------------------------------------------------------------------------
[11/25 13:34:01      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:01      0s] ---------------------------------------------------------------------------------------------
[11/25 13:34:01      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:01      0s] ---------------------------------------------------------------------------------------------

[11/25 13:34:01     83s]  
_______________________________________________________________________
[11/25 13:34:01     83s]  ---------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:01     83s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[11/25 13:34:01     83s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[11/25 13:34:01     83s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[11/25 13:34:01     83s] | initial_summary    |           |          |           |          |       59.62 | 0:00:00  |        3280 |    0 |   0 |
[11/25 13:34:01     83s] | wns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3372 |      |     |
[11/25 13:34:01     83s] | tns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3361 |      |     |
[11/25 13:34:01     83s] | route_type_fixing  |           |          |           |          |             | 0:00:01  |        3283 |      |     |
[11/25 13:34:01     83s] | pre_route_summary  |           |          |           |          |       59.62 | 0:00:00  |        3301 |    0 |   0 |
[11/25 13:34:01     83s] | eco_route          |           |          |           |          |             | 0:00:00  |        3275 |      |     |
[11/25 13:34:01     83s] | post_route_summary |           |          |           |          |       59.62 | 0:00:01  |        3285 |    0 |   0 |
[11/25 13:34:01     83s] | final_summary      |           |    0.000 |           |        0 |       59.62 | 0:00:01  |        3286 |    0 |   0 |
[11/25 13:34:01     83s]  ---------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:01     83s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2646.1M, current mem=2646.1M)

[11/25 13:34:01     83s] End: Collecting metrics
[11/25 13:34:01     83s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2646.1M, totSessionCpu=0:01:23 **
[11/25 13:34:01     83s]  ReSet Options after AAE Based Opt flow 
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:01     83s] Deleting Lib Analyzer.
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:01     83s] *** Finished optDesign ***
[11/25 13:34:01     83s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:34:01     83s] UM:*                                                                   final
[11/25 13:34:01     83s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:34:01     83s] UM:*                                                                   opt_design_incr_postroute
[11/25 13:34:01     83s] Info: Summary of CRR changes:
[11/25 13:34:01     83s]       - Timing transform commits:       0
[11/25 13:34:01     83s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:34:01     83s] Info: Destroy the CCOpt slew target map.
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:34:01     83s] Severity  ID               Count  Summary                                  
[11/25 13:34:01     83s] WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
[11/25 13:34:01     83s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[11/25 13:34:01     83s] WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
[11/25 13:34:01     83s] WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
[11/25 13:34:01     83s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[11/25 13:34:01     83s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[11/25 13:34:01     83s] WARNING   NREX-80            341  Net %s does not have a %s pin. It may ha...
[11/25 13:34:01     83s] *** Message Summary: 691 warning(s), 0 error(s)
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] clean pInstBBox. size 0
[11/25 13:34:01     83s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:34:01     83s] *** optDesign #4 [finish] () : cpu/real = 0:00:07.0/0:00:08.6 (0.8), totSession cpu/real = 0:01:23.4/0:10:21.9 (0.1), mem = 3286.5M
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] =============================================================================================
[11/25 13:34:01     83s]  Final TAT Report : optDesign #4                                                23.12-s091_1
[11/25 13:34:01     83s] =============================================================================================
[11/25 13:34:01     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:01     83s] ---------------------------------------------------------------------------------------------
[11/25 13:34:01     83s] [ InitOpt                ]      1   0:00:00.1  (   1.6 % )     0:00:00.2 /  0:00:00.1    0.9
[11/25 13:34:01     83s] [ WnsOpt                 ]      1   0:00:00.8  (   8.9 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:34:01     83s] [ TnsOpt                 ]      1   0:00:00.8  (   9.7 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:34:01     83s] [ ViewPruning            ]      8   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:34:01     83s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:01     83s] [ OptSummaryReport       ]      4   0:00:00.1  (   0.7 % )     0:00:00.6 /  0:00:00.3    0.4
[11/25 13:34:01     83s] [ MetricReport           ]      8   0:00:01.2  (  14.4 % )     0:00:01.2 /  0:00:01.0    0.8
[11/25 13:34:01     83s] [ DrvReport              ]      6   0:00:00.5  (   5.5 % )     0:00:00.5 /  0:00:00.2    0.4
[11/25 13:34:01     83s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:01     83s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:34:01     83s] [ RefinePlace            ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.8
[11/25 13:34:01     83s] [ EcoRoute               ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.3    0.9
[11/25 13:34:01     83s] [ ExtractRC              ]      2   0:00:02.0  (  23.2 % )     0:00:02.0 /  0:00:01.5    0.7
[11/25 13:34:01     83s] [ UpdateTimingGraph      ]     10   0:00:00.9  (  10.8 % )     0:00:02.2 /  0:00:01.9    0.9
[11/25 13:34:01     83s] [ FullDelayCalc          ]      4   0:00:00.8  (   9.3 % )     0:00:00.8 /  0:00:00.7    0.9
[11/25 13:34:01     83s] [ TimingUpdate           ]     16   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:01     83s] [ TimingReport           ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:34:01     83s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:01     83s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:01     83s] [ MISC                   ]          0:00:00.4  (   4.3 % )     0:00:00.4 /  0:00:00.3    0.9
[11/25 13:34:01     83s] ---------------------------------------------------------------------------------------------
[11/25 13:34:01     83s]  optDesign #4 TOTAL                 0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:07.0    0.8
[11/25 13:34:01     83s] ---------------------------------------------------------------------------------------------
[11/25 13:34:01     83s] <CMD> optDesign -postRoute -setup
[11/25 13:34:01     83s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2615.5M, totSessionCpu=0:01:23 **
[11/25 13:34:01     83s] **WARN: (IMPOPT-576):	340 nets have unplaced terms. 
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] Active Setup views: default_setup_view 
[11/25 13:34:01     83s] *** optDesign #5 [begin] () : totSession cpu/real = 0:01:23.4/0:10:21.9 (0.1), mem = 3263.5M
[11/25 13:34:01     83s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:34:01     83s] GigaOpt running with 1 threads.
[11/25 13:34:01     83s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:23.4/0:10:21.9 (0.1), mem = 3263.5M
[11/25 13:34:01     83s] **INFO: User settings:
[11/25 13:34:01     83s] setNanoRouteMode -route_detail_antenna_factor                                             1
[11/25 13:34:01     83s] setNanoRouteMode -route_detail_end_iteration                                              20
[11/25 13:34:01     83s] setNanoRouteMode -route_detail_fix_antenna                                                false
[11/25 13:34:01     83s] setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
[11/25 13:34:01     83s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[11/25 13:34:01     83s] setNanoRouteMode -drouteStartIteration                                                    0
[11/25 13:34:01     83s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[11/25 13:34:01     83s] setNanoRouteMode -extract_design_signature                                                60218740
[11/25 13:34:01     83s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[11/25 13:34:01     83s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[11/25 13:34:01     83s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
[11/25 13:34:01     83s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[11/25 13:34:01     83s] setNanoRouteMode -route_bottom_routing_layer                                              2
[11/25 13:34:01     83s] setNanoRouteMode -route_fix_clock_nets                                                    true
[11/25 13:34:01     83s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
[11/25 13:34:01     83s] setNanoRouteMode -route_top_routing_layer                                                 3
[11/25 13:34:01     83s] setNanoRouteMode -route_with_si_driven                                                    false
[11/25 13:34:01     83s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[11/25 13:34:01     83s] setNanoRouteMode -route_with_timing_driven                                                true
[11/25 13:34:01     83s] setNanoRouteMode -route_with_via_in_pin                                                   true
[11/25 13:34:01     83s] setNanoRouteMode -timingEngine                                                            .timing_file_758739.tif.gz
[11/25 13:34:01     83s] setDesignMode -topRoutingLayer                                                            M3
[11/25 13:34:01     83s] setExtractRCMode -coupled                                                                 true
[11/25 13:34:01     83s] setExtractRCMode -engine                                                                  postRoute
[11/25 13:34:01     83s] setExtractRCMode -noCleanRCDB                                                             true
[11/25 13:34:01     83s] setExtractRCMode -nrNetInMemory                                                           100000
[11/25 13:34:01     83s] setDelayCalMode -enable_high_fanout                                                       true
[11/25 13:34:01     83s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[11/25 13:34:01     83s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[11/25 13:34:01     83s] setDelayCalMode -engine                                                                   aae
[11/25 13:34:01     83s] setDelayCalMode -ignoreNetLoad                                                            false
[11/25 13:34:01     83s] setDelayCalMode -SIAware                                                                  true
[11/25 13:34:01     83s] setDelayCalMode -socv_accuracy_mode                                                       low
[11/25 13:34:01     83s] setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
[11/25 13:34:01     83s] setOptMode -opt_all_end_points                                                            true
[11/25 13:34:01     83s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
[11/25 13:34:01     83s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
[11/25 13:34:01     83s] setOptMode -opt_consider_routing_congestion                                               true
[11/25 13:34:01     83s] setOptMode -opt_delete_insts                                                              true
[11/25 13:34:01     83s] setOptMode -opt_drv_margin                                                                0
[11/25 13:34:01     83s] setOptMode -opt_drv                                                                       true
[11/25 13:34:01     83s] setOptMode -opt_fix_fanout_load                                                           true
[11/25 13:34:01     83s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[11/25 13:34:01     83s] setOptMode -opt_post_route_fix_si_transitions                                             true
[11/25 13:34:01     83s] setOptMode -opt_resize_flip_flops                                                         true
[11/25 13:34:01     83s] setOptMode -opt_preserve_all_sequential                                                   false
[11/25 13:34:01     83s] setOptMode -opt_setup_target_slack                                                        0
[11/25 13:34:01     83s] setOptMode -opt_skew                                                                      false
[11/25 13:34:01     83s] setSIMode -enable_drv_with_delta_slew                                                     true
[11/25 13:34:01     83s] setSIMode -separate_delta_delay_on_data                                                   true
[11/25 13:34:01     83s] setPlaceMode -place_global_cong_effort                                                    high
[11/25 13:34:01     83s] setPlaceMode -place_global_reorder_scan                                                   false
[11/25 13:34:01     83s] setPlaceMode -place_global_timing_effort                                                  high
[11/25 13:34:01     83s] setAnalysisMode -analysisType                                                             onChipVariation
[11/25 13:34:01     83s] setAnalysisMode -checkType                                                                setup
[11/25 13:34:01     83s] setAnalysisMode -clkSrcPath                                                               true
[11/25 13:34:01     83s] setAnalysisMode -clockPropagation                                                         sdcControl
[11/25 13:34:01     83s] setAnalysisMode -cppr                                                                     both
[11/25 13:34:01     83s] setAnalysisMode -skew                                                                     true
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/25 13:34:01     83s] Need call spDPlaceInit before registerPrioInstLoc.
[11/25 13:34:01     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:3263.5M, EPOCH TIME: 1732559641.927552
[11/25 13:34:01     83s] Processing tracks to init pin-track alignment.
[11/25 13:34:01     83s] z: 1, totalTracks: 1
[11/25 13:34:01     83s] z: 3, totalTracks: 1
[11/25 13:34:01     83s] z: 5, totalTracks: 1
[11/25 13:34:01     83s] z: 7, totalTracks: 1
[11/25 13:34:01     83s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:01     83s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3263.5M, EPOCH TIME: 1732559641.932260
[11/25 13:34:01     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:01     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:01     83s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:01     83s] OPERPROF:     Starting CMU at level 3, MEM:3263.5M, EPOCH TIME: 1732559641.935181
[11/25 13:34:01     83s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3263.5M, EPOCH TIME: 1732559641.935403
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:34:01     83s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.004, MEM:3263.5M, EPOCH TIME: 1732559641.935824
[11/25 13:34:01     83s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3263.5M, EPOCH TIME: 1732559641.936167
[11/25 13:34:01     83s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3263.5M, EPOCH TIME: 1732559641.936287
[11/25 13:34:01     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3263.5MB).
[11/25 13:34:01     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.010, MEM:3263.5M, EPOCH TIME: 1732559641.937537
[11/25 13:34:01     83s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3263.5M, EPOCH TIME: 1732559641.937573
[11/25 13:34:01     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:01     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:01     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:01     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:01     83s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3263.5M, EPOCH TIME: 1732559641.941060
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:34:01     83s] Summary for sequential cells identification: 
[11/25 13:34:01     83s]   Identified SBFF number: 17
[11/25 13:34:01     83s]   Identified MBFF number: 0
[11/25 13:34:01     83s]   Identified SB Latch number: 6
[11/25 13:34:01     83s]   Identified MB Latch number: 0
[11/25 13:34:01     83s]   Not identified SBFF number: 0
[11/25 13:34:01     83s]   Not identified MBFF number: 0
[11/25 13:34:01     83s]   Not identified SB Latch number: 0
[11/25 13:34:01     83s]   Not identified MB Latch number: 0
[11/25 13:34:01     83s]   Number of sequential cells which are not FFs: 3
[11/25 13:34:01     83s]  Visiting view : default_setup_view
[11/25 13:34:01     83s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:01     83s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:01     83s]  Visiting view : default_hold_view
[11/25 13:34:01     83s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:01     83s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:01     83s] TLC MultiMap info (StdDelay):
[11/25 13:34:01     83s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:34:01     83s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:01     83s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:34:01     83s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:01     83s]  Setting StdDelay to: 4.2ps
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] Creating Lib Analyzer ...
[11/25 13:34:01     83s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:34:01     83s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:34:01     83s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:34:01     83s] 
[11/25 13:34:01     83s] {RT RC_corner_25 0 2 3  0}
[11/25 13:34:02     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=3271.5M
[11/25 13:34:02     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=3271.5M
[11/25 13:34:02     83s] Creating Lib Analyzer, finished. 
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:02     83s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:02     83s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/25 13:34:02     83s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:34:02     83s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[11/25 13:34:02     83s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/25 13:34:02     83s] Info: IPO magic value 0x8053BEEF.
[11/25 13:34:02     83s] Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
[11/25 13:34:02     83s]       SynthesisEngine workers will not check out additional licenses.
[11/25 13:34:15     83s] *** Timing Optimization ... ***
[11/25 13:34:15     83s] **INFO: Using Advanced Metric Collection system.
[11/25 13:34:15     83s] **optDesign ... cpu = 0:00:00, real = 0:00:14, mem = 2625.6M, totSessionCpu=0:01:24 **
[11/25 13:34:15     83s] Existing Dirty Nets : 0
[11/25 13:34:15     83s] New Signature Flow (optDesignCheckOptions) ....
[11/25 13:34:15     83s] #Taking db snapshot
[11/25 13:34:15     83s] #Taking db snapshot ... done
[11/25 13:34:15     83s] OPERPROF: Starting checkPlace at level 1, MEM:3271.5M, EPOCH TIME: 1732559655.363683
[11/25 13:34:15     83s] Processing tracks to init pin-track alignment.
[11/25 13:34:15     83s] z: 1, totalTracks: 1
[11/25 13:34:15     83s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 2880
[11/25 13:34:15     83s] z: 3, totalTracks: 1
[11/25 13:34:15     83s] z: 5, totalTracks: 1
[11/25 13:34:15     83s] z: 7, totalTracks: 1
[11/25 13:34:15     83s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:15     83s] Cell dist_sort LLGs are deleted
[11/25 13:34:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] # Building dist_sort llgBox search-tree.
[11/25 13:34:15     83s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3271.5M, EPOCH TIME: 1732559655.369139
[11/25 13:34:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3271.5M, EPOCH TIME: 1732559655.369319
[11/25 13:34:15     83s] Max number of tech site patterns supported in site array is 256.
[11/25 13:34:15     83s] Core basic site is coreSite
[11/25 13:34:15     83s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:34:15     83s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/25 13:34:15     83s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:34:15     83s] SiteArray: use 65,536 bytes
[11/25 13:34:15     83s] SiteArray: current memory after site array memory allocation 3271.5M
[11/25 13:34:15     83s] SiteArray: FP blocked sites are writable
[11/25 13:34:15     83s] Keep-away cache is enable on metals: 1-10
[11/25 13:34:15     83s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:34:15     83s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3271.5M, EPOCH TIME: 1732559655.372186
[11/25 13:34:15     83s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:34:15     83s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3271.5M, EPOCH TIME: 1732559655.372267
[11/25 13:34:15     83s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:34:15     83s] Atter site array init, number of instance map data is 0.
[11/25 13:34:15     83s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.003, MEM:3271.5M, EPOCH TIME: 1732559655.372389
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:15     83s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:15     83s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.004, MEM:3271.5M, EPOCH TIME: 1732559655.372959
[11/25 13:34:15     83s] Begin checking placement ... (start mem=3271.5M, init mem=3271.5M)
[11/25 13:34:15     83s] Begin checking exclusive groups violation ...
[11/25 13:34:15     83s] There are 0 groups to check, max #box is 0, total #box is 0
[11/25 13:34:15     83s] Finished checking exclusive groups violations. Found 0 Vio.
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] Running CheckPlace using 1 thread in normal mode...
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] ...checkPlace normal is done!
[11/25 13:34:15     83s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3271.5M, EPOCH TIME: 1732559655.384297
[11/25 13:34:15     83s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3271.5M, EPOCH TIME: 1732559655.385006
[11/25 13:34:15     83s] *info: Placed = 1879           (Fixed = 98)
[11/25 13:34:15     83s] *info: Unplaced = 0           
[11/25 13:34:15     83s] Placement Density:59.62%(1703/2857)
[11/25 13:34:15     83s] Placement Density (including fixed std cells):60.26%(1749/2903)
[11/25 13:34:15     83s] Cell dist_sort LLGs are deleted
[11/25 13:34:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:34:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] # Resetting pin-track-align track data.
[11/25 13:34:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3271.5M)
[11/25 13:34:15     83s] OPERPROF: Finished checkPlace at level 1, CPU:0.022, REAL:0.025, MEM:3271.5M, EPOCH TIME: 1732559655.388295
[11/25 13:34:15     83s] #optDebug: { P: 90 W: 4195 FE: standard PE: none LDR: 1}
[11/25 13:34:15     83s]  Initial DC engine is -> aae
[11/25 13:34:15     83s]  
[11/25 13:34:15     83s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/25 13:34:15     83s]  
[11/25 13:34:15     83s]  
[11/25 13:34:15     83s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/25 13:34:15     83s]  
[11/25 13:34:15     83s] Reset EOS DB
[11/25 13:34:15     83s] Ignoring AAE DB Resetting ...
[11/25 13:34:15     83s]  Set Options for AAE Based Opt flow 
[11/25 13:34:15     83s] *** optDesign -postRoute ***
[11/25 13:34:15     83s] DRC Margin: user margin 0.0; extra margin 0
[11/25 13:34:15     83s] Setup Target Slack: user slack 0
[11/25 13:34:15     83s] Hold Target Slack: user slack 0
[11/25 13:34:15     83s] **INFO: setOptMode -opt_post_route_fix_si_transitions true -> SI Slew Optimization will be done concurrently with SI Glitch Optimization.
[11/25 13:34:15     83s] Cell dist_sort LLGs are deleted
[11/25 13:34:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3271.5M, EPOCH TIME: 1732559655.403277
[11/25 13:34:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3271.5M, EPOCH TIME: 1732559655.403485
[11/25 13:34:15     83s] Max number of tech site patterns supported in site array is 256.
[11/25 13:34:15     83s] Core basic site is coreSite
[11/25 13:34:15     83s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:34:15     83s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/25 13:34:15     83s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:34:15     83s] SiteArray: use 65,536 bytes
[11/25 13:34:15     83s] SiteArray: current memory after site array memory allocation 3271.5M
[11/25 13:34:15     83s] SiteArray: FP blocked sites are writable
[11/25 13:34:15     83s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3271.5M, EPOCH TIME: 1732559655.406316
[11/25 13:34:15     83s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:34:15     83s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3271.5M, EPOCH TIME: 1732559655.406728
[11/25 13:34:15     83s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:34:15     83s] Atter site array init, number of instance map data is 0.
[11/25 13:34:15     83s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.003, REAL:0.004, MEM:3271.5M, EPOCH TIME: 1732559655.407117
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:15     83s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:15     83s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.005, MEM:3271.5M, EPOCH TIME: 1732559655.408098
[11/25 13:34:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     83s] Multi-VT timing optimization disabled based on library information.
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:15     83s] Deleting Lib Analyzer.
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:15     83s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:34:15     83s] Summary for sequential cells identification: 
[11/25 13:34:15     83s]   Identified SBFF number: 17
[11/25 13:34:15     83s]   Identified MBFF number: 0
[11/25 13:34:15     83s]   Identified SB Latch number: 6
[11/25 13:34:15     83s]   Identified MB Latch number: 0
[11/25 13:34:15     83s]   Not identified SBFF number: 0
[11/25 13:34:15     83s]   Not identified MBFF number: 0
[11/25 13:34:15     83s]   Not identified SB Latch number: 0
[11/25 13:34:15     83s]   Not identified MB Latch number: 0
[11/25 13:34:15     83s]   Number of sequential cells which are not FFs: 3
[11/25 13:34:15     83s]  Visiting view : default_setup_view
[11/25 13:34:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:15     83s]  Visiting view : default_hold_view
[11/25 13:34:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:15     83s] TLC MultiMap info (StdDelay):
[11/25 13:34:15     83s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:34:15     83s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:15     83s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:34:15     83s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:15     83s]  Setting StdDelay to: 4.2ps
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:15     83s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.5/0:00:13.5 (0.0), totSession cpu/real = 0:01:23.9/0:10:35.5 (0.1), mem = 3271.5M
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] =============================================================================================
[11/25 13:34:15     83s]  Step TAT Report : InitOpt #1 / optDesign #5                                    23.12-s091_1
[11/25 13:34:15     83s] =============================================================================================
[11/25 13:34:15     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:15     83s] ---------------------------------------------------------------------------------------------
[11/25 13:34:15     83s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:34:15     83s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:34:15     83s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:15     83s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:15     83s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:34:15     83s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:15     83s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:34:15     83s] [ MISC                   ]          0:00:13.2  (  97.4 % )     0:00:13.2 /  0:00:00.2    0.0
[11/25 13:34:15     83s] ---------------------------------------------------------------------------------------------
[11/25 13:34:15     83s]  InitOpt #1 TOTAL                   0:00:13.5  ( 100.0 % )     0:00:13.5 /  0:00:00.5    0.0
[11/25 13:34:15     83s] ---------------------------------------------------------------------------------------------
[11/25 13:34:15     83s] ** INFO : this run is activating 'postRoute' automaton
[11/25 13:34:15     83s] **INFO: flowCheckPoint #7 InitialSummary
[11/25 13:34:15     83s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_LuKMzw.rcdb.d/dist_sort.rcdb.d': 642 access done (mem: 3271.500M)
[11/25 13:34:15     83s] tQuantus: Use design signature to decide re-extraction is ON
[11/25 13:34:15     83s] #Start Design Signature (0)
[11/25 13:34:15     83s] #Finish Inst Signature in MT(27593181)
[11/25 13:34:15     83s] #Finish Net Signature in MT(29408682)
[11/25 13:34:15     83s] #Finish SNet Signature in MT (60218740)
[11/25 13:34:15     83s] #Run time and memory report for RC extraction:
[11/25 13:34:15     83s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/25 13:34:15     83s] #Run Statistics for snet signature:
[11/25 13:34:15     83s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:15     83s] #   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:15     83s] #Run Statistics for Net Final Signature:
[11/25 13:34:15     83s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:15     83s] #   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:15     83s] #Run Statistics for Net launch:
[11/25 13:34:15     83s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:15     83s] #   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:15     83s] #Run Statistics for Net init_dbsNet_slist:
[11/25 13:34:15     83s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:15     83s] #   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:15     83s] #Run Statistics for net signature:
[11/25 13:34:15     83s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:15     83s] #   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:15     83s] #Run Statistics for inst signature:
[11/25 13:34:15     83s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:15     83s] #   Increased memory =    -6.03 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:15     83s] tQuantus: Original signature = 60218740, new signature = 60218740
[11/25 13:34:15     83s] tQuantus: Design is clean by design signature
[11/25 13:34:15     83s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_LuKMzw.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3263.500M)
[11/25 13:34:15     83s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_LuKMzw.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3263.500M)
[11/25 13:34:15     83s] The design is extracted. Skipping TQuantus.
[11/25 13:34:15     83s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_LuKMzw.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3263.500M)
[11/25 13:34:15     83s] Reading RCDB with compressed RC data.
[11/25 13:34:15     83s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3281.5M)
[11/25 13:34:15     83s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:15     83s] ** INFO: Initializing SI Slew Cache
[11/25 13:34:15     83s] ** INFO: Initializing Glitch Cache
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] Creating Lib Analyzer ...
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:34:15     83s] Summary for sequential cells identification: 
[11/25 13:34:15     83s]   Identified SBFF number: 17
[11/25 13:34:15     83s]   Identified MBFF number: 0
[11/25 13:34:15     83s]   Identified SB Latch number: 6
[11/25 13:34:15     83s]   Identified MB Latch number: 0
[11/25 13:34:15     83s]   Not identified SBFF number: 0
[11/25 13:34:15     83s]   Not identified MBFF number: 0
[11/25 13:34:15     83s]   Not identified SB Latch number: 0
[11/25 13:34:15     83s]   Not identified MB Latch number: 0
[11/25 13:34:15     83s]   Number of sequential cells which are not FFs: 3
[11/25 13:34:15     83s]  Visiting view : default_setup_view
[11/25 13:34:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:34:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:15     83s]  Visiting view : default_hold_view
[11/25 13:34:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/25 13:34:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:15     83s] TLC MultiMap info (StdDelay):
[11/25 13:34:15     83s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:34:15     83s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/25 13:34:15     83s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:34:15     83s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/25 13:34:15     83s]  Setting StdDelay to: 4.3ps
[11/25 13:34:15     83s] 
[11/25 13:34:15     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:34:15     84s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:34:15     84s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:34:15     84s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:34:15     84s] 
[11/25 13:34:15     84s] {RT RC_corner_25 0 2 3  0}
[11/25 13:34:15     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=3318.6M
[11/25 13:34:15     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=3318.6M
[11/25 13:34:15     84s] Creating Lib Analyzer, finished. 
[11/25 13:34:15     84s] End AAE Lib Interpolated Model. (MEM=3318.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:15     84s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:15     84s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3318.6M, EPOCH TIME: 1732559655.822558
[11/25 13:34:15     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     84s] 
[11/25 13:34:15     84s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:15     84s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:15     84s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.004, REAL:0.004, MEM:3318.6M, EPOCH TIME: 1732559655.826105
[11/25 13:34:15     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:15     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:15     84s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:15     84s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:15     84s] **optDesign ... cpu = 0:00:01, real = 0:00:14, mem = 2625.1M, totSessionCpu=0:01:24 **
[11/25 13:34:15     84s] Begin: Collecting metrics
[11/25 13:34:15     84s] 
 --------------------------------------------------------------------- 
| Snapshot        | Density (%) | Resource               | DRVs       |
|                 |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------------+----------+-------------+------+-----|
| initial_summary |       59.62 | 0:00:00  |        3315 |    0 |   0 |
 --------------------------------------------------------------------- 
[11/25 13:34:15     84s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2628.9M, current mem=2625.1M)

[11/25 13:34:15     84s] End: Collecting metrics
[11/25 13:34:15     84s] OPTC: m4 20.0 50.0 [ 54.0 20.0 50.0 ]
[11/25 13:34:15     84s] OPTC: view 50.0:54.0 [ 0.0500 ]
[11/25 13:34:15     84s] Setting latch borrow mode to budget during optimization.
[11/25 13:34:16     84s] **INFO: flowCheckPoint #8 OptimizationPass1
[11/25 13:34:16     84s] SISlew fixing enabled
[11/25 13:34:16     84s] Glitch fixing enabled
[11/25 13:34:16     84s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:34:16     84s] Deleting Lib Analyzer.
[11/25 13:34:16     84s] **INFO: Start fixing DRV (Mem = 3310.76M) ...
[11/25 13:34:16     84s] Begin: GigaOpt DRV Optimization
[11/25 13:34:16     84s] SISlew fixing enabled
[11/25 13:34:16     84s] Glitch fixing enabled
[11/25 13:34:16     84s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[11/25 13:34:16     84s] *** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:24.5/0:10:36.1 (0.1), mem = 3310.8M
[11/25 13:34:16     84s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:34:16     84s] End AAE Lib Interpolated Model. (MEM=3310.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:16     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.18
[11/25 13:34:16     84s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:34:16     84s] 
[11/25 13:34:16     84s] Creating Lib Analyzer ...
[11/25 13:34:16     84s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:34:16     84s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:34:16     84s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:34:16     84s] 
[11/25 13:34:16     84s] {RT RC_corner_25 0 2 3  0}
[11/25 13:34:16     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=3314.8M
[11/25 13:34:16     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=3314.8M
[11/25 13:34:16     84s] Creating Lib Analyzer, finished. 
[11/25 13:34:16     84s] #optDebug: Start CG creation (mem=3314.8M)
[11/25 13:34:16     84s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     84s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     84s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     84s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     84s] ToF 136.7452um
[11/25 13:34:16     84s] (cpu=0:00:00.2, mem=3366.3M)
[11/25 13:34:16     84s]  ...processing cgPrt (cpu=0:00:00.2, mem=3366.3M)
[11/25 13:34:16     84s]  ...processing cgEgp (cpu=0:00:00.2, mem=3366.3M)
[11/25 13:34:16     84s]  ...processing cgPbk (cpu=0:00:00.2, mem=3366.3M)
[11/25 13:34:16     84s]  ...processing cgNrb(cpu=0:00:00.2, mem=3366.3M)
[11/25 13:34:16     84s]  ...processing cgObs (cpu=0:00:00.2, mem=3366.3M)
[11/25 13:34:16     84s]  ...processing cgCon (cpu=0:00:00.2, mem=3366.3M)
[11/25 13:34:16     84s]  ...processing cgPdm (cpu=0:00:00.2, mem=3366.3M)
[11/25 13:34:16     84s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3366.3M)
[11/25 13:34:16     85s] 
[11/25 13:34:16     85s] Active Setup views: default_setup_view 
[11/25 13:34:16     85s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3366.3M, EPOCH TIME: 1732559656.602213
[11/25 13:34:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] 
[11/25 13:34:16     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:16     85s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:16     85s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.004, MEM:3366.3M, EPOCH TIME: 1732559656.606217
[11/25 13:34:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:34:16     85s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:34:16     85s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/25 13:34:16     85s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:25 mem=3366.3M
[11/25 13:34:16     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:3366.3M, EPOCH TIME: 1732559656.611461
[11/25 13:34:16     85s] Processing tracks to init pin-track alignment.
[11/25 13:34:16     85s] z: 1, totalTracks: 1
[11/25 13:34:16     85s] z: 3, totalTracks: 1
[11/25 13:34:16     85s] z: 5, totalTracks: 1
[11/25 13:34:16     85s] z: 7, totalTracks: 1
[11/25 13:34:16     85s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:16     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3366.3M, EPOCH TIME: 1732559656.614098
[11/25 13:34:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] 
[11/25 13:34:16     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:16     85s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:16     85s] 
[11/25 13:34:16     85s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:34:16     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.006, MEM:3366.3M, EPOCH TIME: 1732559656.619955
[11/25 13:34:16     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3366.3M, EPOCH TIME: 1732559656.620009
[11/25 13:34:16     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3366.3M, EPOCH TIME: 1732559656.620114
[11/25 13:34:16     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3366.3MB).
[11/25 13:34:16     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.009, MEM:3366.3M, EPOCH TIME: 1732559656.620332
[11/25 13:34:16     85s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[11/25 13:34:16     85s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:34:16     85s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:25 mem=3366.3M
[11/25 13:34:16     85s] ### Creating RouteCongInterface, started
[11/25 13:34:16     85s] {MMLU 0 0 3211}
[11/25 13:34:16     85s] [oiLAM] Zs 3, 11
[11/25 13:34:16     85s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=3366.3M
[11/25 13:34:16     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=3366.3M
[11/25 13:34:16     85s] ### Creating RouteCongInterface, finished
[11/25 13:34:16     85s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     85s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     85s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     85s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     85s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     85s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     85s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     85s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:16     85s] AoF 745.6553um
[11/25 13:34:16     85s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[11/25 13:34:16     85s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[11/25 13:34:16     85s] [GPS-DRV] Optimizer inputs ============================= 
[11/25 13:34:16     85s] [GPS-DRV] drvFixingStage: Small Scale
[11/25 13:34:16     85s] [GPS-DRV] costLowerBound: 0.1
[11/25 13:34:16     85s] [GPS-DRV] setupTNSCost  : 0.3
[11/25 13:34:16     85s] [GPS-DRV] maxIter       : 10
[11/25 13:34:16     85s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/25 13:34:16     85s] [GPS-DRV] Optimizer parameters ============================= 
[11/25 13:34:16     85s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/25 13:34:16     85s] [GPS-DRV] maxDensity (design): 0.95
[11/25 13:34:16     85s] [GPS-DRV] maxLocalDensity: 0.96
[11/25 13:34:16     85s] [GPS-DRV] MaxBufDistForPlaceBlk: 216um
[11/25 13:34:16     85s] [GPS-DRV] Dflt RT Characteristic Length 538.993um AoF 745.655um x 1
[11/25 13:34:16     85s] [GPS-DRV] isCPECostingOn: false
[11/25 13:34:16     85s] [GPS-DRV] MaintainWNS: 1
[11/25 13:34:16     85s] [GPS-DRV] All active and enabled setup views
[11/25 13:34:16     85s] [GPS-DRV]     default_setup_view
[11/25 13:34:16     85s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[11/25 13:34:16     85s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[11/25 13:34:16     85s] [GPS-DRV] maxFanoutLoad on
[11/25 13:34:16     85s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/25 13:34:16     85s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/25 13:34:16     85s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3404.5M, EPOCH TIME: 1732559656.807708
[11/25 13:34:16     85s] Found 0 hard placement blockage before merging.
[11/25 13:34:16     85s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3404.5M, EPOCH TIME: 1732559656.807830
[11/25 13:34:16     85s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:16     85s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[11/25 13:34:16     85s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 5.1154e-11; DynamicP: 1.11974e+07)DBU
[11/25 13:34:16     85s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/25 13:34:16     85s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[11/25 13:34:16     85s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/25 13:34:16     85s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/25 13:34:16     85s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/25 13:34:16     85s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/25 13:34:16     85s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 59.62%|          |         |
[11/25 13:34:16     85s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/25 13:34:16     85s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 59.62%| 0:00:00.0|  3404.5M|
[11/25 13:34:16     85s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/25 13:34:16     85s] 
[11/25 13:34:16     85s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3404.5M) ***
[11/25 13:34:16     85s] 
[11/25 13:34:16     85s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:16     85s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:34:16     85s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 1699.49, Stn-len 0
[11/25 13:34:16     85s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:34:16     85s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3404.5M, EPOCH TIME: 1732559656.853467
[11/25 13:34:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:34:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:3335.5M, EPOCH TIME: 1732559656.857205
[11/25 13:34:16     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.18
[11/25 13:34:16     85s] *** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:25.3/0:10:36.9 (0.1), mem = 3335.5M
[11/25 13:34:16     85s] 
[11/25 13:34:16     85s] =============================================================================================
[11/25 13:34:16     85s]  Step TAT Report : DrvOpt #1 / optDesign #5                                     23.12-s091_1
[11/25 13:34:16     85s] =============================================================================================
[11/25 13:34:16     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:16     85s] ---------------------------------------------------------------------------------------------
[11/25 13:34:16     85s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:16     85s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  30.2 % )     0:00:00.2 /  0:00:00.3    1.0
[11/25 13:34:16     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:16     85s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[11/25 13:34:16     85s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:16     85s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:16     85s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:16     85s] [ ChannelGraphInit       ]      1   0:00:00.2  (  26.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:16     85s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:34:16     85s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/25 13:34:16     85s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:16     85s] [ ReportTranViolation    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/25 13:34:16     85s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:16     85s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:16     85s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:16     85s] [ MISC                   ]          0:00:00.3  (  35.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:34:16     85s] ---------------------------------------------------------------------------------------------
[11/25 13:34:16     85s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:34:16     85s] ---------------------------------------------------------------------------------------------
[11/25 13:34:16     85s] drv optimizer changes nothing and skips refinePlace
[11/25 13:34:16     85s] End: GigaOpt DRV Optimization
[11/25 13:34:16     85s] **optDesign ... cpu = 0:00:02, real = 0:00:15, mem = 2656.3M, totSessionCpu=0:01:25 **
[11/25 13:34:16     85s] Begin: Collecting metrics
[11/25 13:34:16     85s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |          |           |          |       59.62 | 0:00:00  |        3315 |    0 |   0 |
| drv_eco_fixing  |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3335 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:16     85s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2656.3M, current mem=2656.3M)

[11/25 13:34:16     85s] End: Collecting metrics
[11/25 13:34:16     85s] *info:
[11/25 13:34:16     85s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3335.49M).
[11/25 13:34:16     85s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3335.5M, EPOCH TIME: 1732559656.987533
[11/25 13:34:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:16     85s] 
[11/25 13:34:16     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:16     85s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:16     85s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.002, MEM:3335.5M, EPOCH TIME: 1732559656.990021
[11/25 13:34:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:17     85s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:17     85s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=3335.5M)
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:17     85s] **optDesign ... cpu = 0:00:02, real = 0:00:16, mem = 2656.3M, totSessionCpu=0:01:25 **
[11/25 13:34:17     85s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:17     85s]   DRV Snapshot: (REF)
[11/25 13:34:17     85s]          Tran DRV: 0 (0)
[11/25 13:34:17     85s]           Cap DRV: 0 (0)
[11/25 13:34:17     85s]        Fanout DRV: 0 (0)
[11/25 13:34:17     85s]            Glitch: 0 (0)
[11/25 13:34:17     85s] *** Check timing (0:00:00.0)
[11/25 13:34:17     85s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:34:17     85s] Deleting Lib Analyzer.
[11/25 13:34:17     85s] Begin: GigaOpt Optimization in WNS mode
[11/25 13:34:17     85s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -nativePathGroupFlow
[11/25 13:34:17     85s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:34:17     85s] End AAE Lib Interpolated Model. (MEM=3393.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:17     85s] *** WnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:25.4/0:10:37.1 (0.1), mem = 3393.8M
[11/25 13:34:17     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.19
[11/25 13:34:17     85s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:34:17     85s] 
[11/25 13:34:17     85s] Creating Lib Analyzer ...
[11/25 13:34:17     85s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:34:17     85s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:34:17     85s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:34:17     85s] 
[11/25 13:34:17     85s] {RT RC_corner_25 0 2 3  0}
[11/25 13:34:17     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:26 mem=3393.8M
[11/25 13:34:17     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:26 mem=3393.8M
[11/25 13:34:17     85s] Creating Lib Analyzer, finished. 
[11/25 13:34:17     85s] 
[11/25 13:34:17     85s] Active Setup views: default_setup_view 
[11/25 13:34:17     85s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3393.8M, EPOCH TIME: 1732559657.424154
[11/25 13:34:17     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:17     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:17     85s] 
[11/25 13:34:17     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:17     85s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:17     85s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.002, MEM:3393.8M, EPOCH TIME: 1732559657.426599
[11/25 13:34:17     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:17     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:17     85s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:34:17     85s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:34:17     85s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/25 13:34:17     85s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:26 mem=3393.8M
[11/25 13:34:17     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:3393.8M, EPOCH TIME: 1732559657.430678
[11/25 13:34:17     85s] Processing tracks to init pin-track alignment.
[11/25 13:34:17     85s] z: 1, totalTracks: 1
[11/25 13:34:17     85s] z: 3, totalTracks: 1
[11/25 13:34:17     85s] z: 5, totalTracks: 1
[11/25 13:34:17     85s] z: 7, totalTracks: 1
[11/25 13:34:17     85s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:17     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3393.8M, EPOCH TIME: 1732559657.433219
[11/25 13:34:17     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:17     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:17     85s] 
[11/25 13:34:17     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:17     85s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:17     85s] 
[11/25 13:34:17     85s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:34:17     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3393.8M, EPOCH TIME: 1732559657.436603
[11/25 13:34:17     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3393.8M, EPOCH TIME: 1732559657.436667
[11/25 13:34:17     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3393.8M, EPOCH TIME: 1732559657.436789
[11/25 13:34:17     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3393.8MB).
[11/25 13:34:17     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:3393.8M, EPOCH TIME: 1732559657.437032
[11/25 13:34:17     85s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[11/25 13:34:17     85s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:34:17     85s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=3393.8M
[11/25 13:34:17     85s] ### Creating RouteCongInterface, started
[11/25 13:34:17     85s] ### Creating RouteCongInterface, finished
[11/25 13:34:17     85s] *info: 9555 no-driver nets excluded.
[11/25 13:34:17     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.9
[11/25 13:34:17     85s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
[11/25 13:34:17     85s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:34:17     85s] 
[11/25 13:34:17     85s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3393.8M) ***
[11/25 13:34:17     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.9
[11/25 13:34:17     85s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 1699.49, Stn-len 0
[11/25 13:34:17     85s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:34:17     85s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3393.8M, EPOCH TIME: 1732559657.656013
[11/25 13:34:17     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:17     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:17     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:17     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:17     85s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:3333.8M, EPOCH TIME: 1732559657.661214
[11/25 13:34:17     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.19
[11/25 13:34:17     85s] *** WnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:26.0/0:10:37.7 (0.1), mem = 3333.8M
[11/25 13:34:17     85s] 
[11/25 13:34:17     85s] =============================================================================================
[11/25 13:34:17     85s]  Step TAT Report : WnsOpt #1 / optDesign #5                                     23.12-s091_1
[11/25 13:34:17     85s] =============================================================================================
[11/25 13:34:17     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:17     85s] ---------------------------------------------------------------------------------------------
[11/25 13:34:17     85s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:17     85s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  42.9 % )     0:00:00.3 /  0:00:00.2    1.0
[11/25 13:34:17     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:17     85s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:34:17     85s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:17     85s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:17     85s] [ TransformInit          ]      1   0:00:00.1  (  21.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:34:17     85s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:17     85s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:17     85s] [ MISC                   ]          0:00:00.2  (  32.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:17     85s] ---------------------------------------------------------------------------------------------
[11/25 13:34:17     85s]  WnsOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/25 13:34:17     85s] ---------------------------------------------------------------------------------------------
[11/25 13:34:17     85s] **INFO: Skipping refine place as no non-legal commits were detected
[11/25 13:34:17     85s] Begin: Collecting metrics
[11/25 13:34:17     85s] 
	GigaOpt Setup Optimization summary:
[11/25 13:34:17     86s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:34:17     86s] 
[11/25 13:34:17     86s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |          |           |          |       59.62 | 0:00:00  |        3315 |    0 |   0 |
| drv_eco_fixing  |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3335 |    0 |   0 |
| wns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:17     86s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2656.7M, current mem=2653.7M)

[11/25 13:34:17     86s] End: Collecting metrics
[11/25 13:34:17     86s] End: GigaOpt Optimization in WNS mode
[11/25 13:34:17     86s] Skipping post route harden opt
[11/25 13:34:17     86s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:34:17     86s] Deleting Lib Analyzer.
[11/25 13:34:17     86s] Begin: GigaOpt Optimization in TNS mode
[11/25 13:34:17     86s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow
[11/25 13:34:17     86s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:34:17     86s] End AAE Lib Interpolated Model. (MEM=3333.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:17     86s] *** TnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:26.1/0:10:37.8 (0.1), mem = 3333.8M
[11/25 13:34:17     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.20
[11/25 13:34:17     86s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:34:17     86s] 
[11/25 13:34:17     86s] Creating Lib Analyzer ...
[11/25 13:34:17     86s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:34:17     86s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:34:17     86s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:34:17     86s] 
[11/25 13:34:17     86s] {RT RC_corner_25 0 2 3  0}
[11/25 13:34:18     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:26 mem=3335.8M
[11/25 13:34:18     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:26 mem=3335.8M
[11/25 13:34:18     86s] Creating Lib Analyzer, finished. 
[11/25 13:34:18     86s] 
[11/25 13:34:18     86s] Active Setup views: default_setup_view 
[11/25 13:34:18     86s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3335.8M, EPOCH TIME: 1732559658.132189
[11/25 13:34:18     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     86s] 
[11/25 13:34:18     86s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:18     86s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:18     86s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3335.8M, EPOCH TIME: 1732559658.135196
[11/25 13:34:18     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:18     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     86s] [oiPhyDebug] optDemand 27993600000.00, spDemand 27262033920.00.
[11/25 13:34:18     86s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1879
[11/25 13:34:18     86s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/25 13:34:18     86s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:26 mem=3335.8M
[11/25 13:34:18     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:3335.8M, EPOCH TIME: 1732559658.137452
[11/25 13:34:18     86s] Processing tracks to init pin-track alignment.
[11/25 13:34:18     86s] z: 1, totalTracks: 1
[11/25 13:34:18     86s] z: 3, totalTracks: 1
[11/25 13:34:18     86s] z: 5, totalTracks: 1
[11/25 13:34:18     86s] z: 7, totalTracks: 1
[11/25 13:34:18     86s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:18     86s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3335.8M, EPOCH TIME: 1732559658.140285
[11/25 13:34:18     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     86s] 
[11/25 13:34:18     86s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:18     86s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:18     86s] 
[11/25 13:34:18     86s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:34:18     86s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.002, MEM:3335.8M, EPOCH TIME: 1732559658.142781
[11/25 13:34:18     86s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3335.8M, EPOCH TIME: 1732559658.143065
[11/25 13:34:18     86s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3335.8M, EPOCH TIME: 1732559658.143177
[11/25 13:34:18     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3335.8MB).
[11/25 13:34:18     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:3335.8M, EPOCH TIME: 1732559658.143896
[11/25 13:34:18     86s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[11/25 13:34:18     86s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1879
[11/25 13:34:18     86s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=3335.8M
[11/25 13:34:18     86s] ### Creating RouteCongInterface, started
[11/25 13:34:18     86s] ### Creating RouteCongInterface, finished
[11/25 13:34:18     86s] *info: 9555 no-driver nets excluded.
[11/25 13:34:18     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.758739.10
[11/25 13:34:18     86s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
[11/25 13:34:18     86s] Optimizer TNS Opt
[11/25 13:34:18     86s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:34:18     86s] CCOptDebug: Start of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:01:45
[11/25 13:34:18     86s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3394.0M, EPOCH TIME: 1732559658.331829
[11/25 13:34:18     86s] Found 0 hard placement blockage before merging.
[11/25 13:34:18     86s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3394.0M, EPOCH TIME: 1732559658.331989
[11/25 13:34:18     86s] 
[11/25 13:34:18     86s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3394.0M) ***
[11/25 13:34:18     86s] Deleting 0 temporary hard placement blockage(s).
[11/25 13:34:18     86s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:34:18     86s] CCOptDebug: End of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:01:45
[11/25 13:34:18     86s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/25 13:34:18     86s] 
[11/25 13:34:18     86s] *** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3394.0M) ***
[11/25 13:34:18     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.758739.10
[11/25 13:34:18     86s] Total-nets :: 1261, Stn-nets :: 309, ratio :: 24.5044 %, Total-len 1699.49, Stn-len 0
[11/25 13:34:18     86s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1879
[11/25 13:34:18     86s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3394.0M, EPOCH TIME: 1732559658.587686
[11/25 13:34:18     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:34:18     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     86s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:3334.0M, EPOCH TIME: 1732559658.592337
[11/25 13:34:18     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.20
[11/25 13:34:18     86s] *** TnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:26.9/0:10:38.6 (0.1), mem = 3334.0M
[11/25 13:34:18     86s] 
[11/25 13:34:18     86s] =============================================================================================
[11/25 13:34:18     86s]  Step TAT Report : TnsOpt #1 / optDesign #5                                     23.12-s091_1
[11/25 13:34:18     86s] =============================================================================================
[11/25 13:34:18     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:18     86s] ---------------------------------------------------------------------------------------------
[11/25 13:34:18     86s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:18     86s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  31.1 % )     0:00:00.3 /  0:00:00.2    1.0
[11/25 13:34:18     86s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:18     86s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.7
[11/25 13:34:18     86s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:18     86s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:18     86s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:18     86s] [ TransformInit          ]      1   0:00:00.1  (  14.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:34:18     86s] [ TnsPass                ]      1   0:00:00.2  (  23.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:18     86s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:18     86s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:18     86s] [ MISC                   ]          0:00:00.2  (  28.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:18     86s] ---------------------------------------------------------------------------------------------
[11/25 13:34:18     86s]  TnsOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:34:18     86s] ---------------------------------------------------------------------------------------------
[11/25 13:34:18     86s] **INFO: Skipping refine place as no non-legal commits were detected
[11/25 13:34:18     86s] Begin: Collecting metrics
[11/25 13:34:18     86s] 
	GigaOpt Setup Optimization summary:
[11/25 13:34:18     86s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3394 |
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |
	 ------------------------------------------------------------------------------------------------------- 
[11/25 13:34:18     86s] 
[11/25 13:34:18     86s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |          |           |          |       59.62 | 0:00:00  |        3315 |    0 |   0 |
| drv_eco_fixing  |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3335 |    0 |   0 |
| wns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |      |     |
| tns_fixing      |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3394 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:18     87s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2656.5M, current mem=2653.4M)

[11/25 13:34:18     87s] End: Collecting metrics
[11/25 13:34:18     87s] End: GigaOpt Optimization in TNS mode
[11/25 13:34:18     87s]   Timing Snapshot: (REF)
[11/25 13:34:18     87s]      Weighted WNS: -922337203685477.625
[11/25 13:34:18     87s]       All  PG WNS: 0.000
[11/25 13:34:18     87s]       High PG WNS: 0.000
[11/25 13:34:18     87s]       All  PG TNS: 0.000
[11/25 13:34:18     87s]       High PG TNS: 0.000
[11/25 13:34:18     87s]       Low  PG TNS: 0.000
[11/25 13:34:18     87s]    Category Slack: { }
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s] **INFO: flowCheckPoint #9 OptimizationPreEco
[11/25 13:34:18     87s] Running postRoute recovery in preEcoRoute mode
[11/25 13:34:18     87s] **optDesign ... cpu = 0:00:04, real = 0:00:17, mem = 2653.5M, totSessionCpu=0:01:27 **
[11/25 13:34:18     87s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:18     87s]   DRV Snapshot: (TGT)
[11/25 13:34:18     87s]          Tran DRV: 0 (0)
[11/25 13:34:18     87s]           Cap DRV: 0 (0)
[11/25 13:34:18     87s]        Fanout DRV: 0 (0)
[11/25 13:34:18     87s]            Glitch: 0 (0)
[11/25 13:34:18     87s] Checking DRV degradation...
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s] Recovery Manager:
[11/25 13:34:18     87s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/25 13:34:18     87s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/25 13:34:18     87s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/25 13:34:18     87s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/25 13:34:18     87s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3334.13M, totSessionCpu=0:01:27).
[11/25 13:34:18     87s] **optDesign ... cpu = 0:00:04, real = 0:00:17, mem = 2653.5M, totSessionCpu=0:01:27 **
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:18     87s]   DRV Snapshot: (REF)
[11/25 13:34:18     87s]          Tran DRV: 0 (0)
[11/25 13:34:18     87s]           Cap DRV: 0 (0)
[11/25 13:34:18     87s]        Fanout DRV: 0 (0)
[11/25 13:34:18     87s]            Glitch: 0 (0)
[11/25 13:34:18     87s] Skipping pre eco harden opt
[11/25 13:34:18     87s] Running refinePlace -preserveRouting true -hardFence false
[11/25 13:34:18     87s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3392.3M, EPOCH TIME: 1732559658.766907
[11/25 13:34:18     87s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3392.3M, EPOCH TIME: 1732559658.766980
[11/25 13:34:18     87s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3392.3M, EPOCH TIME: 1732559658.767015
[11/25 13:34:18     87s] Processing tracks to init pin-track alignment.
[11/25 13:34:18     87s] z: 1, totalTracks: 1
[11/25 13:34:18     87s] z: 3, totalTracks: 1
[11/25 13:34:18     87s] z: 5, totalTracks: 1
[11/25 13:34:18     87s] z: 7, totalTracks: 1
[11/25 13:34:18     87s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:18     87s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3392.3M, EPOCH TIME: 1732559658.770448
[11/25 13:34:18     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:18     87s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:34:18     87s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.003, REAL:0.003, MEM:3392.3M, EPOCH TIME: 1732559658.773090
[11/25 13:34:18     87s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3392.3M, EPOCH TIME: 1732559658.773347
[11/25 13:34:18     87s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3392.3M, EPOCH TIME: 1732559658.773458
[11/25 13:34:18     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3392.3MB).
[11/25 13:34:18     87s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.006, REAL:0.007, MEM:3392.3M, EPOCH TIME: 1732559658.774171
[11/25 13:34:18     87s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.006, REAL:0.007, MEM:3392.3M, EPOCH TIME: 1732559658.774191
[11/25 13:34:18     87s] TDRefine: refinePlace mode is spiral
[11/25 13:34:18     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.758739.7
[11/25 13:34:18     87s] OPERPROF:   Starting Refine-Place at level 2, MEM:3392.3M, EPOCH TIME: 1732559658.774241
[11/25 13:34:18     87s] *** Starting refinePlace (0:01:27 mem=3392.3M) ***
[11/25 13:34:18     87s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:18     87s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:18     87s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3392.3M, EPOCH TIME: 1732559658.776441
[11/25 13:34:18     87s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3392.3M, EPOCH TIME: 1732559658.776539
[11/25 13:34:18     87s] Set min layer with nano route mode ( 2 )
[11/25 13:34:18     87s] Set max layer with parameter ( 3 )
[11/25 13:34:18     87s] Set min layer with nano route mode ( 2 )
[11/25 13:34:18     87s] Set max layer with parameter ( 3 )
[11/25 13:34:18     87s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3392.3M, EPOCH TIME: 1732559658.780344
[11/25 13:34:18     87s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3392.3M, EPOCH TIME: 1732559658.780609
[11/25 13:34:18     87s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3392.3M, EPOCH TIME: 1732559658.780637
[11/25 13:34:18     87s] Starting refinePlace ...
[11/25 13:34:18     87s] Set min layer with nano route mode ( 2 )
[11/25 13:34:18     87s] Set max layer with parameter ( 3 )
[11/25 13:34:18     87s] One DDP V2 for no tweak run.
[11/25 13:34:18     87s] Set min layer with nano route mode ( 2 )
[11/25 13:34:18     87s] Set max layer with parameter ( 3 )
[11/25 13:34:18     87s] DDP initSite1 nrRow 49 nrJob 49
[11/25 13:34:18     87s] DDP markSite nrRow 49 nrJob 49
[11/25 13:34:18     87s]   Spread Effort: high, post-route mode, useDDP on.
[11/25 13:34:18     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3392.3MB) @(0:01:27 - 0:01:27).
[11/25 13:34:18     87s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:34:18     87s] wireLenOptFixPriorityInst 0 inst fixed
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s]  === Spiral for Logical I: (movable: 1781) ===
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s]  Info: 0 filler has been deleted!
[11/25 13:34:18     87s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/25 13:34:18     87s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:34:18     87s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:34:18     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3360.3MB) @(0:01:27 - 0:01:27).
[11/25 13:34:18     87s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:34:18     87s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:34:18     87s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3360.3MB
[11/25 13:34:18     87s] Statistics of distance of Instance movement in refine placement:
[11/25 13:34:18     87s]   maximum (X+Y) =         0.00 um
[11/25 13:34:18     87s]   mean    (X+Y) =         0.00 um
[11/25 13:34:18     87s] Summary Report:
[11/25 13:34:18     87s] Instances move: 0 (out of 1781 movable)
[11/25 13:34:18     87s] Instances flipped: 0
[11/25 13:34:18     87s] Mean displacement: 0.00 um
[11/25 13:34:18     87s] Max displacement: 0.00 um 
[11/25 13:34:18     87s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/25 13:34:18     87s] Total instances moved : 0
[11/25 13:34:18     87s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.051, REAL:0.055, MEM:3360.3M, EPOCH TIME: 1732559658.836136
[11/25 13:34:18     87s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:34:18     87s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3360.3MB
[11/25 13:34:18     87s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3360.3MB) @(0:01:27 - 0:01:27).
[11/25 13:34:18     87s] *** Finished refinePlace (0:01:27 mem=3360.3M) ***
[11/25 13:34:18     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.758739.7
[11/25 13:34:18     87s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.058, REAL:0.063, MEM:3360.3M, EPOCH TIME: 1732559658.837554
[11/25 13:34:18     87s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3360.3M, EPOCH TIME: 1732559658.837588
[11/25 13:34:18     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:34:18     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     87s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.004, REAL:0.005, MEM:3301.3M, EPOCH TIME: 1732559658.842325
[11/25 13:34:18     87s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.069, REAL:0.075, MEM:3301.3M, EPOCH TIME: 1732559658.842405
[11/25 13:34:18     87s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/25 13:34:18     87s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/25 13:34:18     87s] Begin: Collecting metrics
[11/25 13:34:18     87s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |          |           |          |       59.62 | 0:00:00  |        3315 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3335 |    0 |   0 |
| wns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |      |     |
| tns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3394 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3301 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:18     87s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2653.4M, current mem=2652.4M)

[11/25 13:34:18     87s] End: Collecting metrics
[11/25 13:34:18     87s] {MMLU 0 0 3211}
[11/25 13:34:18     87s] [oiLAM] Zs 3, 11
[11/25 13:34:18     87s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=3301.3M
[11/25 13:34:18     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=3301.3M
[11/25 13:34:18     87s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3305.3M, EPOCH TIME: 1732559658.995127
[11/25 13:34:18     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:18     87s] 
[11/25 13:34:18     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:18     87s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:18     87s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.003, MEM:3305.3M, EPOCH TIME: 1732559658.997648
[11/25 13:34:18     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:18     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:19     87s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:19     87s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:19     87s] **optDesign ... cpu = 0:00:04, real = 0:00:18, mem = 2654.1M, totSessionCpu=0:01:27 **
[11/25 13:34:19     87s] Begin: Collecting metrics
[11/25 13:34:19     87s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |          |           |          |       59.62 | 0:00:00  |        3315 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3335 |    0 |   0 |
| wns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |      |     |
| tns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3394 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3301 |      |     |
| pre_route_summary |           |          |           |          |       59.62 | 0:00:01  |        3318 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:19     87s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2654.1M, current mem=2654.1M)

[11/25 13:34:19     87s] End: Collecting metrics
[11/25 13:34:19     87s] **INFO: flowCheckPoint #10 GlobalDetailRoute
[11/25 13:34:19     87s] ** INFO Cleaning up SI Slew/Glitch Interface
[11/25 13:34:19     87s] -route_with_eco false                     # bool, default=false
[11/25 13:34:19     87s] -route_selected_net_only false            # bool, default=false
[11/25 13:34:19     87s] -route_with_timing_driven true            # bool, default=false, user setting
[11/25 13:34:19     87s] -route_with_si_driven false               # bool, default=false, user setting
[11/25 13:34:19     87s] Existing Dirty Nets : 0
[11/25 13:34:19     87s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/25 13:34:19     87s] Reset Dirty Nets : 0
[11/25 13:34:19     87s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:27.5/0:10:39.2 (0.1), mem = 3318.5M
[11/25 13:34:19     87s] 
[11/25 13:34:19     87s] globalDetailRoute
[11/25 13:34:19     87s] 
[11/25 13:34:19     87s] #Start globalDetailRoute on Mon Nov 25 13:34:19 2024
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] ### Time Record (globalDetailRoute) is installed.
[11/25 13:34:19     87s] ### Time Record (Pre Callback) is installed.
[11/25 13:34:19     87s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_LuKMzw.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3305.461M)
[11/25 13:34:19     87s] eee: RC Grid memory freed = 6720 (8 X 7 X 10 X 12b)
[11/25 13:34:19     87s] ### Time Record (Pre Callback) is uninstalled.
[11/25 13:34:19     87s] ### Time Record (DB Import) is installed.
[11/25 13:34:19     87s] ### Time Record (Timing Data Generation) is installed.
[11/25 13:34:19     87s] ### Time Record (Timing Data Generation) is uninstalled.
[11/25 13:34:19     87s] ### Net info: total nets: 11932
[11/25 13:34:19     87s] ### Net info: dirty nets: 0
[11/25 13:34:19     87s] ### Net info: marked as disconnected nets: 0
[11/25 13:34:19     87s] ### Net info: fully routed nets: 952
[11/25 13:34:19     87s] ### Net info: trivial (< 2 pins) nets: 10980
[11/25 13:34:19     87s] ### Net info: unrouted nets: 0
[11/25 13:34:19     87s] ### Net info: re-extraction nets: 0
[11/25 13:34:19     87s] ### Net info: ignored nets: 0
[11/25 13:34:19     87s] ### Net info: skip routing nets: 0
[11/25 13:34:19     87s] ### import design signature (72): route=1166895465 fixed_route=1101192478 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1964720333 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:34:19     87s] ### Time Record (DB Import) is uninstalled.
[11/25 13:34:19     87s] #NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
[11/25 13:34:19     87s] #Skip comparing routing design signature in db-snapshot flow
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is installed.
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:34:19     87s] ### Time Record (Global Routing) is installed.
[11/25 13:34:19     87s] ### Time Record (Global Routing) is uninstalled.
[11/25 13:34:19     87s] #Total number of trivial nets (e.g. < 2 pins) = 10980 (skipped).
[11/25 13:34:19     87s] #Total number of routable nets = 952.
[11/25 13:34:19     87s] #Total number of nets in the design = 11932.
[11/25 13:34:19     87s] #952 routable nets have routed wires.
[11/25 13:34:19     87s] #No nets have been global routed.
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is installed.
[11/25 13:34:19     87s] #Start routing data preparation on Mon Nov 25 13:34:19 2024
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] ### Time Record (Cell Pin Access) is installed.
[11/25 13:34:19     87s] #Initial pin access analysis.
[11/25 13:34:19     87s] #Detail pin access analysis.
[11/25 13:34:19     87s] ### Time Record (Cell Pin Access) is uninstalled.
[11/25 13:34:19     87s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:34:19     87s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:34:19     87s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:34:19     87s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:34:19     87s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:34:19     87s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:34:19     87s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:34:19     87s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:34:19     87s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:34:19     87s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:34:19     87s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:34:19     87s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/25 13:34:19     87s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:34:19     87s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/25 13:34:19     87s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/25 13:34:19     87s] #pin_access_rlayer=2(M2)
[11/25 13:34:19     87s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/25 13:34:19     87s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/25 13:34:19     87s] #enable_dpt_layer_shield=F
[11/25 13:34:19     87s] #has_line_end_grid=F
[11/25 13:34:19     87s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[11/25 13:34:19     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2658.67 (MB), peak = 2713.22 (MB)
[11/25 13:34:19     87s] #Regenerating Ggrids automatically.
[11/25 13:34:19     87s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:34:19     87s] #Using automatically generated G-grids.
[11/25 13:34:19     87s] #Done routing data preparation.
[11/25 13:34:19     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2667.65 (MB), peak = 2713.22 (MB)
[11/25 13:34:19     87s] #Found 0 nets for post-route si or timing fixing.
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #Finished routing data preparation on Mon Nov 25 13:34:19 2024
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #Cpu time = 00:00:00
[11/25 13:34:19     87s] #Elapsed time = 00:00:00
[11/25 13:34:19     87s] #Increased memory = 12.83 (MB)
[11/25 13:34:19     87s] #Total memory = 2667.65 (MB)
[11/25 13:34:19     87s] #Peak memory = 2713.22 (MB)
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:34:19     87s] ### Time Record (Global Routing) is installed.
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #Start global routing on Mon Nov 25 13:34:19 2024
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #Start global routing initialization on Mon Nov 25 13:34:19 2024
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #WARNING (NRGR-22) Design is already detail routed.
[11/25 13:34:19     87s] ### Time Record (Global Routing) is uninstalled.
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is installed.
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:34:19     87s] ### track-assign external-init starts on Mon Nov 25 13:34:19 2024 with memory = 2667.65 (MB), peak = 2713.22 (MB)
[11/25 13:34:19     87s] ### Time Record (Track Assignment) is installed.
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is installed.
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:34:19     87s] ### Time Record (Track Assignment) is uninstalled.
[11/25 13:34:19     87s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[11/25 13:34:19     87s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/25 13:34:19     87s] #Cpu time = 00:00:00
[11/25 13:34:19     87s] #Elapsed time = 00:00:00
[11/25 13:34:19     87s] #Increased memory = 12.83 (MB)
[11/25 13:34:19     87s] #Total memory = 2667.65 (MB)
[11/25 13:34:19     87s] #Peak memory = 2713.22 (MB)
[11/25 13:34:19     87s] ### Time Record (Detail Routing) is installed.
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is installed.
[11/25 13:34:19     87s] ### Time Record (Data Preparation) is uninstalled.
[11/25 13:34:19     87s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #Start Detail Routing..
[11/25 13:34:19     87s] #start initial detail routing ...
[11/25 13:34:19     87s] ### Design has 0 dirty nets, has valid drcs
[11/25 13:34:19     87s] ### Gcell dirty-map stats: routing = 0.00%
[11/25 13:34:19     87s] ### Gcell ext dirty-map stats: fill = 340[67.19%] (M1 = 337[66.60%], M2 = 339[67.00%], M3 = 252[49.80%]), total gcell = 506
[11/25 13:34:19     87s] #   number of violations = 0
[11/25 13:34:19     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2668.08 (MB), peak = 2713.22 (MB)
[11/25 13:34:19     87s] #Complete Detail Routing.
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #  Routing Statistics
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #---------------+-----------+-----+
[11/25 13:34:19     87s] #  Layer        | Length(um)| Vias|
[11/25 13:34:19     87s] #---------------+-----------+-----+
[11/25 13:34:19     87s] #  Active ( 0H) |          0|    0|
[11/25 13:34:19     87s] #  M1 ( 1V)     |          0| 2391|
[11/25 13:34:19     87s] #  M2 ( 2H)     |       1139| 1348|
[11/25 13:34:19     87s] #  M3 ( 3V)     |        560|    0|
[11/25 13:34:19     87s] #  M4 ( 4H)     |          0|    0|
[11/25 13:34:19     87s] #  M5 ( 5V)     |          0|    0|
[11/25 13:34:19     87s] #  M6 ( 6H)     |          0|    0|
[11/25 13:34:19     87s] #  M7 ( 7V)     |          0|    0|
[11/25 13:34:19     87s] #  M8 ( 8H)     |          0|    0|
[11/25 13:34:19     87s] #  M9 ( 9V)     |          0|    0|
[11/25 13:34:19     87s] #  Pad (10H)    |          0|    0|
[11/25 13:34:19     87s] #---------------+-----------+-----+
[11/25 13:34:19     87s] #  Total        |       1699| 3739|
[11/25 13:34:19     87s] #---------------+-----------+-----+
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] # Total half perimeter of net bounding box: 2845 um.
[11/25 13:34:19     87s] #Total number of DRC violations = 0
[11/25 13:34:19     87s] ### Time Record (Detail Routing) is uninstalled.
[11/25 13:34:19     87s] #Cpu time = 00:00:00
[11/25 13:34:19     87s] #Elapsed time = 00:00:00
[11/25 13:34:19     87s] #Increased memory = 0.26 (MB)
[11/25 13:34:19     87s] #Total memory = 2667.91 (MB)
[11/25 13:34:19     87s] #Peak memory = 2713.22 (MB)
[11/25 13:34:19     87s] #detailRoute Statistics:
[11/25 13:34:19     87s] #Cpu time = 00:00:00
[11/25 13:34:19     87s] #Elapsed time = 00:00:00
[11/25 13:34:19     87s] #Increased memory = 0.26 (MB)
[11/25 13:34:19     87s] #Total memory = 2667.91 (MB)
[11/25 13:34:19     87s] #Peak memory = 2713.22 (MB)
[11/25 13:34:19     87s] ### global_detail_route design signature (81): route=897613727 flt_obj=0 vio=1905142130 shield_wire=1
[11/25 13:34:19     87s] ### Time Record (DB Export) is installed.
[11/25 13:34:19     87s] ### export design design signature (82): route=897613727 fixed_route=1101192478 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1867871200 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:34:19     87s] ### Time Record (DB Export) is uninstalled.
[11/25 13:34:19     87s] ### Time Record (Post Callback) is installed.
[11/25 13:34:19     87s] ### Time Record (Post Callback) is uninstalled.
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #globalDetailRoute statistics:
[11/25 13:34:19     87s] #Cpu time = 00:00:00
[11/25 13:34:19     87s] #Elapsed time = 00:00:00
[11/25 13:34:19     87s] #Increased memory = 4.27 (MB)
[11/25 13:34:19     87s] #Total memory = 2658.34 (MB)
[11/25 13:34:19     87s] #Peak memory = 2713.22 (MB)
[11/25 13:34:19     87s] #Number of warnings = 4
[11/25 13:34:19     87s] #Total number of warnings = 103
[11/25 13:34:19     87s] #Number of fails = 0
[11/25 13:34:19     87s] #Total number of fails = 0
[11/25 13:34:19     87s] #Complete globalDetailRoute on Mon Nov 25 13:34:19 2024
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] ### import design signature (83): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/25 13:34:19     87s] ### Time Record (globalDetailRoute) is uninstalled.
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #  Scalability Statistics
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #-------------------------+---------+-------------+------------+
[11/25 13:34:19     87s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[11/25 13:34:19     87s] #-------------------------+---------+-------------+------------+
[11/25 13:34:19     87s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[11/25 13:34:19     87s] #  Entire Command         | 00:00:00|     00:00:00|         0.9|
[11/25 13:34:19     87s] #-------------------------+---------+-------------+------------+
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:00.2/0:00:00.3 (0.9), totSession cpu/real = 0:01:27.7/0:10:39.5 (0.1), mem = 3309.5M
[11/25 13:34:19     87s] 
[11/25 13:34:19     87s] =============================================================================================
[11/25 13:34:19     87s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   23.12-s091_1
[11/25 13:34:19     87s] =============================================================================================
[11/25 13:34:19     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:19     87s] ---------------------------------------------------------------------------------------------
[11/25 13:34:19     87s] [ GlobalRoute            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:19     87s] [ DetailRoute            ]      1   0:00:00.0  (  15.6 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:34:19     87s] [ MISC                   ]          0:00:00.2  (  84.2 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:34:19     87s] ---------------------------------------------------------------------------------------------
[11/25 13:34:19     87s]  EcoRoute #1 TOTAL                  0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.9
[11/25 13:34:19     87s] ---------------------------------------------------------------------------------------------
[11/25 13:34:19     87s] **optDesign ... cpu = 0:00:04, real = 0:00:18, mem = 2657.5M, totSessionCpu=0:01:28 **
[11/25 13:34:19     87s] New Signature Flow (restoreNanoRouteOptions) ....
[11/25 13:34:19     87s] Begin: Collecting metrics
[11/25 13:34:19     87s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |          |           |          |       59.62 | 0:00:00  |        3315 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3335 |    0 |   0 |
| wns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |      |     |
| tns_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3394 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3301 |      |     |
| pre_route_summary |           |          |           |          |       59.62 | 0:00:01  |        3318 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:00  |        3294 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:19     87s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2657.5M, current mem=2657.5M)

[11/25 13:34:19     87s] End: Collecting metrics
[11/25 13:34:19     87s] **INFO: flowCheckPoint #11 PostEcoSummary
[11/25 13:34:19     87s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/25 13:34:19     87s] eee: RC Grid memory allocated = 6720 (8 X 7 X 10 X 12b)
[11/25 13:34:19     87s] eee: pegSigSF=1.070000
[11/25 13:34:19     87s] Initializing multi-corner resistance tables ...
[11/25 13:34:19     87s] eee: Grid unit RC data computation started
[11/25 13:34:19     87s] eee: Grid unit RC data computation completed
[11/25 13:34:19     87s] eee: l=1 avDens=0.009769 usedTrk=26.377177 availTrk=2700.000000 sigTrk=26.377177
[11/25 13:34:19     87s] eee: l=2 avDens=0.052955 usedTrk=150.921343 availTrk=2850.000000 sigTrk=150.921343
[11/25 13:34:19     87s] eee: l=3 avDens=0.019385 usedTrk=52.338426 availTrk=2700.000000 sigTrk=52.338426
[11/25 13:34:19     87s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:34:19     87s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:34:19     87s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:34:19     87s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:34:19     87s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:34:19     87s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:34:19     87s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:34:19     87s] eee: LAM-FP: thresh=1 ; dimX=451.000000 ; dimY=438.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:34:19     87s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:34:19     87s] eee: NetCapCache creation started. (Current Mem: 3309.539M) 
[11/25 13:34:19     87s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3309.539M) 
[11/25 13:34:19     87s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(64.944000, 63.072000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (7 X 6)
[11/25 13:34:19     87s] eee: Metal Layers Info:
[11/25 13:34:19     87s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:34:19     87s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:34:19     87s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:34:19     87s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:34:19     87s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:34:19     87s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:34:19     87s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:34:19     87s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/25 13:34:19     87s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/25 13:34:19     87s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/25 13:34:19     87s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/25 13:34:19     87s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/25 13:34:19     87s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/25 13:34:19     87s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:34:19     87s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:34:19     87s] ### Net info: total nets: 11932
[11/25 13:34:19     87s] ### Net info: dirty nets: 0
[11/25 13:34:19     87s] ### Net info: marked as disconnected nets: 0
[11/25 13:34:19     87s] ### Net info: fully routed nets: 952
[11/25 13:34:19     87s] ### Net info: trivial (< 2 pins) nets: 10980
[11/25 13:34:19     87s] ### Net info: unrouted nets: 0
[11/25 13:34:19     87s] ### Net info: re-extraction nets: 0
[11/25 13:34:19     87s] ### Net info: ignored nets: 0
[11/25 13:34:19     87s] ### Net info: skip routing nets: 0
[11/25 13:34:19     87s] ### import design signature (84): route=764206641 fixed_route=764206641 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1964720333 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:34:19     87s] #Extract in post route mode
[11/25 13:34:19     87s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[11/25 13:34:19     87s] #Fast data preparation for tQuantus.
[11/25 13:34:19     87s] #Start routing data preparation on Mon Nov 25 13:34:19 2024
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:34:19     87s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:34:19     87s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:34:19     87s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:34:19     87s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:34:19     87s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:34:19     87s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:34:19     87s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:34:19     87s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:34:19     87s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:34:19     87s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:34:19     87s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/25 13:34:19     87s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:34:19     87s] #Regenerating Ggrids automatically.
[11/25 13:34:19     87s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:34:19     87s] #Using automatically generated G-grids.
[11/25 13:34:19     87s] #Done routing data preparation.
[11/25 13:34:19     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2658.86 (MB), peak = 2713.22 (MB)
[11/25 13:34:19     87s] #Start routing data preparation on Mon Nov 25 13:34:19 2024
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/25 13:34:19     87s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/25 13:34:19     87s] #pin_access_rlayer=2(M2)
[11/25 13:34:19     87s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/25 13:34:19     87s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/25 13:34:19     87s] #enable_dpt_layer_shield=F
[11/25 13:34:19     87s] #has_line_end_grid=F
[11/25 13:34:19     87s] #Regenerating Ggrids automatically.
[11/25 13:34:19     87s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:34:19     87s] #Using automatically generated G-grids.
[11/25 13:34:19     87s] #Done routing data preparation.
[11/25 13:34:19     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2671.63 (MB), peak = 2713.22 (MB)
[11/25 13:34:19     87s] #
[11/25 13:34:19     87s] #Start tQuantus RC extraction...
[11/25 13:34:19     87s] #Start building rc corner(s)...
[11/25 13:34:19     87s] #Number of RC Corner = 1
[11/25 13:34:19     87s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/25 13:34:19     87s] #(i=10, n=10 4000)
[11/25 13:34:19     87s] #LISD -> M1 (1)
[11/25 13:34:19     87s] #M1 -> M2 (2)
[11/25 13:34:19     87s] #M2 -> M3 (3)
[11/25 13:34:19     87s] #M3 -> M4 (4)
[11/25 13:34:19     87s] #M4 -> M5 (5)
[11/25 13:34:19     87s] #M5 -> M6 (6)
[11/25 13:34:19     87s] #M6 -> M7 (7)
[11/25 13:34:19     87s] #M7 -> M8 (8)
[11/25 13:34:19     87s] #M8 -> M9 (9)
[11/25 13:34:19     87s] #M9 -> Pad (10)
[11/25 13:34:19     87s] #SADV-On
[11/25 13:34:19     87s] # Corner(s) : 
[11/25 13:34:19     87s] #RC_corner_25 [25.00]
[11/25 13:34:20     88s] # Corner id: 0
[11/25 13:34:20     88s] # Layout Scale: 1.000000
[11/25 13:34:20     88s] # Has Metal Fill model: yes
[11/25 13:34:20     88s] # Temperature was set
[11/25 13:34:20     88s] # Temperature : 25.000000
[11/25 13:34:20     88s] # Ref. Temp   : 25.000000
[11/25 13:34:20     88s] #SADV-Off
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #layer[1] tech width 288 != ict width 400.0
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #layer[1] tech spc 288 != ict spc 464.0
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #layer[4] tech width 384 != ict width 288.0
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #layer[4] tech spc 384 != ict spc 288.0
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #layer[6] tech width 512 != ict width 384.0
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #layer[6] tech spc 512 != ict spc 384.0
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #layer[8] tech width 640 != ict width 512.0
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #layer[8] tech spc 640 != ict spc 512.0
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #layer[10] tech spc 32000 != ict spc 640.0
[11/25 13:34:20     88s] #total pattern=220 [10, 605]
[11/25 13:34:20     88s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/25 13:34:20     88s] #found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/25 13:34:20     88s] #found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[11/25 13:34:20     88s] #CCE Version read = IQuantus/TQuantus 23.1.1-s122
[11/25 13:34:20     88s] #number model r/c [1,1] [10,605] read
[11/25 13:34:20     88s] #0 rcmodel(s) requires rebuild
[11/25 13:34:20     88s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2676.79 (MB), peak = 2713.22 (MB)
[11/25 13:34:20     88s] #Finish check_net_pin_list step Enter extract
[11/25 13:34:20     88s] #Start init net ripin tree building
[11/25 13:34:20     88s] #Finish init net ripin tree building
[11/25 13:34:20     88s] #Cpu time = 00:00:00
[11/25 13:34:20     88s] #Elapsed time = 00:00:00
[11/25 13:34:20     88s] #Increased memory = 0.00 (MB)
[11/25 13:34:20     88s] #Total memory = 2676.79 (MB)
[11/25 13:34:20     88s] #Peak memory = 2713.22 (MB)
[11/25 13:34:20     88s] #begin processing metal fill model file
[11/25 13:34:20     88s] #end processing metal fill model file
[11/25 13:34:20     88s] #Length limit = 200 pitches
[11/25 13:34:20     88s] #opt mode = 2
[11/25 13:34:20     88s] #Finish check_net_pin_list step Fix net pin list
[11/25 13:34:20     88s] #Start generate extraction boxes.
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #Extract using 30 x 30 Hboxes
[11/25 13:34:20     88s] #2x2 initial hboxes
[11/25 13:34:20     88s] #Use area based hbox pruning.
[11/25 13:34:20     88s] #0/0 hboxes pruned.
[11/25 13:34:20     88s] #Complete generating extraction boxes.
[11/25 13:34:20     88s] #Start step Extraction
[11/25 13:34:20     88s] #Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/25 13:34:20     88s] #Process 0 special clock nets for rc extraction
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
[11/25 13:34:20     88s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[11/25 13:34:20     88s] #To increase the message display limit, refer to the product command reference manual.
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
[11/25 13:34:20     88s] #Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
[11/25 13:34:20     88s] #Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/25 13:34:20     88s] #Run Statistics for Extraction:
[11/25 13:34:20     88s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:20     88s] #   Increased memory =     7.56 (MB), total memory =  2684.36 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:20     88s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d
[11/25 13:34:20     88s] #Finish registering nets and terms for rcdb.
[11/25 13:34:20     88s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2687.64 (MB), peak = 2713.22 (MB)
[11/25 13:34:20     88s] #RC Statistics: 2303 Res, 904 Ground Cap, 0 XCap (Edge to Edge)
[11/25 13:34:20     88s] #RC V/H edge ratio: 0.56, Avg V/H Edge Length: 3138.98 (794), Avg L-Edge Length: 4900.57 (401)
[11/25 13:34:20     88s] #Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d.
[11/25 13:34:20     88s] #Start writing RC data.
[11/25 13:34:20     88s] #Finish writing RC data
[11/25 13:34:20     88s] #Finish writing rcdb with 3286 nodes, 2334 edges, and 0 xcaps
[11/25 13:34:20     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2683.32 (MB), peak = 2713.22 (MB)
[11/25 13:34:20     88s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d' ...
[11/25 13:34:20     88s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d' for reading (mem: 3328.836M)
[11/25 13:34:20     88s] Reading RCDB with compressed RC data.
[11/25 13:34:20     88s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d' for content verification (mem: 3328.836M)
[11/25 13:34:20     88s] Reading RCDB with compressed RC data.
[11/25 13:34:20     88s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d': 0 access done (mem: 3328.836M)
[11/25 13:34:20     88s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d': 0 access done (mem: 3328.836M)
[11/25 13:34:20     88s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3328.836M)
[11/25 13:34:20     88s] Following multi-corner parasitics specified:
[11/25 13:34:20     88s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d (rcdb)
[11/25 13:34:20     88s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d' for reading (mem: 3328.836M)
[11/25 13:34:20     88s] Reading RCDB with compressed RC data.
[11/25 13:34:20     88s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d specified
[11/25 13:34:20     88s] Cell dist_sort, hinst 
[11/25 13:34:20     88s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d) for hinst (top) of cell (dist_sort);
[11/25 13:34:20     88s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d': 0 access done (mem: 3328.836M)
[11/25 13:34:20     88s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3328.836M)
[11/25 13:34:20     88s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3328.836M)
[11/25 13:34:20     88s] Reading RCDB with compressed RC data.
[11/25 13:34:20     88s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3336.836M)
[11/25 13:34:20     88s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3336.836M)
[11/25 13:34:20     88s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3336.836M)
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #Restore RCDB.
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #Complete tQuantus RC extraction.
[11/25 13:34:20     88s] #Cpu time = 00:00:01
[11/25 13:34:20     88s] #Elapsed time = 00:00:01
[11/25 13:34:20     88s] #Increased memory = 12.55 (MB)
[11/25 13:34:20     88s] #Total memory = 2684.18 (MB)
[11/25 13:34:20     88s] #Peak memory = 2713.22 (MB)
[11/25 13:34:20     88s] #
[11/25 13:34:20     88s] #0 inserted nodes are removed
[11/25 13:34:20     88s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/25 13:34:20     88s] ### export design design signature (86): route=1851997822 fixed_route=1851997822 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=686735304 dirty_area=0 del_dirty_area=0 cell=1733728940 placement=27056483 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:34:20     88s] ### import design signature (87): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/25 13:34:20     88s] #Start Design Signature (0)
[11/25 13:34:20     88s] #Finish Inst Signature in MT(27593181)
[11/25 13:34:20     88s] #Finish Net Signature in MT(29408682)
[11/25 13:34:20     88s] #Finish SNet Signature in MT (60218740)
[11/25 13:34:20     88s] #Run time and memory report for RC extraction:
[11/25 13:34:20     88s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/25 13:34:20     88s] #Run Statistics for snet signature:
[11/25 13:34:20     88s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:20     88s] #   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:20     88s] #Run Statistics for Net Final Signature:
[11/25 13:34:20     88s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:20     88s] #   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:20     88s] #Run Statistics for Net launch:
[11/25 13:34:20     88s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:20     88s] #   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:20     88s] #Run Statistics for Net init_dbsNet_slist:
[11/25 13:34:20     88s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:20     88s] #   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:20     88s] #Run Statistics for net signature:
[11/25 13:34:20     88s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:20     88s] #   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:20     88s] #Run Statistics for inst signature:
[11/25 13:34:20     88s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:20     88s] #   Increased memory =    -0.75 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:20     88s] **optDesign ... cpu = 0:00:05, real = 0:00:19, mem = 2646.1M, totSessionCpu=0:01:29 **
[11/25 13:34:20     88s] Starting delay calculation for Setup views
[11/25 13:34:20     88s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/25 13:34:20     88s] AAE_INFO: resetNetProps viewIdx 0 
[11/25 13:34:20     88s] Starting SI iteration 1 using Infinite Timing Windows
[11/25 13:34:20     88s] #################################################################################
[11/25 13:34:20     88s] # Design Stage: PostRoute
[11/25 13:34:20     88s] # Design Name: dist_sort
[11/25 13:34:20     88s] # Design Mode: 90nm
[11/25 13:34:20     88s] # Analysis Mode: MMMC OCV 
[11/25 13:34:20     88s] # Parasitics Mode: SPEF/RCDB 
[11/25 13:34:20     88s] # Signoff Settings: SI On 
[11/25 13:34:20     88s] #################################################################################
[11/25 13:34:20     88s] AAE_INFO: 1 threads acquired from CTE.
[11/25 13:34:20     88s] Setting infinite Tws ...
[11/25 13:34:20     88s] First Iteration Infinite Tw... 
[11/25 13:34:20     88s] Calculate early delays in OCV mode...
[11/25 13:34:20     88s] Calculate late delays in OCV mode...
[11/25 13:34:20     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 3304.9M, InitMEM = 3304.9M)
[11/25 13:34:20     88s] Start delay calculation (fullDC) (1 T). (MEM=2662.89)
[11/25 13:34:20     88s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:20     88s] End AAE Lib Interpolated Model. (MEM=3316.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:20     88s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3316.477M)
[11/25 13:34:20     88s] Reading RCDB with compressed RC data.
[11/25 13:34:20     88s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3316.5M)
[11/25 13:34:21     89s] Total number of fetched objects 2129
[11/25 13:34:21     89s] AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
[11/25 13:34:21     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:21     89s] End delay calculation. (MEM=2671.73 CPU=0:00:00.2 REAL=0:00:01.0)
[11/25 13:34:21     89s] End delay calculation (fullDC). (MEM=2671.73 CPU=0:00:00.2 REAL=0:00:01.0)
[11/25 13:34:21     89s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
[11/25 13:34:21     89s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 3342.2M) ***
[11/25 13:34:21     89s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3342.2M)
[11/25 13:34:21     89s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/25 13:34:21     89s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3342.2M)
[11/25 13:34:21     89s] Starting SI iteration 2
[11/25 13:34:21     89s] Calculate early delays in OCV mode...
[11/25 13:34:21     89s] Calculate late delays in OCV mode...
[11/25 13:34:21     89s] Start delay calculation (fullDC) (1 T). (MEM=2665.95)
[11/25 13:34:21     89s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:21     89s] End AAE Lib Interpolated Model. (MEM=3283.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:21     89s] Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 0. 
[11/25 13:34:21     89s] Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 2129. 
[11/25 13:34:21     89s] Total number of fetched objects 2129
[11/25 13:34:21     89s] AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
[11/25 13:34:21     89s] End delay calculation. (MEM=2666.34 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:21     89s] End delay calculation (fullDC). (MEM=2666.34 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:21     89s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3219.2M) ***
[11/25 13:34:21     89s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:29 mem=3219.2M)
[11/25 13:34:21     89s] End AAE Lib Interpolated Model. (MEM=3283.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:21     89s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:21     89s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3312.3M, EPOCH TIME: 1732559661.440816
[11/25 13:34:21     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:21     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:21     89s] 
[11/25 13:34:21     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:21     89s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:21     89s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3312.3M, EPOCH TIME: 1732559661.443871
[11/25 13:34:21     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:21     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:21     89s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:21     89s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:21     89s] **optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2667.6M, totSessionCpu=0:01:30 **
[11/25 13:34:21     89s] Begin: Collecting metrics
[11/25 13:34:21     89s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |          |           |          |       59.62 | 0:00:00  |        3315 |    0 |   0 |
| drv_eco_fixing     |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3335 |    0 |   0 |
| wns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |      |     |
| tns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3394 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3301 |      |     |
| pre_route_summary  |           |          |           |          |       59.62 | 0:00:01  |        3318 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:00  |        3294 |      |     |
| post_route_summary |           |          |           |          |       59.62 | 0:00:01  |        3298 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:21     89s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2667.6M, current mem=2667.6M)

[11/25 13:34:21     89s] End: Collecting metrics
[11/25 13:34:21     89s] Executing marking Critical Nets1
[11/25 13:34:21     89s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:21     89s] ** INFO: Initializing SI Slew Cache
[11/25 13:34:21     89s] ** INFO: Initializing Glitch Cache
[11/25 13:34:21     89s] **INFO: flowCheckPoint #12 OptimizationRecovery
[11/25 13:34:21     89s] *** Check timing (0:00:00.0)
[11/25 13:34:21     89s] VT info 2.99988271171 1
[11/25 13:34:21     89s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[11/25 13:34:21     89s] Running postRoute recovery in postEcoRoute mode
[11/25 13:34:21     89s] **optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2667.7M, totSessionCpu=0:01:30 **
[11/25 13:34:21     89s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:21     89s]   Timing/DRV Snapshot: (TGT)
[11/25 13:34:21     89s]      Weighted WNS: -922337203685477.625
[11/25 13:34:21     89s]       All  PG WNS: 0.000
[11/25 13:34:21     89s]       High PG WNS: 0.000
[11/25 13:34:21     89s]       All  PG TNS: 0.000
[11/25 13:34:21     89s]       High PG TNS: 0.000
[11/25 13:34:21     89s]       Low  PG TNS: 0.000
[11/25 13:34:21     89s]          Tran DRV: 0 (0)
[11/25 13:34:21     89s]           Cap DRV: 0 (0)
[11/25 13:34:21     89s]        Fanout DRV: 0 (0)
[11/25 13:34:21     89s]            Glitch: 0 (0)
[11/25 13:34:21     89s]    Category Slack: { }
[11/25 13:34:21     89s] 
[11/25 13:34:21     89s] Checking setup slack degradation ...
[11/25 13:34:21     89s] 
[11/25 13:34:21     89s] Recovery Manager:
[11/25 13:34:21     89s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.043) - Skip
[11/25 13:34:21     89s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.022) - Skip
[11/25 13:34:21     89s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[11/25 13:34:21     89s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/25 13:34:21     89s] 
[11/25 13:34:21     89s] Checking DRV degradation...
[11/25 13:34:21     89s] 
[11/25 13:34:21     89s] Recovery Manager:
[11/25 13:34:21     89s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/25 13:34:21     89s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/25 13:34:21     89s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/25 13:34:21     89s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/25 13:34:21     89s] 
[11/25 13:34:21     89s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/25 13:34:21     89s] ** INFO Cleaning up SI Slew/Glitch Interface
[11/25 13:34:21     89s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3298.70M, totSessionCpu=0:01:30).
[11/25 13:34:21     89s] **optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2667.7M, totSessionCpu=0:01:30 **
[11/25 13:34:21     89s] 
[11/25 13:34:21     89s] Latch borrow mode reset to max_borrow
[11/25 13:34:21     89s] **INFO: flowCheckPoint #13 FinalSummary
[11/25 13:34:21     89s] OPTC: user 20.0
[11/25 13:34:21     89s] Reported timing to dir ./timingReports
[11/25 13:34:21     89s] **optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2667.7M, totSessionCpu=0:01:30 **
[11/25 13:34:21     89s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3298.7M, EPOCH TIME: 1732559661.719455
[11/25 13:34:21     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:21     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:21     89s] 
[11/25 13:34:21     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:21     89s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:21     89s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.002, MEM:3298.7M, EPOCH TIME: 1732559661.721952
[11/25 13:34:21     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:21     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:21     89s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:21     89s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:22     89s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:22     89s] Begin: Collecting metrics
[11/25 13:34:22     89s] **INFO: Starting Blocking QThread with 1 CPU
[11/25 13:34:22     89s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/25 13:34:22      0s] *** QThread MetricCollect [begin] (optDesign #5) : mem = 0.1M
[11/25 13:34:22      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2667.6M, current mem=2045.2M)
[11/25 13:34:22      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2060.8M, current mem=2054.3M)
[11/25 13:34:22      0s] *** QThread MetricCollect [finish] (optDesign #5) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.1M
[11/25 13:34:22      0s] 
[11/25 13:34:22      0s] =============================================================================================
[11/25 13:34:22      0s]  Step TAT Report : QThreadWorker #1 / optDesign #5                              23.12-s091_1
[11/25 13:34:22      0s] =============================================================================================
[11/25 13:34:22      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:22      0s] ---------------------------------------------------------------------------------------------
[11/25 13:34:22      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:22      0s] ---------------------------------------------------------------------------------------------
[11/25 13:34:22      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:22      0s] ---------------------------------------------------------------------------------------------

[11/25 13:34:22     89s]  
_______________________________________________________________________
[11/25 13:34:22     90s]  ---------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:22     90s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[11/25 13:34:22     90s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[11/25 13:34:22     90s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[11/25 13:34:22     90s] | initial_summary    |           |          |           |          |       59.62 | 0:00:00  |        3315 |    0 |   0 |
[11/25 13:34:22     90s] | drv_eco_fixing     |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3335 |    0 |   0 |
[11/25 13:34:22     90s] | wns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |      |     |
[11/25 13:34:22     90s] | tns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3394 |      |     |
[11/25 13:34:22     90s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        3301 |      |     |
[11/25 13:34:22     90s] | pre_route_summary  |           |          |           |          |       59.62 | 0:00:01  |        3318 |    0 |   0 |
[11/25 13:34:22     90s] | eco_route          |           |          |           |          |             | 0:00:00  |        3294 |      |     |
[11/25 13:34:22     90s] | post_route_summary |           |          |           |          |       59.62 | 0:00:01  |        3298 |    0 |   0 |
[11/25 13:34:22     90s] | final_summary      |           |    0.000 |           |        0 |       59.62 | 0:00:01  |        3299 |    0 |   0 |
[11/25 13:34:22     90s]  ---------------------------------------------------------------------------------------------------------------------- 
[11/25 13:34:22     90s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2668.4M, current mem=2668.4M)

[11/25 13:34:22     90s] End: Collecting metrics
[11/25 13:34:22     90s] **optDesign ... cpu = 0:00:07, real = 0:00:21, mem = 2668.4M, totSessionCpu=0:01:30 **
[11/25 13:34:22     90s]  ReSet Options after AAE Based Opt flow 
[11/25 13:34:22     90s] 
[11/25 13:34:22     90s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:22     90s] Deleting Lib Analyzer.
[11/25 13:34:22     90s] 
[11/25 13:34:22     90s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:22     90s] *** Finished optDesign ***
[11/25 13:34:22     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:34:22     90s] UM:*                                                                   final
[11/25 13:34:22     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:34:22     90s] UM:*                                                                   opt_design_postroute
[11/25 13:34:29     90s] Info: final physical memory for 2 CRR processes is 862.79MB.
[11/25 13:34:31     90s] Info: Summary of CRR changes:
[11/25 13:34:31     90s]       - Timing transform commits:       0
[11/25 13:34:31     90s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:34:31     90s] Info: Destroy the CCOpt slew target map.
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:34:31     90s] Severity  ID               Count  Summary                                  
[11/25 13:34:31     90s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/25 13:34:31     90s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[11/25 13:34:31     90s] WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
[11/25 13:34:31     90s] WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
[11/25 13:34:31     90s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[11/25 13:34:31     90s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[11/25 13:34:31     90s] WARNING   NREX-80            341  Net %s does not have a %s pin. It may ha...
[11/25 13:34:31     90s] *** Message Summary: 689 warning(s), 0 error(s)
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] clean pInstBBox. size 0
[11/25 13:34:31     90s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:34:31     90s] *** optDesign #5 [finish] () : cpu/real = 0:00:06.8/0:00:29.9 (0.2), totSession cpu/real = 0:01:30.2/0:10:51.8 (0.1), mem = 3299.1M
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] =============================================================================================
[11/25 13:34:31     90s]  Final TAT Report : optDesign #5                                                23.12-s091_1
[11/25 13:34:31     90s] =============================================================================================
[11/25 13:34:31     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:31     90s] ---------------------------------------------------------------------------------------------
[11/25 13:34:31     90s] [ InitOpt                ]      1   0:00:13.5  (  45.1 % )     0:00:13.5 /  0:00:00.5    0.0
[11/25 13:34:31     90s] [ WnsOpt                 ]      1   0:00:00.6  (   2.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/25 13:34:31     90s] [ TnsOpt                 ]      1   0:00:00.8  (   2.7 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:34:31     90s] [ DrvOpt                 ]      1   0:00:00.8  (   2.8 % )     0:00:00.8 /  0:00:00.8    1.0
[11/25 13:34:31     90s] [ ViewPruning            ]      8   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:34:31     90s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:31     90s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.3 % )     0:00:00.7 /  0:00:00.3    0.5
[11/25 13:34:31     90s] [ MetricReport           ]      9   0:00:01.4  (   4.6 % )     0:00:01.4 /  0:00:01.0    0.7
[11/25 13:34:31     90s] [ DrvReport              ]      9   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:00.2    0.4
[11/25 13:34:31     90s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:31     90s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:34:31     90s] [ RefinePlace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.7
[11/25 13:34:31     90s] [ EcoRoute               ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.2    0.9
[11/25 13:34:31     90s] [ ExtractRC              ]      2   0:00:01.0  (   3.3 % )     0:00:01.0 /  0:00:00.8    0.9
[11/25 13:34:31     90s] [ UpdateTimingGraph      ]     11   0:00:00.6  (   1.9 % )     0:00:01.3 /  0:00:01.2    0.9
[11/25 13:34:31     90s] [ FullDelayCalc          ]      2   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    0.9
[11/25 13:34:31     90s] [ TimingUpdate           ]     18   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:34:31     90s] [ TimingReport           ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[11/25 13:34:31     90s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:31     90s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:31     90s] [ MISC                   ]          0:00:09.4  (  31.4 % )     0:00:09.4 /  0:00:00.4    0.0
[11/25 13:34:31     90s] ---------------------------------------------------------------------------------------------
[11/25 13:34:31     90s]  optDesign #5 TOTAL                 0:00:29.9  ( 100.0 % )     0:00:29.9 /  0:00:06.8    0.2
[11/25 13:34:31     90s] ---------------------------------------------------------------------------------------------
[11/25 13:34:31     90s] <CMD> optDesign -postRoute -hold
[11/25 13:34:31     90s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2637.3M, totSessionCpu=0:01:30 **
[11/25 13:34:31     90s] **WARN: (IMPOPT-576):	340 nets have unplaced terms. 
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] Active Setup views: default_setup_view 
[11/25 13:34:31     90s] *** optDesign #6 [begin] () : totSession cpu/real = 0:01:30.2/0:10:51.8 (0.1), mem = 3277.1M
[11/25 13:34:31     90s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:34:31     90s] GigaOpt running with 1 threads.
[11/25 13:34:31     90s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:30.2/0:10:51.8 (0.1), mem = 3277.1M
[11/25 13:34:31     90s] **INFO: User settings:
[11/25 13:34:31     90s] setNanoRouteMode -route_detail_antenna_factor                                             1
[11/25 13:34:31     90s] setNanoRouteMode -route_detail_end_iteration                                              20
[11/25 13:34:31     90s] setNanoRouteMode -route_detail_fix_antenna                                                false
[11/25 13:34:31     90s] setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
[11/25 13:34:31     90s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[11/25 13:34:31     90s] setNanoRouteMode -drouteStartIteration                                                    0
[11/25 13:34:31     90s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[11/25 13:34:31     90s] setNanoRouteMode -extract_design_signature                                                60218740
[11/25 13:34:31     90s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[11/25 13:34:31     90s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[11/25 13:34:31     90s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
[11/25 13:34:31     90s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[11/25 13:34:31     90s] setNanoRouteMode -route_bottom_routing_layer                                              2
[11/25 13:34:31     90s] setNanoRouteMode -route_fix_clock_nets                                                    true
[11/25 13:34:31     90s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
[11/25 13:34:31     90s] setNanoRouteMode -route_top_routing_layer                                                 3
[11/25 13:34:31     90s] setNanoRouteMode -route_with_si_driven                                                    false
[11/25 13:34:31     90s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[11/25 13:34:31     90s] setNanoRouteMode -route_with_timing_driven                                                true
[11/25 13:34:31     90s] setNanoRouteMode -route_with_via_in_pin                                                   true
[11/25 13:34:31     90s] setNanoRouteMode -timingEngine                                                            .timing_file_758739.tif.gz
[11/25 13:34:31     90s] setDesignMode -topRoutingLayer                                                            M3
[11/25 13:34:31     90s] setExtractRCMode -coupled                                                                 true
[11/25 13:34:31     90s] setExtractRCMode -engine                                                                  postRoute
[11/25 13:34:31     90s] setExtractRCMode -noCleanRCDB                                                             true
[11/25 13:34:31     90s] setExtractRCMode -nrNetInMemory                                                           100000
[11/25 13:34:31     90s] setDelayCalMode -enable_high_fanout                                                       true
[11/25 13:34:31     90s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[11/25 13:34:31     90s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[11/25 13:34:31     90s] setDelayCalMode -engine                                                                   aae
[11/25 13:34:31     90s] setDelayCalMode -ignoreNetLoad                                                            false
[11/25 13:34:31     90s] setDelayCalMode -SIAware                                                                  true
[11/25 13:34:31     90s] setDelayCalMode -socv_accuracy_mode                                                       low
[11/25 13:34:31     90s] setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
[11/25 13:34:31     90s] setOptMode -opt_all_end_points                                                            true
[11/25 13:34:31     90s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
[11/25 13:34:31     90s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
[11/25 13:34:31     90s] setOptMode -opt_consider_routing_congestion                                               true
[11/25 13:34:31     90s] setOptMode -opt_delete_insts                                                              true
[11/25 13:34:31     90s] setOptMode -opt_drv_margin                                                                0
[11/25 13:34:31     90s] setOptMode -opt_drv                                                                       true
[11/25 13:34:31     90s] setOptMode -opt_fix_fanout_load                                                           true
[11/25 13:34:31     90s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[11/25 13:34:31     90s] setOptMode -opt_post_route_fix_si_transitions                                             true
[11/25 13:34:31     90s] setOptMode -opt_resize_flip_flops                                                         true
[11/25 13:34:31     90s] setOptMode -opt_preserve_all_sequential                                                   false
[11/25 13:34:31     90s] setOptMode -opt_setup_target_slack                                                        0
[11/25 13:34:31     90s] setOptMode -opt_skew                                                                      false
[11/25 13:34:31     90s] setSIMode -enable_drv_with_delta_slew                                                     true
[11/25 13:34:31     90s] setSIMode -separate_delta_delay_on_data                                                   true
[11/25 13:34:31     90s] setPlaceMode -place_global_cong_effort                                                    high
[11/25 13:34:31     90s] setPlaceMode -place_global_reorder_scan                                                   false
[11/25 13:34:31     90s] setPlaceMode -place_global_timing_effort                                                  high
[11/25 13:34:31     90s] setAnalysisMode -analysisType                                                             onChipVariation
[11/25 13:34:31     90s] setAnalysisMode -checkType                                                                setup
[11/25 13:34:31     90s] setAnalysisMode -clkSrcPath                                                               true
[11/25 13:34:31     90s] setAnalysisMode -clockPropagation                                                         sdcControl
[11/25 13:34:31     90s] setAnalysisMode -cppr                                                                     both
[11/25 13:34:31     90s] setAnalysisMode -skew                                                                     true
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/25 13:34:31     90s] Need call spDPlaceInit before registerPrioInstLoc.
[11/25 13:34:31     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:3277.1M, EPOCH TIME: 1732559671.802772
[11/25 13:34:31     90s] Processing tracks to init pin-track alignment.
[11/25 13:34:31     90s] z: 1, totalTracks: 1
[11/25 13:34:31     90s] z: 3, totalTracks: 1
[11/25 13:34:31     90s] z: 5, totalTracks: 1
[11/25 13:34:31     90s] z: 7, totalTracks: 1
[11/25 13:34:31     90s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:31     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3277.1M, EPOCH TIME: 1732559671.807788
[11/25 13:34:31     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:31     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:31     90s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:31     90s] OPERPROF:     Starting CMU at level 3, MEM:3277.1M, EPOCH TIME: 1732559671.810800
[11/25 13:34:31     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3277.1M, EPOCH TIME: 1732559671.811086
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] Bad Lib Cell Checking (CMU) is done! (0)
[11/25 13:34:31     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.004, MEM:3277.1M, EPOCH TIME: 1732559671.811439
[11/25 13:34:31     90s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3277.1M, EPOCH TIME: 1732559671.811810
[11/25 13:34:31     90s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3277.1M, EPOCH TIME: 1732559671.811929
[11/25 13:34:31     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3277.1MB).
[11/25 13:34:31     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3277.1M, EPOCH TIME: 1732559671.812811
[11/25 13:34:31     90s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3277.1M, EPOCH TIME: 1732559671.813132
[11/25 13:34:31     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:31     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:31     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:31     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:31     90s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3277.1M, EPOCH TIME: 1732559671.816336
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:34:31     90s] Summary for sequential cells identification: 
[11/25 13:34:31     90s]   Identified SBFF number: 17
[11/25 13:34:31     90s]   Identified MBFF number: 0
[11/25 13:34:31     90s]   Identified SB Latch number: 6
[11/25 13:34:31     90s]   Identified MB Latch number: 0
[11/25 13:34:31     90s]   Not identified SBFF number: 0
[11/25 13:34:31     90s]   Not identified MBFF number: 0
[11/25 13:34:31     90s]   Not identified SB Latch number: 0
[11/25 13:34:31     90s]   Not identified MB Latch number: 0
[11/25 13:34:31     90s]   Number of sequential cells which are not FFs: 3
[11/25 13:34:31     90s]  Visiting view : default_setup_view
[11/25 13:34:31     90s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:31     90s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:31     90s]  Visiting view : default_hold_view
[11/25 13:34:31     90s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:31     90s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:31     90s] TLC MultiMap info (StdDelay):
[11/25 13:34:31     90s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:34:31     90s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:31     90s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:34:31     90s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:31     90s]  Setting StdDelay to: 4.2ps
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] Creating Lib Analyzer ...
[11/25 13:34:31     90s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:34:31     90s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:34:31     90s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:34:31     90s] 
[11/25 13:34:31     90s] {RT RC_corner_25 0 2 3  0}
[11/25 13:34:32     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=3285.1M
[11/25 13:34:32     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=3285.1M
[11/25 13:34:32     90s] Creating Lib Analyzer, finished. 
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/25 13:34:32     90s] Type 'man IMPOPT-665' for more detail.
[11/25 13:34:32     90s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/25 13:34:32     90s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:34:32     90s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[11/25 13:34:32     90s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/25 13:34:32     90s] *** Timing Optimization ... ***
[11/25 13:34:32     90s] **INFO: Using Advanced Metric Collection system.
[11/25 13:34:32     90s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2647.3M, totSessionCpu=0:01:31 **
[11/25 13:34:32     90s] Existing Dirty Nets : 0
[11/25 13:34:32     90s] New Signature Flow (optDesignCheckOptions) ....
[11/25 13:34:32     90s] #Taking db snapshot
[11/25 13:34:32     90s] #Taking db snapshot ... done
[11/25 13:34:32     90s] OPERPROF: Starting checkPlace at level 1, MEM:3283.1M, EPOCH TIME: 1732559672.137808
[11/25 13:34:32     90s] Processing tracks to init pin-track alignment.
[11/25 13:34:32     90s] z: 1, totalTracks: 1
[11/25 13:34:32     90s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 2880
[11/25 13:34:32     90s] z: 3, totalTracks: 1
[11/25 13:34:32     90s] z: 5, totalTracks: 1
[11/25 13:34:32     90s] z: 7, totalTracks: 1
[11/25 13:34:32     90s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:32     90s] Cell dist_sort LLGs are deleted
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] # Building dist_sort llgBox search-tree.
[11/25 13:34:32     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3283.1M, EPOCH TIME: 1732559672.142264
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3283.1M, EPOCH TIME: 1732559672.142430
[11/25 13:34:32     90s] Max number of tech site patterns supported in site array is 256.
[11/25 13:34:32     90s] Core basic site is coreSite
[11/25 13:34:32     90s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:34:32     90s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/25 13:34:32     90s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:34:32     90s] SiteArray: use 65,536 bytes
[11/25 13:34:32     90s] SiteArray: current memory after site array memory allocation 3283.1M
[11/25 13:34:32     90s] SiteArray: FP blocked sites are writable
[11/25 13:34:32     90s] Keep-away cache is enable on metals: 1-10
[11/25 13:34:32     90s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:34:32     90s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3283.1M, EPOCH TIME: 1732559672.145685
[11/25 13:34:32     90s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:34:32     90s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3283.1M, EPOCH TIME: 1732559672.146078
[11/25 13:34:32     90s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:34:32     90s] Atter site array init, number of instance map data is 0.
[11/25 13:34:32     90s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.004, MEM:3283.1M, EPOCH TIME: 1732559672.146513
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:32     90s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:32     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.005, MEM:3283.1M, EPOCH TIME: 1732559672.147188
[11/25 13:34:32     90s] Begin checking placement ... (start mem=3283.1M, init mem=3283.1M)
[11/25 13:34:32     90s] Begin checking exclusive groups violation ...
[11/25 13:34:32     90s] There are 0 groups to check, max #box is 0, total #box is 0
[11/25 13:34:32     90s] Finished checking exclusive groups violations. Found 0 Vio.
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] Running CheckPlace using 1 thread in normal mode...
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] ...checkPlace normal is done!
[11/25 13:34:32     90s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3283.1M, EPOCH TIME: 1732559672.158846
[11/25 13:34:32     90s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:3283.1M, EPOCH TIME: 1732559672.159698
[11/25 13:34:32     90s] *info: Placed = 1879           (Fixed = 98)
[11/25 13:34:32     90s] *info: Unplaced = 0           
[11/25 13:34:32     90s] Placement Density:59.62%(1703/2857)
[11/25 13:34:32     90s] Placement Density (including fixed std cells):60.26%(1749/2903)
[11/25 13:34:32     90s] Cell dist_sort LLGs are deleted
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] # Resetting pin-track-align track data.
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3283.1M)
[11/25 13:34:32     90s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.024, MEM:3283.1M, EPOCH TIME: 1732559672.162149
[11/25 13:34:32     90s] #optDebug: { P: 90 W: 1195 FE: standard PE: none LDR: 1}
[11/25 13:34:32     90s]  Initial DC engine is -> aae
[11/25 13:34:32     90s]  
[11/25 13:34:32     90s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/25 13:34:32     90s]  
[11/25 13:34:32     90s]  
[11/25 13:34:32     90s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/25 13:34:32     90s]  
[11/25 13:34:32     90s] Reset EOS DB
[11/25 13:34:32     90s] Ignoring AAE DB Resetting ...
[11/25 13:34:32     90s]  Set Options for AAE Based Opt flow 
[11/25 13:34:32     90s] *** optDesign -postRoute ***
[11/25 13:34:32     90s] DRC Margin: user margin 0.0; extra margin 0
[11/25 13:34:32     90s] Setup Target Slack: user slack 0
[11/25 13:34:32     90s] Hold Target Slack: user slack 0
[11/25 13:34:32     90s] Cell dist_sort LLGs are deleted
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3283.1M, EPOCH TIME: 1732559672.174099
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3283.1M, EPOCH TIME: 1732559672.174631
[11/25 13:34:32     90s] Max number of tech site patterns supported in site array is 256.
[11/25 13:34:32     90s] Core basic site is coreSite
[11/25 13:34:32     90s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:34:32     90s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/25 13:34:32     90s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:34:32     90s] SiteArray: use 65,536 bytes
[11/25 13:34:32     90s] SiteArray: current memory after site array memory allocation 3283.1M
[11/25 13:34:32     90s] SiteArray: FP blocked sites are writable
[11/25 13:34:32     90s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3283.1M, EPOCH TIME: 1732559672.178739
[11/25 13:34:32     90s] Process 150 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:34:32     90s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3283.1M, EPOCH TIME: 1732559672.179135
[11/25 13:34:32     90s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:34:32     90s] Atter site array init, number of instance map data is 0.
[11/25 13:34:32     90s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.003, REAL:0.005, MEM:3283.1M, EPOCH TIME: 1732559672.179505
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:32     90s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:32     90s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.006, MEM:3283.1M, EPOCH TIME: 1732559672.180361
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:32     90s] Deleting Lib Analyzer.
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:32     90s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:34:32     90s] Summary for sequential cells identification: 
[11/25 13:34:32     90s]   Identified SBFF number: 17
[11/25 13:34:32     90s]   Identified MBFF number: 0
[11/25 13:34:32     90s]   Identified SB Latch number: 6
[11/25 13:34:32     90s]   Identified MB Latch number: 0
[11/25 13:34:32     90s]   Not identified SBFF number: 0
[11/25 13:34:32     90s]   Not identified MBFF number: 0
[11/25 13:34:32     90s]   Not identified SB Latch number: 0
[11/25 13:34:32     90s]   Not identified MB Latch number: 0
[11/25 13:34:32     90s]   Number of sequential cells which are not FFs: 3
[11/25 13:34:32     90s]  Visiting view : default_setup_view
[11/25 13:34:32     90s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:32     90s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:32     90s]  Visiting view : default_hold_view
[11/25 13:34:32     90s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:32     90s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:32     90s] TLC MultiMap info (StdDelay):
[11/25 13:34:32     90s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:34:32     90s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:32     90s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:34:32     90s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:32     90s]  Setting StdDelay to: 4.2ps
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:32     90s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:30.6/0:10:52.2 (0.1), mem = 3283.1M
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] =============================================================================================
[11/25 13:34:32     90s]  Step TAT Report : InitOpt #1 / optDesign #6                                    23.12-s091_1
[11/25 13:34:32     90s] =============================================================================================
[11/25 13:34:32     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:32     90s] ---------------------------------------------------------------------------------------------
[11/25 13:34:32     90s] [ CellServerInit         ]      2   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:34:32     90s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  63.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:34:32     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:32     90s] [ MetricInit             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:32     90s] [ CheckPlace             ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/25 13:34:32     90s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:32     90s] [ MISC                   ]          0:00:00.1  (  23.0 % )     0:00:00.1 /  0:00:00.1    0.8
[11/25 13:34:32     90s] ---------------------------------------------------------------------------------------------
[11/25 13:34:32     90s]  InitOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/25 13:34:32     90s] ---------------------------------------------------------------------------------------------
[11/25 13:34:32     90s] ** INFO : this run is activating 'postRoute' automaton
[11/25 13:34:32     90s] **INFO: flowCheckPoint #14 InitialSummary
[11/25 13:34:32     90s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d': 642 access done (mem: 3283.117M)
[11/25 13:34:32     90s] tQuantus: Use design signature to decide re-extraction is ON
[11/25 13:34:32     90s] #Start Design Signature (0)
[11/25 13:34:32     90s] #Finish Inst Signature in MT(27593181)
[11/25 13:34:32     90s] #Finish Net Signature in MT(29408682)
[11/25 13:34:32     90s] #Finish SNet Signature in MT (60218740)
[11/25 13:34:32     90s] #Run time and memory report for RC extraction:
[11/25 13:34:32     90s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/25 13:34:32     90s] #Run Statistics for snet signature:
[11/25 13:34:32     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:32     90s] #   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:32     90s] #Run Statistics for Net Final Signature:
[11/25 13:34:32     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:32     90s] #   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:32     90s] #Run Statistics for Net launch:
[11/25 13:34:32     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:32     90s] #   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:32     90s] #Run Statistics for Net init_dbsNet_slist:
[11/25 13:34:32     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:32     90s] #   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:32     90s] #Run Statistics for net signature:
[11/25 13:34:32     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:32     90s] #   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:32     90s] #Run Statistics for inst signature:
[11/25 13:34:32     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:32     90s] #   Increased memory =    -6.03 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
[11/25 13:34:32     90s] tQuantus: Original signature = 60218740, new signature = 60218740
[11/25 13:34:32     90s] tQuantus: Design is clean by design signature
[11/25 13:34:32     90s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3275.117M)
[11/25 13:34:32     90s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3275.117M)
[11/25 13:34:32     90s] The design is extracted. Skipping TQuantus.
[11/25 13:34:32     90s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3275.1M, EPOCH TIME: 1732559672.217625
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:32     90s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:32     90s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.002, MEM:3275.1M, EPOCH TIME: 1732559672.220029
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:32     90s] ** INFO: Initializing SI Slew Cache
[11/25 13:34:32     90s] ** INFO: Initializing Glitch Cache
[11/25 13:34:32     90s] **INFO: flowCheckPoint #15 OptimizationHold
[11/25 13:34:32     90s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3304.2M, EPOCH TIME: 1732559672.229504
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:32     90s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:32     90s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3304.2M, EPOCH TIME: 1732559672.232185
[11/25 13:34:32     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:32     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:32     90s] GigaOpt Hold Optimizer is used
[11/25 13:34:32     90s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[11/25 13:34:32     90s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3304.195M)
[11/25 13:34:32     90s] Reading RCDB with compressed RC data.
[11/25 13:34:32     90s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3322.2M)
[11/25 13:34:32     90s] End AAE Lib Interpolated Model. (MEM=3322.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] Creating Lib Analyzer ...
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:34:32     90s] Summary for sequential cells identification: 
[11/25 13:34:32     90s]   Identified SBFF number: 17
[11/25 13:34:32     90s]   Identified MBFF number: 0
[11/25 13:34:32     90s]   Identified SB Latch number: 6
[11/25 13:34:32     90s]   Identified MB Latch number: 0
[11/25 13:34:32     90s]   Not identified SBFF number: 0
[11/25 13:34:32     90s]   Not identified MBFF number: 0
[11/25 13:34:32     90s]   Not identified SB Latch number: 0
[11/25 13:34:32     90s]   Not identified MB Latch number: 0
[11/25 13:34:32     90s]   Number of sequential cells which are not FFs: 3
[11/25 13:34:32     90s]  Visiting view : default_setup_view
[11/25 13:34:32     90s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:32     90s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:32     90s]  Visiting view : default_hold_view
[11/25 13:34:32     90s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:32     90s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:32     90s] TLC MultiMap info (StdDelay):
[11/25 13:34:32     90s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:34:32     90s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:32     90s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:34:32     90s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:32     90s]  Setting StdDelay to: 4.2ps
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:34:32     90s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:34:32     90s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:34:32     90s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:34:32     90s] 
[11/25 13:34:32     90s] {RT RC_corner_25 0 2 3  0}
[11/25 13:34:32     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=3330.2M
[11/25 13:34:32     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=3330.2M
[11/25 13:34:32     90s] Creating Lib Analyzer, finished. 
[11/25 13:34:32     90s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:31 mem=3330.2M ***
[11/25 13:34:32     90s] *** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:30.9/0:10:52.6 (0.1), mem = 3330.2M
[11/25 13:34:32     90s] Saving timing graph ...
[11/25 13:34:32     91s] TG backup dir: /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/opt_timing_graph_Jo3z44
[11/25 13:34:32     91s] Disk Usage:
[11/25 13:34:32     91s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/25 13:34:32     91s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5558596608 1733211136  77% /home
[11/25 13:34:32     91s] Done save timing graph
[11/25 13:34:32     91s] Disk Usage:
[11/25 13:34:32     91s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/25 13:34:32     91s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5558601728 1733206016  77% /home
[11/25 13:34:32     91s] 
[11/25 13:34:32     91s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:32     91s] Deleting Lib Analyzer.
[11/25 13:34:32     91s] 
[11/25 13:34:32     91s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:32     91s] Starting delay calculation for Hold views
[11/25 13:34:33     91s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/25 13:34:33     91s] AAE_INFO: resetNetProps viewIdx 1 
[11/25 13:34:33     91s] Starting SI iteration 1 using Infinite Timing Windows
[11/25 13:34:33     91s] #################################################################################
[11/25 13:34:33     91s] # Design Stage: PostRoute
[11/25 13:34:33     91s] # Design Name: dist_sort
[11/25 13:34:33     91s] # Design Mode: 90nm
[11/25 13:34:33     91s] # Analysis Mode: MMMC OCV 
[11/25 13:34:33     91s] # Parasitics Mode: SPEF/RCDB 
[11/25 13:34:33     91s] # Signoff Settings: SI On 
[11/25 13:34:33     91s] #################################################################################
[11/25 13:34:33     91s] AAE_INFO: 1 threads acquired from CTE.
[11/25 13:34:33     91s] Setting infinite Tws ...
[11/25 13:34:33     91s] First Iteration Infinite Tw... 
[11/25 13:34:33     91s] Calculate late delays in OCV mode...
[11/25 13:34:33     91s] Calculate early delays in OCV mode...
[11/25 13:34:33     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 3349.2M, InitMEM = 3349.2M)
[11/25 13:34:33     91s] Start delay calculation (fullDC) (1 T). (MEM=2668.31)
[11/25 13:34:33     91s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:33     91s] End AAE Lib Interpolated Model. (MEM=3360.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:33     91s] Total number of fetched objects 2129
[11/25 13:34:33     91s] AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
[11/25 13:34:33     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:33     91s] End delay calculation. (MEM=2677.22 CPU=0:00:00.2 REAL=0:00:00.0)
[11/25 13:34:33     91s] End delay calculation (fullDC). (MEM=2677.22 CPU=0:00:00.2 REAL=0:00:00.0)
[11/25 13:34:33     91s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
[11/25 13:34:33     91s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3367.0M) ***
[11/25 13:34:33     91s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3367.0M)
[11/25 13:34:33     91s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/25 13:34:33     91s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3367.0M)
[11/25 13:34:33     91s] 
[11/25 13:34:33     91s] Executing IPO callback for view pruning ..
[11/25 13:34:33     91s] Starting SI iteration 2
[11/25 13:34:33     91s] Calculate late delays in OCV mode...
[11/25 13:34:33     91s] Calculate early delays in OCV mode...
[11/25 13:34:33     91s] Start delay calculation (fullDC) (1 T). (MEM=2633.62)
[11/25 13:34:33     91s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:33     91s] End AAE Lib Interpolated Model. (MEM=3288.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:33     91s] Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 0. 
[11/25 13:34:33     91s] Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 2129. 
[11/25 13:34:33     91s] Total number of fetched objects 2129
[11/25 13:34:33     91s] AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
[11/25 13:34:33     91s] End delay calculation. (MEM=2633.99 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:33     91s] End delay calculation (fullDC). (MEM=2633.99 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:33     91s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3225.0M) ***
[11/25 13:34:33     91s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:32 mem=3225.0M)
[11/25 13:34:33     91s] 
[11/25 13:34:33     91s] Active hold views:
[11/25 13:34:33     91s]  default_hold_view
[11/25 13:34:33     91s]   Dominating endpoints: 0
[11/25 13:34:33     91s]   Dominating TNS: -0.000
[11/25 13:34:33     91s] 
[11/25 13:34:33     91s] Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:32 mem=3299.2M ***
[11/25 13:34:33     91s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:32 mem=3299.2M ***
[11/25 13:34:33     92s] Restoring timing graph ...
[11/25 13:34:34     92s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/25 13:34:34     92s] Done restore timing graph
[11/25 13:34:34     92s] Done building cte setup timing graph (fixHold) cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:01:32 mem=3410.9M ***
[11/25 13:34:34     92s] *info: category slack lower bound [L 0.0] default
[11/25 13:34:34     92s] --------------------------------------------------- 
[11/25 13:34:34     92s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/25 13:34:34     92s] --------------------------------------------------- 
[11/25 13:34:34     92s]          WNS    reg2regWNS
[11/25 13:34:34     92s]  -922337203685477.625 ns   -922337203685477.625 ns
[11/25 13:34:34     92s] --------------------------------------------------- 
[11/25 13:34:34     92s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:34     92s]   Timing/DRV Snapshot: (REF)
[11/25 13:34:34     92s]      Weighted WNS: -922337203685477.625
[11/25 13:34:34     92s]       All  PG WNS: 0.000
[11/25 13:34:34     92s]       High PG WNS: 0.000
[11/25 13:34:34     92s]       All  PG TNS: 0.000
[11/25 13:34:34     92s]       High PG TNS: 0.000
[11/25 13:34:34     92s]       Low  PG TNS: 0.000
[11/25 13:34:34     92s]          Tran DRV: 0 (0)
[11/25 13:34:34     92s]           Cap DRV: 0 (0)
[11/25 13:34:34     92s]        Fanout DRV: 0 (0)
[11/25 13:34:34     92s]            Glitch: 0 (0)
[11/25 13:34:34     92s]    Category Slack: { }
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] Creating Lib Analyzer ...
[11/25 13:34:34     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:34:34     92s] Summary for sequential cells identification: 
[11/25 13:34:34     92s]   Identified SBFF number: 17
[11/25 13:34:34     92s]   Identified MBFF number: 0
[11/25 13:34:34     92s]   Identified SB Latch number: 6
[11/25 13:34:34     92s]   Identified MB Latch number: 0
[11/25 13:34:34     92s]   Not identified SBFF number: 0
[11/25 13:34:34     92s]   Not identified MBFF number: 0
[11/25 13:34:34     92s]   Not identified SB Latch number: 0
[11/25 13:34:34     92s]   Not identified MB Latch number: 0
[11/25 13:34:34     92s]   Number of sequential cells which are not FFs: 3
[11/25 13:34:34     92s]  Visiting view : default_setup_view
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:34     92s]  Visiting view : default_hold_view
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:34     92s] TLC MultiMap info (StdDelay):
[11/25 13:34:34     92s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:34:34     92s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:34     92s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:34:34     92s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:34     92s]  Setting StdDelay to: 4.2ps
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:34:34     92s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:34:34     92s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:34:34     92s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] {RT RC_corner_25 0 2 3  0}
[11/25 13:34:34     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=3414.7M
[11/25 13:34:34     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=3414.7M
[11/25 13:34:34     92s] Creating Lib Analyzer, finished. 
[11/25 13:34:34     92s] OPTC: m4 20.0 50.0 [ 54.0 20.0 50.0 ]
[11/25 13:34:34     92s] OPTC: view 50.0:54.0 [ 0.0500 ]
[11/25 13:34:34     92s] Setting latch borrow mode to budget during optimization.
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:34     92s] Deleting Lib Analyzer.
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:34     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:34:34     92s] Summary for sequential cells identification: 
[11/25 13:34:34     92s]   Identified SBFF number: 17
[11/25 13:34:34     92s]   Identified MBFF number: 0
[11/25 13:34:34     92s]   Identified SB Latch number: 6
[11/25 13:34:34     92s]   Identified MB Latch number: 0
[11/25 13:34:34     92s]   Not identified SBFF number: 0
[11/25 13:34:34     92s]   Not identified MBFF number: 0
[11/25 13:34:34     92s]   Not identified SB Latch number: 0
[11/25 13:34:34     92s]   Not identified MB Latch number: 0
[11/25 13:34:34     92s]   Number of sequential cells which are not FFs: 3
[11/25 13:34:34     92s]  Visiting view : default_setup_view
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:34     92s]  Visiting view : default_hold_view
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:34     92s] TLC MultiMap info (StdDelay):
[11/25 13:34:34     92s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:34:34     92s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:34     92s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:34:34     92s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:34     92s]  Setting StdDelay to: 4.2ps
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] Creating Lib Analyzer ...
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:34:34     92s] Summary for sequential cells identification: 
[11/25 13:34:34     92s]   Identified SBFF number: 17
[11/25 13:34:34     92s]   Identified MBFF number: 0
[11/25 13:34:34     92s]   Identified SB Latch number: 6
[11/25 13:34:34     92s]   Identified MB Latch number: 0
[11/25 13:34:34     92s]   Not identified SBFF number: 0
[11/25 13:34:34     92s]   Not identified MBFF number: 0
[11/25 13:34:34     92s]   Not identified SB Latch number: 0
[11/25 13:34:34     92s]   Not identified MB Latch number: 0
[11/25 13:34:34     92s]   Number of sequential cells which are not FFs: 3
[11/25 13:34:34     92s]  Visiting view : default_setup_view
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:34     92s]  Visiting view : default_hold_view
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:34     92s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:34     92s] TLC MultiMap info (StdDelay):
[11/25 13:34:34     92s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:34:34     92s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:34     92s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:34:34     92s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:34:34     92s]  Setting StdDelay to: 4.2ps
[11/25 13:34:34     92s] 
[11/25 13:34:34     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:34:34     93s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/25 13:34:34     93s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/25 13:34:34     93s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/25 13:34:34     93s] 
[11/25 13:34:34     93s] {RT RC_corner_25 0 2 3  0}
[11/25 13:34:34     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=3414.7M
[11/25 13:34:34     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=3414.7M
[11/25 13:34:34     93s] Creating Lib Analyzer, finished. 
[11/25 13:34:34     93s] 
[11/25 13:34:34     93s] *Info: minBufDelay = 7.9 ps, libStdDelay = 4.2 ps, minBufSize = 14929920 (4.0)
[11/25 13:34:34     93s] *Info: worst delay setup view: default_setup_view
[11/25 13:34:34     93s] Footprint list for hold buffering (delay unit: ps)
[11/25 13:34:34     93s] =================================================================
[11/25 13:34:34     93s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/25 13:34:34     93s] ------------------------------------------------------------------
[11/25 13:34:34     93s] *Info:        7.9       1.00     59.52    4.0  54.19 HB1xp67_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:        9.0       1.00     26.45    5.0  18.07 BUFx2_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       13.9       1.79     59.52    5.0  54.78 HB2xp67_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       11.2       1.00     13.23    6.0  12.02 BUFx3_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       33.0       1.00     66.14    6.0  55.77 HB3xp67_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       14.3       1.00     13.23    7.0   9.12 BUFx4_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       42.0       1.26     79.36    7.0  56.84 HB4xp67_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       13.7       1.00     13.23    8.0   7.30 BUFx5_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       10.4       1.00      6.61    8.0   9.05 BUFx4f_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:        9.8       1.11      6.61   10.0   6.04 BUFx6f_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       14.8       1.00      6.61   12.0   4.58 BUFx8_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       12.7       1.06      0.00   14.0   3.68 BUFx10_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       14.9       1.04      0.00   16.0   3.06 BUFx12_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       11.2       1.05     13.23   18.0   3.05 BUFx12f_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] *Info:       15.4       1.02      0.00   30.0   1.59 BUFx24_ASAP7_75t_R (A,Y)
[11/25 13:34:34     93s] =================================================================
[11/25 13:34:34     93s] Hold Timer stdDelay =  4.2ps
[11/25 13:34:34     93s]  Visiting view : default_hold_view
[11/25 13:34:34     93s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:34:34     93s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:34:34     93s] Hold Timer stdDelay =  4.2ps (default_hold_view)
[11/25 13:34:34     93s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3414.7M, EPOCH TIME: 1732559674.949777
[11/25 13:34:34     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:34     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:34     93s] 
[11/25 13:34:34     93s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:34     93s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:34     93s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.003, MEM:3414.7M, EPOCH TIME: 1732559674.952358
[11/25 13:34:34     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:34     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:34     93s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:34     93s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:34     93s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2705.8M, totSessionCpu=0:01:33 **
[11/25 13:34:34     93s] Begin: Collecting metrics
[11/25 13:34:35     93s] 
 --------------------------------------------------------------------- 
| Snapshot        | Density (%) | Resource               | DRVs       |
|                 |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------------+----------+-------------+------+-----|
| initial_summary |       59.62 | 0:00:03  |        3334 |    0 |   0 |
 --------------------------------------------------------------------- 
[11/25 13:34:35     93s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2770.4M, current mem=2705.8M)

[11/25 13:34:35     93s] End: Collecting metrics
[11/25 13:34:35     93s] *** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:02.4/0:00:02.6 (1.0), totSession cpu/real = 0:01:33.4/0:10:55.1 (0.1), mem = 3333.7M
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s] =============================================================================================
[11/25 13:34:35     93s]  Step TAT Report : BuildHoldData #1 / optDesign #6                              23.12-s091_1
[11/25 13:34:35     93s] =============================================================================================
[11/25 13:34:35     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:35     93s] ---------------------------------------------------------------------------------------------
[11/25 13:34:35     93s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[11/25 13:34:35     93s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.5
[11/25 13:34:35     93s] [ MetricReport           ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:34:35     93s] [ DrvReport              ]      2   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    1.0
[11/25 13:34:35     93s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:35     93s] [ CellServerInit         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.4
[11/25 13:34:35     93s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  20.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:34:35     93s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:35     93s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:35     93s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:35     93s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:35     93s] [ UpdateTimingGraph      ]      5   0:00:00.5  (  18.8 % )     0:00:00.8 /  0:00:00.7    0.9
[11/25 13:34:35     93s] [ FullDelayCalc          ]      2   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:34:35     93s] [ TimingUpdate           ]      9   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:34:35     93s] [ TimingReport           ]      2   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:34:35     93s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:35     93s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:34:35     93s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   8.6 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:34:35     93s] [ MISC                   ]          0:00:00.5  (  19.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:34:35     93s] ---------------------------------------------------------------------------------------------
[11/25 13:34:35     93s]  BuildHoldData #1 TOTAL             0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.4    1.0
[11/25 13:34:35     93s] ---------------------------------------------------------------------------------------------
[11/25 13:34:35     93s] *** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:33.4/0:10:55.1 (0.1), mem = 3333.7M
[11/25 13:34:35     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.758739.21
[11/25 13:34:35     93s] #optDebug: Start CG creation (mem=3333.7M)
[11/25 13:34:35     93s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:35     93s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:35     93s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:35     93s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/25 13:34:35     93s] ToF 136.7452um
[11/25 13:34:35     93s] (cpu=0:00:00.3, mem=3385.3M)
[11/25 13:34:35     93s]  ...processing cgPrt (cpu=0:00:00.3, mem=3385.3M)
[11/25 13:34:35     93s]  ...processing cgEgp (cpu=0:00:00.3, mem=3385.3M)
[11/25 13:34:35     93s]  ...processing cgPbk (cpu=0:00:00.3, mem=3385.3M)
[11/25 13:34:35     93s]  ...processing cgNrb(cpu=0:00:00.3, mem=3385.3M)
[11/25 13:34:35     93s]  ...processing cgObs (cpu=0:00:00.3, mem=3385.3M)
[11/25 13:34:35     93s]  ...processing cgCon (cpu=0:00:00.3, mem=3385.3M)
[11/25 13:34:35     93s]  ...processing cgPdm (cpu=0:00:00.3, mem=3385.3M)
[11/25 13:34:35     93s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=3385.3M)
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s] Active Setup views: default_setup_view 
[11/25 13:34:35     93s] HoldSingleBuffer minRootGain=3
[11/25 13:34:35     93s] HoldSingleBuffer minRootGain=3
[11/25 13:34:35     93s] HoldSingleBuffer minRootGain=3
[11/25 13:34:35     93s] HoldSingleBuffer minRootGain=3
[11/25 13:34:35     93s] *info: Run optDesign holdfix with 1 thread.
[11/25 13:34:35     93s] Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
[11/25 13:34:35     93s] --------------------------------------------------- 
[11/25 13:34:35     93s]    Hold Timing Summary  - Initial 
[11/25 13:34:35     93s] --------------------------------------------------- 
[11/25 13:34:35     93s]  Target slack:       0.0000 ns
[11/25 13:34:35     93s]  View: default_hold_view 
[11/25 13:34:35     93s]    WNS:          inf
[11/25 13:34:35     93s]    TNS:       0.0000
[11/25 13:34:35     93s]    VP :            0
[11/25 13:34:35     93s]    Worst hold path end point: [NULL] 
[11/25 13:34:35     93s] --------------------------------------------------- 
[11/25 13:34:35     93s] *** Hold timing is met. Hold fixing is not needed 
[11/25 13:34:35     93s] **INFO: total 0 insts, 0 nets marked don't touch
[11/25 13:34:35     93s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/25 13:34:35     93s] **INFO: total 0 insts, 0 nets unmarked don't touch
[11/25 13:34:35     93s]    Hold Timing Snapshot:
[11/25 13:34:35     93s]              All PG WNS: 0.000
[11/25 13:34:35     93s]              All PG TNS: 0.000
[11/25 13:34:35     93s] Begin: Collecting metrics
[11/25 13:34:35     93s] 
 --------------------------------------------------------------------- 
| Snapshot        | Density (%) | Resource               | DRVs       |
|                 |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------------+----------+-------------+------+-----|
| initial_summary |       59.62 | 0:00:03  |        3334 |    0 |   0 |
| hold_fixing     |             | 0:00:00  |        3412 |      |     |
 --------------------------------------------------------------------- 
[11/25 13:34:35     93s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2734.1M, current mem=2734.1M)

[11/25 13:34:35     93s] End: Collecting metrics
[11/25 13:34:35     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.758739.21
[11/25 13:34:35     93s] *** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:33.8/0:10:55.6 (0.1), mem = 3412.5M
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s] =============================================================================================
[11/25 13:34:35     93s]  Step TAT Report : HoldOpt #1 / optDesign #6                                    23.12-s091_1
[11/25 13:34:35     93s] =============================================================================================
[11/25 13:34:35     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:35     93s] ---------------------------------------------------------------------------------------------
[11/25 13:34:35     93s] [ MetricReport           ]      1   0:00:00.1  (  22.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:34:35     93s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:35     93s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:35     93s] [ ChannelGraphInit       ]      1   0:00:00.2  (  52.4 % )     0:00:00.2 /  0:00:00.3    1.0
[11/25 13:34:35     93s] [ MISC                   ]          0:00:00.1  (  25.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:34:35     93s] ---------------------------------------------------------------------------------------------
[11/25 13:34:35     93s]  HoldOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:34:35     93s] ---------------------------------------------------------------------------------------------
[11/25 13:34:35     93s] Running postRoute recovery in preEcoRoute mode
[11/25 13:34:35     93s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2734.1M, totSessionCpu=0:01:34 **
[11/25 13:34:35     93s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:35     93s]   DRV Snapshot: (TGT)
[11/25 13:34:35     93s]          Tran DRV: 0 (0)
[11/25 13:34:35     93s]           Cap DRV: 0 (0)
[11/25 13:34:35     93s]        Fanout DRV: 0 (0)
[11/25 13:34:35     93s]            Glitch: 0 (0)
[11/25 13:34:35     93s] Checking DRV degradation...
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s] Recovery Manager:
[11/25 13:34:35     93s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/25 13:34:35     93s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/25 13:34:35     93s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/25 13:34:35     93s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/25 13:34:35     93s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3354.61M, totSessionCpu=0:01:34).
[11/25 13:34:35     93s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2734.1M, totSessionCpu=0:01:34 **
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:35     93s]   DRV Snapshot: (REF)
[11/25 13:34:35     93s]          Tran DRV: 0 (0)
[11/25 13:34:35     93s]           Cap DRV: 0 (0)
[11/25 13:34:35     93s]        Fanout DRV: 0 (0)
[11/25 13:34:35     93s]            Glitch: 0 (0)
[11/25 13:34:35     93s] Running refinePlace -preserveRouting true -hardFence false
[11/25 13:34:35     93s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3412.8M, EPOCH TIME: 1732559675.618486
[11/25 13:34:35     93s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3412.8M, EPOCH TIME: 1732559675.618601
[11/25 13:34:35     93s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3412.8M, EPOCH TIME: 1732559675.618656
[11/25 13:34:35     93s] Processing tracks to init pin-track alignment.
[11/25 13:34:35     93s] z: 1, totalTracks: 1
[11/25 13:34:35     93s] z: 3, totalTracks: 1
[11/25 13:34:35     93s] z: 5, totalTracks: 1
[11/25 13:34:35     93s] z: 7, totalTracks: 1
[11/25 13:34:35     93s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:35     93s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3412.8M, EPOCH TIME: 1732559675.622098
[11/25 13:34:35     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:35     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:35     93s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s]  Skipping Bad Lib Cell Checking (CMU) !
[11/25 13:34:35     93s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.003, REAL:0.003, MEM:3412.8M, EPOCH TIME: 1732559675.625248
[11/25 13:34:35     93s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3412.8M, EPOCH TIME: 1732559675.625729
[11/25 13:34:35     93s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3412.8M, EPOCH TIME: 1732559675.625890
[11/25 13:34:35     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3412.8MB).
[11/25 13:34:35     93s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.006, REAL:0.008, MEM:3412.8M, EPOCH TIME: 1732559675.626936
[11/25 13:34:35     93s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.006, REAL:0.008, MEM:3412.8M, EPOCH TIME: 1732559675.626957
[11/25 13:34:35     93s] TDRefine: refinePlace mode is spiral
[11/25 13:34:35     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.758739.8
[11/25 13:34:35     93s] OPERPROF:   Starting Refine-Place at level 2, MEM:3412.8M, EPOCH TIME: 1732559675.627021
[11/25 13:34:35     93s] *** Starting refinePlace (0:01:34 mem=3412.8M) ***
[11/25 13:34:35     93s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:35     93s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:35     93s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3412.8M, EPOCH TIME: 1732559675.629505
[11/25 13:34:35     93s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3412.8M, EPOCH TIME: 1732559675.629622
[11/25 13:34:35     93s] Set min layer with nano route mode ( 2 )
[11/25 13:34:35     93s] Set max layer with parameter ( 3 )
[11/25 13:34:35     93s] Set min layer with nano route mode ( 2 )
[11/25 13:34:35     93s] Set max layer with parameter ( 3 )
[11/25 13:34:35     93s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3412.8M, EPOCH TIME: 1732559675.633604
[11/25 13:34:35     93s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3412.8M, EPOCH TIME: 1732559675.633887
[11/25 13:34:35     93s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3412.8M, EPOCH TIME: 1732559675.633915
[11/25 13:34:35     93s] Starting refinePlace ...
[11/25 13:34:35     93s] Set min layer with nano route mode ( 2 )
[11/25 13:34:35     93s] Set max layer with parameter ( 3 )
[11/25 13:34:35     93s] One DDP V2 for no tweak run.
[11/25 13:34:35     93s] Set min layer with nano route mode ( 2 )
[11/25 13:34:35     93s] Set max layer with parameter ( 3 )
[11/25 13:34:35     93s] DDP initSite1 nrRow 49 nrJob 49
[11/25 13:34:35     93s] DDP markSite nrRow 49 nrJob 49
[11/25 13:34:35     93s]   Spread Effort: high, post-route mode, useDDP on.
[11/25 13:34:35     93s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3412.8MB) @(0:01:34 - 0:01:34).
[11/25 13:34:35     93s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:34:35     93s] wireLenOptFixPriorityInst 0 inst fixed
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s]  === Spiral for Logical I: (movable: 1781) ===
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/25 13:34:35     93s] 
[11/25 13:34:35     93s]  Info: 0 filler has been deleted!
[11/25 13:34:35     93s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/25 13:34:35     93s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:34:35     93s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/25 13:34:35     93s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3396.8MB) @(0:01:34 - 0:01:34).
[11/25 13:34:35     93s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:34:35     93s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/25 13:34:35     93s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3396.8MB
[11/25 13:34:35     93s] Statistics of distance of Instance movement in refine placement:
[11/25 13:34:35     93s]   maximum (X+Y) =         0.00 um
[11/25 13:34:35     93s]   mean    (X+Y) =         0.00 um
[11/25 13:34:35     93s] Summary Report:
[11/25 13:34:35     93s] Instances move: 0 (out of 1781 movable)
[11/25 13:34:35     93s] Instances flipped: 0
[11/25 13:34:35     93s] Mean displacement: 0.00 um
[11/25 13:34:35     93s] Max displacement: 0.00 um 
[11/25 13:34:35     93s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/25 13:34:35     93s] Total instances moved : 0
[11/25 13:34:35     93s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.080, REAL:0.067, MEM:3396.8M, EPOCH TIME: 1732559675.700466
[11/25 13:34:35     93s] Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
[11/25 13:34:35     93s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3396.8MB
[11/25 13:34:35     93s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3396.8MB) @(0:01:34 - 0:01:34).
[11/25 13:34:35     93s] *** Finished refinePlace (0:01:34 mem=3396.8M) ***
[11/25 13:34:35     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.758739.8
[11/25 13:34:35     93s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.087, REAL:0.075, MEM:3396.8M, EPOCH TIME: 1732559675.701601
[11/25 13:34:35     93s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3396.8M, EPOCH TIME: 1732559675.701627
[11/25 13:34:35     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1879).
[11/25 13:34:35     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:35     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:35     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:35     93s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.003, REAL:0.004, MEM:3338.8M, EPOCH TIME: 1732559675.705169
[11/25 13:34:35     93s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.098, REAL:0.087, MEM:3338.8M, EPOCH TIME: 1732559675.705233
[11/25 13:34:35     94s] Latch borrow mode reset to max_borrow
[11/25 13:34:35     94s] **INFO: flowCheckPoint #16 FinalSummary
[11/25 13:34:35     94s] OPTC: user 20.0
[11/25 13:34:35     94s] Reported timing to dir ./timingReports
[11/25 13:34:35     94s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2733.6M, totSessionCpu=0:01:34 **
[11/25 13:34:35     94s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3338.8M, EPOCH TIME: 1732559675.791442
[11/25 13:34:35     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:35     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:35     94s] 
[11/25 13:34:35     94s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:35     94s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:35     94s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.002, MEM:3338.8M, EPOCH TIME: 1732559675.793866
[11/25 13:34:35     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:35     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:35     94s] Saving timing graph ...
[11/25 13:34:35     94s] TG backup dir: /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/opt_timing_graph_FP2fzJ
[11/25 13:34:35     94s] Disk Usage:
[11/25 13:34:35     94s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/25 13:34:35     94s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5558600704 1733207040  77% /home
[11/25 13:34:35     94s] Done save timing graph
[11/25 13:34:35     94s] Disk Usage:
[11/25 13:34:35     94s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/25 13:34:35     94s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5558734848 1733072896  77% /home
[11/25 13:34:35     94s] 
[11/25 13:34:35     94s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:34:35     94s] 
[11/25 13:34:35     94s] TimeStamp Deleting Cell Server End ...
[11/25 13:34:36     94s] Starting delay calculation for Hold views
[11/25 13:34:36     94s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/25 13:34:36     94s] AAE_INFO: resetNetProps viewIdx 1 
[11/25 13:34:36     94s] Starting SI iteration 1 using Infinite Timing Windows
[11/25 13:34:36     94s] #################################################################################
[11/25 13:34:36     94s] # Design Stage: PostRoute
[11/25 13:34:36     94s] # Design Name: dist_sort
[11/25 13:34:36     94s] # Design Mode: 90nm
[11/25 13:34:36     94s] # Analysis Mode: MMMC OCV 
[11/25 13:34:36     94s] # Parasitics Mode: SPEF/RCDB 
[11/25 13:34:36     94s] # Signoff Settings: SI On 
[11/25 13:34:36     94s] #################################################################################
[11/25 13:34:36     94s] AAE_INFO: 1 threads acquired from CTE.
[11/25 13:34:36     94s] Setting infinite Tws ...
[11/25 13:34:36     94s] First Iteration Infinite Tw... 
[11/25 13:34:36     94s] Calculate late delays in OCV mode...
[11/25 13:34:36     94s] Calculate early delays in OCV mode...
[11/25 13:34:36     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 3336.8M, InitMEM = 3336.8M)
[11/25 13:34:36     94s] Start delay calculation (fullDC) (1 T). (MEM=2694.56)
[11/25 13:34:36     94s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:36     94s] End AAE Lib Interpolated Model. (MEM=3348.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:36     94s] Total number of fetched objects 2129
[11/25 13:34:36     94s] AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
[11/25 13:34:36     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:36     94s] End delay calculation. (MEM=2705.27 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:34:36     94s] End delay calculation (fullDC). (MEM=2705.27 CPU=0:00:00.2 REAL=0:00:00.0)
[11/25 13:34:36     94s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
[11/25 13:34:36     94s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3386.5M) ***
[11/25 13:34:36     94s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3386.5M)
[11/25 13:34:36     94s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/25 13:34:36     94s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3386.5M)
[11/25 13:34:36     94s] Starting SI iteration 2
[11/25 13:34:36     94s] Calculate late delays in OCV mode...
[11/25 13:34:36     94s] Calculate early delays in OCV mode...
[11/25 13:34:36     94s] Start delay calculation (fullDC) (1 T). (MEM=2662.07)
[11/25 13:34:36     94s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:36     94s] End AAE Lib Interpolated Model. (MEM=3311.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:36     94s] Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 0. 
[11/25 13:34:36     94s] Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 2129. 
[11/25 13:34:36     94s] Total number of fetched objects 2129
[11/25 13:34:36     94s] AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
[11/25 13:34:36     94s] End delay calculation. (MEM=2662.44 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:36     94s] End delay calculation (fullDC). (MEM=2662.44 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:36     94s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3247.6M) ***
[11/25 13:34:36     94s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:35 mem=3247.6M)
[11/25 13:34:36     95s] Restoring timing graph ...
[11/25 13:34:37     95s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/25 13:34:37     95s] Done restore timing graph
[11/25 13:34:37     95s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:37     95s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:37     95s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 
Hold views included:
 default_hold_view

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:37     95s] *** Final Summary (holdfix) CPU=0:00:01.5, REAL=0:00:02.0, MEM=3350.4M
[11/25 13:34:37     95s] Begin: Collecting metrics
[11/25 13:34:37     95s] **INFO: Starting Blocking QThread with 1 CPU
[11/25 13:34:37     95s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/25 13:34:37      0s] *** QThread MetricCollect [begin] (optDesign #6) : mem = 0.4M
[11/25 13:34:37      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2734.1M, current mem=2088.7M)
[11/25 13:34:37      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2103.5M, current mem=2096.9M)
[11/25 13:34:38      0s] *** QThread MetricCollect [finish] (optDesign #6) : cpu/real = 0:00:00.2/0:00:00.3 (1.0), mem = 0.4M
[11/25 13:34:38      0s] 
[11/25 13:34:38      0s] =============================================================================================
[11/25 13:34:38      0s]  Step TAT Report : QThreadWorker #1 / optDesign #6                              23.12-s091_1
[11/25 13:34:38      0s] =============================================================================================
[11/25 13:34:38      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:38      0s] ---------------------------------------------------------------------------------------------
[11/25 13:34:38      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    1.0
[11/25 13:34:38      0s] ---------------------------------------------------------------------------------------------
[11/25 13:34:38      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    1.0
[11/25 13:34:38      0s] ---------------------------------------------------------------------------------------------

[11/25 13:34:38     95s]  
_______________________________________________________________________
[11/25 13:34:38     95s]  ----------------------------------------------------------------------------------- 
[11/25 13:34:38     95s] | Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
[11/25 13:34:38     95s] |                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
[11/25 13:34:38     95s] |-----------------+-------+-----+-------------+----------+-------------+------+-----|
[11/25 13:34:38     95s] | initial_summary |       |     |       59.62 | 0:00:03  |        3334 |    0 |   0 |
[11/25 13:34:38     95s] | hold_fixing     |       |     |             | 0:00:00  |        3412 |      |     |
[11/25 13:34:38     95s] | final_summary   | 0.000 |   0 |       59.62 | 0:00:03  |        3350 |    0 |   0 |
[11/25 13:34:38     95s]  ----------------------------------------------------------------------------------- 
[11/25 13:34:38     95s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2734.1M, current mem=2723.6M)

[11/25 13:34:38     95s] End: Collecting metrics
[11/25 13:34:38     95s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2723.6M, totSessionCpu=0:01:36 **
[11/25 13:34:38     95s]  ReSet Options after AAE Based Opt flow 
[11/25 13:34:38     95s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/25 13:34:38     95s] *** Finished optDesign ***
[11/25 13:34:38     95s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:34:38     95s] UM:*                                                                   final
[11/25 13:34:38     95s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/25 13:34:38     95s] UM:*                                                                   opt_design_postroute_hold
[11/25 13:34:38     95s] Info: Summary of CRR changes:
[11/25 13:34:38     95s]       - Timing transform commits:       0
[11/25 13:34:38     95s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3350.4M)
[11/25 13:34:38     95s] Info: Destroy the CCOpt slew target map.
[11/25 13:34:38     95s] 
[11/25 13:34:38     95s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:34:38     95s] Severity  ID               Count  Summary                                  
[11/25 13:34:38     95s] WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
[11/25 13:34:38     95s] WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
[11/25 13:34:38     95s] WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
[11/25 13:34:38     95s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[11/25 13:34:38     95s] *** Message Summary: 346 warning(s), 0 error(s)
[11/25 13:34:38     95s] 
[11/25 13:34:38     95s] clean pInstBBox. size 0
[11/25 13:34:38     95s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:34:38     95s] *** optDesign #6 [finish] () : cpu/real = 0:00:05.7/0:00:06.6 (0.9), totSession cpu/real = 0:01:35.9/0:10:58.4 (0.1), mem = 3350.4M
[11/25 13:34:38     95s] 
[11/25 13:34:38     95s] =============================================================================================
[11/25 13:34:38     95s]  Final TAT Report : optDesign #6                                                23.12-s091_1
[11/25 13:34:38     95s] =============================================================================================
[11/25 13:34:38     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:38     95s] ---------------------------------------------------------------------------------------------
[11/25 13:34:38     95s] [ InitOpt                ]      1   0:00:00.4  (   5.9 % )     0:00:00.4 /  0:00:00.4    1.0
[11/25 13:34:38     95s] [ HoldOpt                ]      1   0:00:00.4  (   5.6 % )     0:00:00.5 /  0:00:00.5    1.0
[11/25 13:34:38     95s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/25 13:34:38     95s] [ BuildHoldData          ]      1   0:00:01.4  (  21.7 % )     0:00:02.6 /  0:00:02.4    1.0
[11/25 13:34:38     95s] [ OptSummaryReport       ]      2   0:00:00.8  (  11.8 % )     0:00:02.0 /  0:00:01.5    0.8
[11/25 13:34:38     95s] [ MetricReport           ]      3   0:00:00.7  (  10.2 % )     0:00:00.7 /  0:00:00.3    0.5
[11/25 13:34:38     95s] [ DrvReport              ]      5   0:00:00.5  (   7.0 % )     0:00:00.5 /  0:00:00.1    0.3
[11/25 13:34:38     95s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:38     95s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/25 13:34:38     95s] [ CheckPlace             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[11/25 13:34:38     95s] [ RefinePlace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/25 13:34:38     95s] [ ExtractRC              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:34:38     95s] [ UpdateTimingGraph      ]      9   0:00:00.9  (  13.7 % )     0:00:01.5 /  0:00:01.4    0.9
[11/25 13:34:38     95s] [ FullDelayCalc          ]      4   0:00:00.5  (   6.9 % )     0:00:00.5 /  0:00:00.4    0.9
[11/25 13:34:38     95s] [ TimingUpdate           ]     14   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    0.9
[11/25 13:34:38     95s] [ TimingReport           ]      4   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:38     95s] [ GenerateReports        ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:34:38     95s] [ MISC                   ]          0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/25 13:34:38     95s] ---------------------------------------------------------------------------------------------
[11/25 13:34:38     95s]  optDesign #6 TOTAL                 0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:05.7    0.9
[11/25 13:34:38     95s] ---------------------------------------------------------------------------------------------
[11/25 13:34:38     95s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 500 -outDir timingReports/
[11/25 13:34:38     95s] *** Time Design ... ***
[11/25 13:34:38     95s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:01:35.9/0:10:58.4 (0.1), mem = 3350.4M
[11/25 13:34:38     95s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:34:38     95s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/25 13:34:38     95s]  Reset EOS DB
[11/25 13:34:38     95s] Ignoring AAE DB Resetting ...
[11/25 13:34:38     95s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d': 642 access done (mem: 3350.387M)
[11/25 13:34:38     95s] tQuantus: Use design signature to decide re-extraction is ON
[11/25 13:34:38     95s] #Start Design Signature (0)
[11/25 13:34:38     95s] #Finish Inst Signature in MT(27593181)
[11/25 13:34:38     95s] #Finish Net Signature in MT(29408682)
[11/25 13:34:38     95s] #Finish SNet Signature in MT (60218740)
[11/25 13:34:38     95s] #Run time and memory report for RC extraction:
[11/25 13:34:38     95s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/25 13:34:38     95s] #Run Statistics for snet signature:
[11/25 13:34:38     95s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:38     95s] #   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:38     95s] #Run Statistics for Net Final Signature:
[11/25 13:34:38     95s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:38     95s] #   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:38     95s] #Run Statistics for Net launch:
[11/25 13:34:38     95s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:38     95s] #   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:38     95s] #Run Statistics for Net init_dbsNet_slist:
[11/25 13:34:38     95s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:38     95s] #   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:38     95s] #Run Statistics for net signature:
[11/25 13:34:38     95s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:38     95s] #   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:38     95s] #Run Statistics for inst signature:
[11/25 13:34:38     95s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:38     95s] #   Increased memory =   -28.90 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:38     95s] tQuantus: Original signature = 60218740, new signature = 60218740
[11/25 13:34:38     95s] tQuantus: Design is clean by design signature
[11/25 13:34:38     95s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3329.387M)
[11/25 13:34:38     95s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3329.387M)
[11/25 13:34:38     95s] The design is extracted. Skipping TQuantus.
[11/25 13:34:38     95s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3331.4M, EPOCH TIME: 1732559678.402467
[11/25 13:34:38     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:38     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:38     95s] 
[11/25 13:34:38     95s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:38     95s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:38     95s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3331.4M, EPOCH TIME: 1732559678.405252
[11/25 13:34:38     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:38     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:38     95s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:38     96s] ** INFO: Initializing SI Slew/Glitch Interface
[11/25 13:34:38     96s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:38     96s] Reported timing to dir timingReports/
[11/25 13:34:38     96s] Total CPU time: 0.16 sec
[11/25 13:34:38     96s] Total Real time: 0.0 sec
[11/25 13:34:38     96s] Total Memory Usage: 3349.628906 Mbytes
[11/25 13:34:38     96s] Reset AAE Options
[11/25 13:34:38     96s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:34:38     96s] *** timeDesign #3 [finish] () : cpu/real = 0:00:00.2/0:00:00.5 (0.3), totSession cpu/real = 0:01:36.1/0:10:58.9 (0.1), mem = 3349.6M
[11/25 13:34:38     96s] 
[11/25 13:34:38     96s] =============================================================================================
[11/25 13:34:38     96s]  Final TAT Report : timeDesign #3                                               23.12-s091_1
[11/25 13:34:38     96s] =============================================================================================
[11/25 13:34:38     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:38     96s] ---------------------------------------------------------------------------------------------
[11/25 13:34:38     96s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:38     96s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.3 % )     0:00:00.4 /  0:00:00.1    0.3
[11/25 13:34:38     96s] [ DrvReport              ]      1   0:00:00.4  (  74.2 % )     0:00:00.4 /  0:00:00.1    0.2
[11/25 13:34:38     96s] [ ExtractRC              ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/25 13:34:38     96s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:34:38     96s] [ TimingUpdate           ]      2   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:34:38     96s] [ TimingReport           ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:34:38     96s] [ GenerateReports        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:38     96s] [ MISC                   ]          0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/25 13:34:38     96s] ---------------------------------------------------------------------------------------------
[11/25 13:34:38     96s]  timeDesign #3 TOTAL                0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.2    0.3
[11/25 13:34:38     96s] ---------------------------------------------------------------------------------------------
[11/25 13:34:42     96s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 500 -outDir timingReports/
[11/25 13:34:42     96s] *** Time Design ... ***
[11/25 13:34:42     96s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:01:36.1/0:11:02.3 (0.1), mem = 3349.6M
[11/25 13:34:42     96s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:34:42     96s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/25 13:34:42     96s]  Reset EOS DB
[11/25 13:34:42     96s] Ignoring AAE DB Resetting ...
[11/25 13:34:42     96s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3349.629M)
[11/25 13:34:42     96s] tQuantus: Use design signature to decide re-extraction is ON
[11/25 13:34:42     96s] #Start Design Signature (0)
[11/25 13:34:42     96s] #Finish Inst Signature in MT(27593181)
[11/25 13:34:42     96s] #Finish Net Signature in MT(29408682)
[11/25 13:34:42     96s] #Finish SNet Signature in MT (60218740)
[11/25 13:34:42     96s] #Run time and memory report for RC extraction:
[11/25 13:34:42     96s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/25 13:34:42     96s] #Run Statistics for snet signature:
[11/25 13:34:42     96s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:42     96s] #   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:42     96s] #Run Statistics for Net Final Signature:
[11/25 13:34:42     96s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:42     96s] #   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:42     96s] #Run Statistics for Net launch:
[11/25 13:34:42     96s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:42     96s] #   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:42     96s] #Run Statistics for Net init_dbsNet_slist:
[11/25 13:34:42     96s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:42     96s] #   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:42     96s] #Run Statistics for net signature:
[11/25 13:34:42     96s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:42     96s] #   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:42     96s] #Run Statistics for inst signature:
[11/25 13:34:42     96s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:34:42     96s] #   Increased memory =    -0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
[11/25 13:34:42     96s] tQuantus: Original signature = 60218740, new signature = 60218740
[11/25 13:34:42     96s] tQuantus: Design is clean by design signature
[11/25 13:34:42     96s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3347.629M)
[11/25 13:34:42     96s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3347.629M)
[11/25 13:34:42     96s] The design is extracted. Skipping TQuantus.
[11/25 13:34:42     96s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3333.1M, EPOCH TIME: 1732559682.417691
[11/25 13:34:42     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:42     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:42     96s] 
[11/25 13:34:42     96s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:42     96s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:42     96s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.002, MEM:3333.1M, EPOCH TIME: 1732559682.420116
[11/25 13:34:42     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:98).
[11/25 13:34:42     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:42     96s] Starting delay calculation for Hold views
[11/25 13:34:42     96s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/25 13:34:42     96s] AAE_INFO: resetNetProps viewIdx 1 
[11/25 13:34:42     96s] Starting SI iteration 1 using Infinite Timing Windows
[11/25 13:34:43     96s] #################################################################################
[11/25 13:34:43     96s] # Design Stage: PostRoute
[11/25 13:34:43     96s] # Design Name: dist_sort
[11/25 13:34:43     96s] # Design Mode: 90nm
[11/25 13:34:43     96s] # Analysis Mode: MMMC OCV 
[11/25 13:34:43     96s] # Parasitics Mode: SPEF/RCDB 
[11/25 13:34:43     96s] # Signoff Settings: SI On 
[11/25 13:34:43     96s] #################################################################################
[11/25 13:34:43     96s] AAE_INFO: 1 threads acquired from CTE.
[11/25 13:34:43     96s] Setting infinite Tws ...
[11/25 13:34:43     96s] First Iteration Infinite Tw... 
[11/25 13:34:43     96s] Calculate late delays in OCV mode...
[11/25 13:34:43     96s] Calculate early delays in OCV mode...
[11/25 13:34:43     96s] Topological Sorting (REAL = 0:00:00.0, MEM = 3320.1M, InitMEM = 3320.1M)
[11/25 13:34:43     96s] Start delay calculation (fullDC) (1 T). (MEM=2625.25)
[11/25 13:34:43     96s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:43     96s] End AAE Lib Interpolated Model. (MEM=3331.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:43     96s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3331.742M)
[11/25 13:34:43     96s] Reading RCDB with compressed RC data.
[11/25 13:34:43     96s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3331.7M)
[11/25 13:34:43     96s] Total number of fetched objects 2129
[11/25 13:34:43     96s] AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
[11/25 13:34:43     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:43     96s] End delay calculation. (MEM=2634.31 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:34:43     96s] End delay calculation (fullDC). (MEM=2634.31 CPU=0:00:00.2 REAL=0:00:00.0)
[11/25 13:34:43     96s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
[11/25 13:34:43     96s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3357.4M) ***
[11/25 13:34:43     96s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3357.4M)
[11/25 13:34:43     96s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/25 13:34:43     96s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3357.4M)
[11/25 13:34:43     96s] Starting SI iteration 2
[11/25 13:34:43     96s] Calculate late delays in OCV mode...
[11/25 13:34:43     96s] Calculate early delays in OCV mode...
[11/25 13:34:43     96s] Start delay calculation (fullDC) (1 T). (MEM=2627.78)
[11/25 13:34:43     96s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/25 13:34:43     96s] End AAE Lib Interpolated Model. (MEM=3296.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:34:43     96s] Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 0. 
[11/25 13:34:43     96s] Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 2129. 
[11/25 13:34:43     96s] Total number of fetched objects 2129
[11/25 13:34:43     96s] AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
[11/25 13:34:43     96s] End delay calculation. (MEM=2628.15 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:43     96s] End delay calculation (fullDC). (MEM=2628.15 CPU=0:00:00.0 REAL=0:00:00.0)
[11/25 13:34:43     96s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3232.5M) ***
[11/25 13:34:43     96s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:37 mem=3232.5M)
[11/25 13:34:43     96s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 default_hold_view 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 59.624%
------------------------------------------------------------------

[11/25 13:34:43     97s] Reported timing to dir timingReports/
[11/25 13:34:43     97s] Total CPU time: 0.91 sec
[11/25 13:34:43     97s] Total Real time: 1.0 sec
[11/25 13:34:43     97s] Total Memory Usage: 3214.992188 Mbytes
[11/25 13:34:43     97s] Reset AAE Options
[11/25 13:34:43     97s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:34:43     97s] *** timeDesign #4 [finish] () : cpu/real = 0:00:00.9/0:00:01.7 (0.5), totSession cpu/real = 0:01:37.0/0:11:04.0 (0.1), mem = 3215.0M
[11/25 13:34:43     97s] 
[11/25 13:34:43     97s] =============================================================================================
[11/25 13:34:43     97s]  Final TAT Report : timeDesign #4                                               23.12-s091_1
[11/25 13:34:43     97s] =============================================================================================
[11/25 13:34:43     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:34:43     97s] ---------------------------------------------------------------------------------------------
[11/25 13:34:43     97s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:43     97s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:01.5 /  0:00:00.8    0.5
[11/25 13:34:43     97s] [ ExtractRC              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:34:43     97s] [ UpdateTimingGraph      ]      1   0:00:01.1  (  69.2 % )     0:00:01.5 /  0:00:00.7    0.5
[11/25 13:34:43     97s] [ FullDelayCalc          ]      2   0:00:00.3  (  17.6 % )     0:00:00.3 /  0:00:00.3    0.9
[11/25 13:34:43     97s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/25 13:34:43     97s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:34:43     97s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:34:43     97s] [ MISC                   ]          0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.1    0.9
[11/25 13:34:43     97s] ---------------------------------------------------------------------------------------------
[11/25 13:34:43     97s]  timeDesign #4 TOTAL                0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:00.9    0.5
[11/25 13:34:43     97s] ---------------------------------------------------------------------------------------------
[11/25 13:34:50     97s] <CMD> addFiller -cell {FILLER_ASAP7_75t_R FILLERxp5_ASAP7_75t_R } -prefix FILLER_
[11/25 13:34:50     97s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/25 13:34:50     97s] Type 'man IMPSP-5217' for more detail.
[11/25 13:34:50     97s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[11/25 13:34:50     97s] 
[11/25 13:34:50     97s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:3215.0M, EPOCH TIME: 1732559690.693709
[11/25 13:34:50     97s] INFO: No filler could be restored
[11/25 13:34:50     97s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3215.0M, EPOCH TIME: 1732559690.693861
[11/25 13:34:50     97s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3215.0M, EPOCH TIME: 1732559690.693901
[11/25 13:34:50     97s] Processing tracks to init pin-track alignment.
[11/25 13:34:50     97s] z: 1, totalTracks: 1
[11/25 13:34:50     97s] z: 3, totalTracks: 1
[11/25 13:34:50     97s] z: 5, totalTracks: 1
[11/25 13:34:50     97s] z: 7, totalTracks: 1
[11/25 13:34:50     97s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:34:50     97s] Cell dist_sort LLGs are deleted
[11/25 13:34:50     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:50     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:50     97s] # Building dist_sort llgBox search-tree.
[11/25 13:34:50     97s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3215.0M, EPOCH TIME: 1732559690.697004
[11/25 13:34:50     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:50     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:50     97s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3215.0M, EPOCH TIME: 1732559690.697169
[11/25 13:34:50     97s] Max number of tech site patterns supported in site array is 256.
[11/25 13:34:50     97s] Core basic site is coreSite
[11/25 13:34:50     97s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:34:50     97s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/25 13:34:50     97s] SiteArray: non-trimmed site array dimensions = 49 x 254
[11/25 13:34:50     97s] SiteArray: use 65,536 bytes
[11/25 13:34:50     97s] SiteArray: current memory after site array memory allocation 3215.0M
[11/25 13:34:50     97s] SiteArray: FP blocked sites are writable
[11/25 13:34:50     97s] Keep-away cache is enable on metals: 1-10
[11/25 13:34:50     97s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:34:50     97s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3215.0M, EPOCH TIME: 1732559690.701827
[11/25 13:34:50     97s] Process 6682 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:34:50     97s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.002, REAL:0.002, MEM:3215.0M, EPOCH TIME: 1732559690.703669
[11/25 13:34:50     97s] SiteArray: number of non floorplan blocked sites for llg default is 12446
[11/25 13:34:50     97s] Atter site array init, number of instance map data is 0.
[11/25 13:34:50     97s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.006, REAL:0.007, MEM:3215.0M, EPOCH TIME: 1732559690.704545
[11/25 13:34:50     97s] 
[11/25 13:34:50     97s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:34:50     97s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:34:50     97s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.008, MEM:3215.0M, EPOCH TIME: 1732559690.705386
[11/25 13:34:50     97s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3215.0M, EPOCH TIME: 1732559690.705417
[11/25 13:34:50     97s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3215.0M, EPOCH TIME: 1732559690.705524
[11/25 13:34:50     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3215.0MB).
[11/25 13:34:50     97s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.009, REAL:0.012, MEM:3215.0M, EPOCH TIME: 1732559690.706220
[11/25 13:34:50     97s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.010, REAL:0.012, MEM:3215.0M, EPOCH TIME: 1732559690.706245
[11/25 13:34:50     97s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3215.0M, EPOCH TIME: 1732559690.706264
[11/25 13:34:50     97s]   Signal wire search tree: 6532 elements. (cpu=0:00:00.0, mem=0.0M)
[11/25 13:34:50     97s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.001, REAL:0.001, MEM:3215.0M, EPOCH TIME: 1732559690.707586
[11/25 13:34:50     97s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:3215.0M, EPOCH TIME: 1732559690.709629
[11/25 13:34:50     97s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:3215.0M, EPOCH TIME: 1732559690.709688
[11/25 13:34:50     97s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:3215.0M, EPOCH TIME: 1732559690.709712
[11/25 13:34:50     97s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.001, MEM:3215.0M, EPOCH TIME: 1732559690.710234
[11/25 13:34:50     97s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:3215.0M, EPOCH TIME: 1732559690.710558
[11/25 13:34:50     97s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:3215.0M, EPOCH TIME: 1732559690.710801
[11/25 13:34:50     97s] AddFiller init all instances time CPU:0.001, REAL:0.001
[11/25 13:34:50     97s] AddFiller main function time CPU:0.020, REAL:0.029
[11/25 13:34:50     97s] Filler instance commit time CPU:0.000, REAL:0.000
[11/25 13:34:50     97s] *INFO: Adding fillers to top-module.
[11/25 13:34:50     97s] *INFO:   Added 2224 filler insts (cell FILLER_ASAP7_75t_R / prefix FILLER_).
[11/25 13:34:50     97s] *INFO:   Added 498 filler insts (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_).
[11/25 13:34:50     97s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.032, REAL:0.031, MEM:3207.0M, EPOCH TIME: 1732559690.741441
[11/25 13:34:50     97s] *INFO: Total 2722 filler insts added - prefix FILLER_ (CPU: 0:00:00.0).
[11/25 13:34:50     97s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.032, REAL:0.032, MEM:3207.0M, EPOCH TIME: 1732559690.742064
[11/25 13:34:50     97s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:3207.0M, EPOCH TIME: 1732559690.742090
[11/25 13:34:50     97s] For 2722 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.002, REAL:0.002, MEM:3207.0M, EPOCH TIME: 1732559690.744126
[11/25 13:34:50     97s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.035, REAL:0.034, MEM:3207.0M, EPOCH TIME: 1732559690.744149
[11/25 13:34:50     97s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.036, REAL:0.035, MEM:3207.0M, EPOCH TIME: 1732559690.744167
[11/25 13:34:50     97s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:3207.0M, EPOCH TIME: 1732559690.744254
[11/25 13:34:50     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4601).
[11/25 13:34:50     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:50     97s] Cell dist_sort LLGs are deleted
[11/25 13:34:50     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:50     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:34:50     97s] # Resetting pin-track-align track data.
[11/25 13:34:50     97s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.004, REAL:0.005, MEM:3206.9M, EPOCH TIME: 1732559690.748771
[11/25 13:34:50     97s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.052, REAL:0.055, MEM:3206.9M, EPOCH TIME: 1732559690.748856
[11/25 13:34:56     97s] <CMD> clearDrc
[11/25 13:34:59     97s] <CMD> verify_drc
[11/25 13:34:59     97s] #-check_same_via_cell true               # bool, default=false, user setting
[11/25 13:34:59     97s]  *** Starting Verify DRC (MEM: 3206.9) ***
[11/25 13:34:59     97s] 
[11/25 13:34:59     97s]   VERIFY DRC ...... Starting Verification
[11/25 13:34:59     97s]   VERIFY DRC ...... Initializing
[11/25 13:34:59     97s]   VERIFY DRC ...... Deleting Existing Violations
[11/25 13:34:59     97s]   VERIFY DRC ...... Creating Sub-Areas
[11/25 13:34:59     97s]   VERIFY DRC ...... Using new threading
[11/25 13:34:59     97s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 33.408 63.072} 1 of 2
[11/25 13:34:59     97s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/25 13:34:59     97s]   VERIFY DRC ...... Sub-Area: {33.408 0.000 64.944 63.072} 2 of 2
[11/25 13:34:59     97s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/25 13:34:59     97s] 
[11/25 13:34:59     97s]   Verification Complete : 0 Viols.
[11/25 13:34:59     97s] 
[11/25 13:34:59     97s]  *** End Verify DRC (CPU TIME: 0:00:00.1  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[11/25 13:34:59     97s] 
[11/25 13:35:07     97s]  *** Starting Verify Geometry (MEM: 3479.0) ***
[11/25 13:35:07     97s] 
[11/25 13:35:07     97s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/25 13:35:07     97s]   VERIFY GEOMETRY ...... Starting Verification
[11/25 13:35:07     97s]   VERIFY GEOMETRY ...... Initializing
[11/25 13:35:07     97s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/25 13:35:07     97s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/25 13:35:07     97s]                   ...... bin size: 4608
[11/25 13:35:07     97s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[11/25 13:35:07     97s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/25 13:35:07     97s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/25 13:35:07     97s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/25 13:35:07     97s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/25 13:35:08     97s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[11/25 13:35:08     97s] VG: elapsed time: 1.00
[11/25 13:35:08     97s] Begin Summary ...
[11/25 13:35:08     97s]   Cells       : 0
[11/25 13:35:08     97s]   SameNet     : 0
[11/25 13:35:08     97s]   Wiring      : 0
[11/25 13:35:08     97s]   Antenna     : 0
[11/25 13:35:08     97s]   Short       : 0
[11/25 13:35:08     97s]   Overlap     : 0
[11/25 13:35:08     97s] End Summary
[11/25 13:35:08     97s] 
[11/25 13:35:08     97s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/25 13:35:08     97s] 
[11/25 13:35:08     97s] **********End: VERIFY GEOMETRY**********
[11/25 13:35:08     97s]  *** verify geometry (CPU: 0:00:00.3  MEM: 109.6M)
[11/25 13:35:08     97s] 
[11/25 13:35:26     97s] <CMD> verifyConnectivity -type all -noAntenna -error 1000000 -warning 50
[11/25 13:35:26     97s] VERIFY_CONNECTIVITY use new engine.
[11/25 13:35:26     97s] 
[11/25 13:35:26     97s] ******** Start: VERIFY CONNECTIVITY ********
[11/25 13:35:26     97s] Start Time: Mon Nov 25 13:35:26 2024
[11/25 13:35:26     97s] 
[11/25 13:35:26     97s] Design Name: dist_sort
[11/25 13:35:26     97s] Database Units: 4000
[11/25 13:35:26     97s] Design Boundary: (0.0000, 0.0000) (64.9440, 63.0720)
[11/25 13:35:26     97s] Error Limit = 1000000; Warning Limit = 50
[11/25 13:35:26     97s] Check all nets
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[63] of net query[63] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[62] of net query[62] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[61] of net query[61] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[60] of net query[60] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[59] of net query[59] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[58] of net query[58] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[57] of net query[57] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[56] of net query[56] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[55] of net query[55] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[54] of net query[54] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[53] of net query[53] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[52] of net query[52] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[51] of net query[51] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[50] of net query[50] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[49] of net query[49] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[48] of net query[48] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[47] of net query[47] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[46] of net query[46] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[45] of net query[45] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (IMPVFC-97):	IO pin query[44] of net query[44] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/25 13:35:26     97s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[11/25 13:35:26     97s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:35:26     97s] **** 13:35:26 **** Processed 5000 nets.
[11/25 13:35:26     97s] **** 13:35:26 **** Processed 10000 nets.
[11/25 13:35:26     97s] 
[11/25 13:35:26     97s] Begin Summary 
[11/25 13:35:26     97s]   Found no problems or warnings.
[11/25 13:35:26     97s] End Summary
[11/25 13:35:26     97s] 
[11/25 13:35:26     97s] End Time: Mon Nov 25 13:35:26 2024
[11/25 13:35:26     97s] Time Elapsed: 0:00:00.0
[11/25 13:35:26     97s] 
[11/25 13:35:26     97s] ******** End: VERIFY CONNECTIVITY ********
[11/25 13:35:26     97s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/25 13:35:26     97s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[11/25 13:35:26     97s] 
[11/25 13:35:55     97s] <CMD> saveNetlist dist_sort.apr.v
[11/25 13:35:55     97s] Writing Netlist "dist_sort.apr.v" ...
[11/25 13:35:55     97s] <CMD> saveNetlist dist_sort.apr_pg.v -includePowerGround -excludeLeafCell
[11/25 13:35:55     97s] Writing Netlist "dist_sort.apr_pg.v" ...
[11/25 13:35:55     97s] Pwr name (vdd).
[11/25 13:35:55     97s] Gnd name (vss).
[11/25 13:35:55     97s] 1 Pwr names and 1 Gnd names.
[11/25 13:35:55     97s] <CMD> saveDesign dist_sort.final.enc
[11/25 13:35:55     97s] The in-memory database contained RC information but was not saved. To save 
[11/25 13:35:55     97s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/25 13:35:55     97s] so it should only be saved when it is really desired.
[11/25 13:35:55     97s] % Begin save design ... (date=11/25 13:35:55, mem=2626.7M)
[11/25 13:35:55     97s] % Begin Save ccopt configuration ... (date=11/25 13:35:55, mem=2626.7M)
[11/25 13:35:55     97s] % End Save ccopt configuration ... (date=11/25 13:35:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2627.1M, current mem=2627.1M)
[11/25 13:35:55     97s] % Begin Save netlist data ... (date=11/25 13:35:55, mem=2627.1M)
[11/25 13:35:55     97s] Writing Binary DB to dist_sort.final.enc.dat/dist_sort.v.bin in single-threaded mode...
[11/25 13:35:56     97s] % End Save netlist data ... (date=11/25 13:35:55, total cpu=0:00:00.0, real=0:00:01.0, peak res=2627.1M, current mem=2627.1M)
[11/25 13:35:56     97s] Saving symbol-table file ...
[11/25 13:35:56     97s] Saving congestion map file dist_sort.final.enc.dat/dist_sort.route.congmap.gz ...
[11/25 13:35:56     97s] % Begin Save AAE data ... (date=11/25 13:35:56, mem=2627.3M)
[11/25 13:35:56     97s] Saving AAE Data ...
[11/25 13:35:56     97s] % End Save AAE data ... (date=11/25 13:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2628.1M, current mem=2628.1M)
[11/25 13:35:56     98s] Saving mode setting ...
[11/25 13:35:56     98s] Saving global file ...
[11/25 13:35:56     98s] % Begin Save floorplan data ... (date=11/25 13:35:56, mem=2637.7M)
[11/25 13:35:56     98s] Saving floorplan file ...
[11/25 13:35:56     98s] % End Save floorplan data ... (date=11/25 13:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2637.7M, current mem=2637.7M)
[11/25 13:35:56     98s] Saving PG file dist_sort.final.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:35:56 2024)
[11/25 13:35:56     98s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3268.2M) ***
[11/25 13:35:56     98s] *info - save blackBox cells to lef file dist_sort.final.enc.dat/dist_sort.bbox.lef
[11/25 13:35:56     98s] Saving Drc markers ...
[11/25 13:35:56     98s] ... No Drc file written since there is no markers found.
[11/25 13:35:56     98s] % Begin Save placement data ... (date=11/25 13:35:56, mem=2637.7M)
[11/25 13:35:56     98s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:35:56     98s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:35:56     98s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3271.2M) ***
[11/25 13:35:56     98s] % End Save placement data ... (date=11/25 13:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2637.7M, current mem=2637.7M)
[11/25 13:35:56     98s] % Begin Save routing data ... (date=11/25 13:35:56, mem=2637.7M)
[11/25 13:35:56     98s] Saving route file ...
[11/25 13:35:56     98s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3268.2M) ***
[11/25 13:35:56     98s] % End Save routing data ... (date=11/25 13:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2637.9M, current mem=2637.9M)
[11/25 13:35:56     98s] Saving property file dist_sort.final.enc.dat/dist_sort.prop
[11/25 13:35:57     98s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=3271.2M) ***
[11/25 13:35:57     98s] #Saving pin access data to file dist_sort.final.enc.dat/dist_sort.apa ...
[11/25 13:35:57     98s] #
[11/25 13:35:57     98s] Saving preRoute extracted patterns in file 'dist_sort.final.enc.dat/dist_sort.techData.gz' ...
[11/25 13:35:57     98s] Saving preRoute extraction data in directory 'dist_sort.final.enc.dat/extraction/' ...
[11/25 13:35:57     98s] eee: Checksum of RC Grid density data=120
[11/25 13:35:57     98s] % Begin Save power constraints data ... (date=11/25 13:35:57, mem=2639.4M)
[11/25 13:35:57     98s] % End Save power constraints data ... (date=11/25 13:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2639.4M, current mem=2639.4M)
[11/25 13:35:57     98s] Generated self-contained design dist_sort.final.enc.dat
[11/25 13:35:58     98s] % End save design ... (date=11/25 13:35:57, total cpu=0:00:01.1, real=0:00:03.0, peak res=2640.4M, current mem=2640.4M)
[11/25 13:35:58     98s] *** Message Summary: 0 warning(s), 0 error(s)
[11/25 13:35:58     98s] 
[11/25 13:35:58     98s] <CMD> extractRC -outfile dist_sort.cap
[11/25 13:35:58     98s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_fh9FvR.rcdb.d/dist_sort.rcdb.d': 642 access done (mem: 3282.164M)
[11/25 13:35:58     98s] tQuantus: Use design signature to decide re-extraction is ON
[11/25 13:35:58     98s] #Start Design Signature (0)
[11/25 13:35:58     98s] #Finish Inst Signature in MT(40018259)
[11/25 13:35:58     98s] #Finish Net Signature in MT(41833760)
[11/25 13:35:58     98s] #Finish SNet Signature in MT (72643818)
[11/25 13:35:58     98s] #Run time and memory report for RC extraction:
[11/25 13:35:58     98s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/25 13:35:58     98s] #Run Statistics for snet signature:
[11/25 13:35:58     98s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:58     98s] #   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:58     98s] #Run Statistics for Net Final Signature:
[11/25 13:35:58     98s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:58     98s] #   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:58     98s] #Run Statistics for Net launch:
[11/25 13:35:58     98s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:58     98s] #   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:58     98s] #Run Statistics for Net init_dbsNet_slist:
[11/25 13:35:58     98s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:58     98s] #   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:58     98s] #Run Statistics for net signature:
[11/25 13:35:58     98s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:58     98s] #   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:58     98s] #Run Statistics for inst signature:
[11/25 13:35:58     98s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:58     98s] #   Increased memory =    -2.16 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:58     98s] tQuantus: Original signature = 60218740, new signature = 72643818
[11/25 13:35:58     98s] tQuantus: Design is dirty by design signature
[11/25 13:35:58     98s] tQuantus: Need to rerun tQuantus because design is dirty.
[11/25 13:35:58     98s] ### Net info: total nets: 11932
[11/25 13:35:58     98s] ### Net info: dirty nets: 0
[11/25 13:35:58     98s] ### Net info: marked as disconnected nets: 0
[11/25 13:35:58     98s] ### Net info: fully routed nets: 952
[11/25 13:35:58     98s] ### Net info: trivial (< 2 pins) nets: 10980
[11/25 13:35:58     98s] ### Net info: unrouted nets: 0
[11/25 13:35:58     98s] ### Net info: re-extraction nets: 0
[11/25 13:35:58     98s] ### Net info: ignored nets: 0
[11/25 13:35:58     98s] ### Net info: skip routing nets: 0
[11/25 13:35:58     98s] ### import design signature (88): route=764206641 fixed_route=764206641 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1964720333 dirty_area=0 del_dirty_area=0 cell=642674414 placement=343944809 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:35:58     98s] #Extract in post route mode
[11/25 13:35:58     98s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[11/25 13:35:58     98s] #Fast data preparation for tQuantus.
[11/25 13:35:58     98s] #Start routing data preparation on Mon Nov 25 13:35:58 2024
[11/25 13:35:58     98s] #
[11/25 13:35:58     98s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:35:58     98s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:35:58     98s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/25 13:35:58     98s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:35:58     98s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/25 13:35:58     98s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:35:58     98s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:35:58     98s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/25 13:35:58     98s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:35:58     98s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:35:58     98s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/25 13:35:58     98s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/25 13:35:58     98s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/25 13:35:58     98s] #Regenerating Ggrids automatically.
[11/25 13:35:58     98s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:35:58     98s] #Using automatically generated G-grids.
[11/25 13:35:58     98s] #Done routing data preparation.
[11/25 13:35:58     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2638.90 (MB), peak = 2770.38 (MB)
[11/25 13:35:58     98s] #Start routing data preparation on Mon Nov 25 13:35:58 2024
[11/25 13:35:58     98s] #
[11/25 13:35:58     98s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/25 13:35:58     98s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/25 13:35:58     98s] #pin_access_rlayer=2(M2)
[11/25 13:35:58     98s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/25 13:35:58     98s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/25 13:35:58     98s] #enable_dpt_layer_shield=F
[11/25 13:35:58     98s] #has_line_end_grid=F
[11/25 13:35:58     98s] #Regenerating Ggrids automatically.
[11/25 13:35:58     98s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/25 13:35:58     98s] #Using automatically generated G-grids.
[11/25 13:35:58     98s] #Done routing data preparation.
[11/25 13:35:58     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2651.67 (MB), peak = 2770.38 (MB)
[11/25 13:35:58     98s] #
[11/25 13:35:58     98s] #Start tQuantus RC extraction...
[11/25 13:35:58     98s] #Start building rc corner(s)...
[11/25 13:35:58     98s] #Number of RC Corner = 1
[11/25 13:35:58     98s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/25 13:35:58     98s] #(i=10, n=10 4000)
[11/25 13:35:58     98s] #LISD -> M1 (1)
[11/25 13:35:58     98s] #M1 -> M2 (2)
[11/25 13:35:58     98s] #M2 -> M3 (3)
[11/25 13:35:58     98s] #M3 -> M4 (4)
[11/25 13:35:58     98s] #M4 -> M5 (5)
[11/25 13:35:58     98s] #M5 -> M6 (6)
[11/25 13:35:58     98s] #M6 -> M7 (7)
[11/25 13:35:58     98s] #M7 -> M8 (8)
[11/25 13:35:58     98s] #M8 -> M9 (9)
[11/25 13:35:58     98s] #M9 -> Pad (10)
[11/25 13:35:58     98s] #SADV-On
[11/25 13:35:58     98s] # Corner(s) : 
[11/25 13:35:58     98s] #RC_corner_25 [25.00]
[11/25 13:35:58     99s] # Corner id: 0
[11/25 13:35:58     99s] # Layout Scale: 1.000000
[11/25 13:35:58     99s] # Has Metal Fill model: yes
[11/25 13:35:58     99s] # Temperature was set
[11/25 13:35:58     99s] # Temperature : 25.000000
[11/25 13:35:58     99s] # Ref. Temp   : 25.000000
[11/25 13:35:58     99s] #SADV-Off
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #layer[1] tech width 288 != ict width 400.0
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #layer[1] tech spc 288 != ict spc 464.0
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #layer[4] tech width 384 != ict width 288.0
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #layer[4] tech spc 384 != ict spc 288.0
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #layer[6] tech width 512 != ict width 384.0
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #layer[6] tech spc 512 != ict spc 384.0
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #layer[8] tech width 640 != ict width 512.0
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #layer[8] tech spc 640 != ict spc 512.0
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #layer[10] tech spc 32000 != ict spc 640.0
[11/25 13:35:58     99s] #total pattern=220 [10, 605]
[11/25 13:35:58     99s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/25 13:35:58     99s] #found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/25 13:35:58     99s] #found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[11/25 13:35:58     99s] #CCE Version read = IQuantus/TQuantus 23.1.1-s122
[11/25 13:35:58     99s] #number model r/c [1,1] [10,605] read
[11/25 13:35:58     99s] #0 rcmodel(s) requires rebuild
[11/25 13:35:58     99s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2652.79 (MB), peak = 2770.38 (MB)
[11/25 13:35:58     99s] #Finish check_net_pin_list step Enter extract
[11/25 13:35:58     99s] #Start init net ripin tree building
[11/25 13:35:58     99s] #Finish init net ripin tree building
[11/25 13:35:58     99s] #Cpu time = 00:00:00
[11/25 13:35:58     99s] #Elapsed time = 00:00:00
[11/25 13:35:58     99s] #Increased memory = 0.00 (MB)
[11/25 13:35:58     99s] #Total memory = 2652.79 (MB)
[11/25 13:35:58     99s] #Peak memory = 2770.38 (MB)
[11/25 13:35:58     99s] #begin processing metal fill model file
[11/25 13:35:58     99s] #end processing metal fill model file
[11/25 13:35:58     99s] #Length limit = 200 pitches
[11/25 13:35:58     99s] #opt mode = 2
[11/25 13:35:58     99s] #Finish check_net_pin_list step Fix net pin list
[11/25 13:35:58     99s] #Start generate extraction boxes.
[11/25 13:35:58     99s] #
[11/25 13:35:58     99s] #Extract using 30 x 30 Hboxes
[11/25 13:35:58     99s] #2x2 initial hboxes
[11/25 13:35:58     99s] #Use area based hbox pruning.
[11/25 13:35:58     99s] #0/0 hboxes pruned.
[11/25 13:35:58     99s] #Complete generating extraction boxes.
[11/25 13:35:58     99s] #Start step Extraction
[11/25 13:35:58     99s] #Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/25 13:35:58     99s] #Process 0 special clock nets for rc extraction
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
[11/25 13:35:58     99s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[11/25 13:35:58     99s] #To increase the message display limit, refer to the product command reference manual.
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
[11/25 13:35:58     99s] #Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
[11/25 13:35:58     99s] #Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/25 13:35:58     99s] #Run Statistics for Extraction:
[11/25 13:35:58     99s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:58     99s] #   Increased memory =     4.65 (MB), total memory =  2657.44 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:58     99s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d
[11/25 13:35:58     99s] #Finish registering nets and terms for rcdb.
[11/25 13:35:58     99s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2659.23 (MB), peak = 2770.38 (MB)
[11/25 13:35:58     99s] #RC Statistics: 2303 Res, 904 Ground Cap, 0 XCap (Edge to Edge)
[11/25 13:35:58     99s] #RC V/H edge ratio: 0.56, Avg V/H Edge Length: 3138.98 (794), Avg L-Edge Length: 4900.57 (401)
[11/25 13:35:58     99s] #Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d.
[11/25 13:35:58     99s] #Start writing RC data.
[11/25 13:35:58     99s] #Finish writing RC data
[11/25 13:35:58     99s] #Finish writing rcdb with 3286 nodes, 2334 edges, and 0 xcaps
[11/25 13:35:58     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2655.58 (MB), peak = 2770.38 (MB)
[11/25 13:35:58     99s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d' ...
[11/25 13:35:58     99s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d' for reading (mem: 3300.461M)
[11/25 13:35:58     99s] Reading RCDB with compressed RC data.
[11/25 13:35:58     99s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d' for content verification (mem: 3300.461M)
[11/25 13:35:58     99s] Reading RCDB with compressed RC data.
[11/25 13:35:58     99s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d': 0 access done (mem: 3300.461M)
[11/25 13:35:58     99s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d': 0 access done (mem: 3300.461M)
[11/25 13:35:58     99s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3300.461M)
[11/25 13:35:58     99s] Following multi-corner parasitics specified:
[11/25 13:35:58     99s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d (rcdb)
[11/25 13:35:58     99s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d' for reading (mem: 3300.461M)
[11/25 13:35:58     99s] Reading RCDB with compressed RC data.
[11/25 13:35:58     99s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d specified
[11/25 13:35:58     99s] Cell dist_sort, hinst 
[11/25 13:35:58     99s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d) for hinst (top) of cell (dist_sort);
[11/25 13:35:59     99s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d': 0 access done (mem: 3300.461M)
[11/25 13:35:59     99s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3300.461M)
[11/25 13:35:59     99s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_44EAbA.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3300.461M)
[11/25 13:35:59     99s] Reading RCDB with compressed RC data.
[11/25 13:35:59     99s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3300.461M)
[11/25 13:35:59     99s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_44EAbA.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3300.461M)
[11/25 13:35:59     99s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:01.0 mem: 3300.461M)
[11/25 13:35:59     99s] #
[11/25 13:35:59     99s] #Restore RCDB.
[11/25 13:35:59     99s] #
[11/25 13:35:59     99s] #Complete tQuantus RC extraction.
[11/25 13:35:59     99s] #Cpu time = 00:00:01
[11/25 13:35:59     99s] #Elapsed time = 00:00:01
[11/25 13:35:59     99s] #Increased memory = 4.04 (MB)
[11/25 13:35:59     99s] #Total memory = 2655.70 (MB)
[11/25 13:35:59     99s] #Peak memory = 2770.38 (MB)
[11/25 13:35:59     99s] #
[11/25 13:35:59     99s] #0 inserted nodes are removed
[11/25 13:35:59     99s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/25 13:35:59     99s] ### export design design signature (90): route=1851997822 fixed_route=1851997822 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=686735304 dirty_area=0 del_dirty_area=0 cell=642674414 placement=343944809 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1101192478 sns=1101192478 ppa_info=774666512
[11/25 13:35:59     99s] ### import design signature (91): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1189947427 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/25 13:35:59     99s] #Start Design Signature (0)
[11/25 13:35:59     99s] #Finish Inst Signature in MT(40018259)
[11/25 13:35:59     99s] #Finish Net Signature in MT(41833760)
[11/25 13:35:59     99s] #Finish SNet Signature in MT (72643818)
[11/25 13:35:59     99s] #Run time and memory report for RC extraction:
[11/25 13:35:59     99s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/25 13:35:59     99s] #Run Statistics for snet signature:
[11/25 13:35:59     99s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:59     99s] #   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:59     99s] #Run Statistics for Net Final Signature:
[11/25 13:35:59     99s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:59     99s] #   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:59     99s] #Run Statistics for Net launch:
[11/25 13:35:59     99s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:59     99s] #   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:59     99s] #Run Statistics for Net init_dbsNet_slist:
[11/25 13:35:59     99s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:59     99s] #   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:59     99s] #Run Statistics for net signature:
[11/25 13:35:59     99s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:59     99s] #   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:59     99s] #Run Statistics for inst signature:
[11/25 13:35:59     99s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/25 13:35:59     99s] #   Increased memory =    -0.75 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
[11/25 13:35:59     99s] <CMD> rcOut -spef dist_sort.spef
[11/25 13:35:59     99s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_44EAbA.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3278.469M)
[11/25 13:35:59     99s] Reading RCDB with compressed RC data.
[11/25 13:35:59     99s] RC Out has the following PVT Info:
[11/25 13:35:59     99s]    RC-typical 
[11/25 13:35:59     99s] Dumping Spef file.....
[11/25 13:35:59     99s] Printing D_NET...
[11/25 13:35:59     99s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 3282.5M)
[11/25 13:35:59     99s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/dist_sort_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_44EAbA.rcdb.d/dist_sort.rcdb.d': 642 access done (mem: 3282.469M)
[11/25 13:36:01     99s] <CMD> streamOut dist_sort.gds -mapFile /classes/ece5746/asap7pdk/asap7PDK_e1p5/cdslib/asap7_TechLib_08/asap7_fromAPR_08b.layermap -libName dist_sort -units 4000 -mode ALL
[11/25 13:36:01     99s] Parse flat map file '/classes/ece5746/asap7pdk/asap7PDK_e1p5/cdslib/asap7_TechLib_08/asap7_fromAPR_08b.layermap'
[11/25 13:36:01     99s] Writing GDSII file ...
[11/25 13:36:01     99s] 	****** db unit per micron = 4000 ******
[11/25 13:36:01     99s] 	****** output gds2 file unit per micron = 4000 ******
[11/25 13:36:01     99s] 	****** unit scaling factor = 1 ******
[11/25 13:36:01     99s] Output for instance
[11/25 13:36:01     99s] Output for bump
[11/25 13:36:01     99s] Output for physical terminals
[11/25 13:36:01     99s] Output for logical terminals
[11/25 13:36:01     99s] Output for regular nets
[11/25 13:36:01     99s] Output for special nets and metal fills
[11/25 13:36:01     99s] Convert 0 swires and 0 svias from compressed groups
[11/25 13:36:01     99s] Output for via structure generation total number 5
[11/25 13:36:01     99s] Statistics for GDS generated (version 3)
[11/25 13:36:01     99s] ----------------------------------------
[11/25 13:36:01     99s] Stream Out Layer Mapping Information:
[11/25 13:36:01     99s] GDS Layer Number          GDS Layer Name
[11/25 13:36:01     99s] ----------------------------------------
[11/25 13:36:01     99s]     101                             COMP
[11/25 13:36:01     99s]     235                          DIEAREA
[11/25 13:36:01     99s]     95                                V9
[11/25 13:36:01     99s]     90                                M9
[11/25 13:36:01     99s]     85                                V8
[11/25 13:36:01     99s]     80                                M8
[11/25 13:36:01     99s]     75                                V7
[11/25 13:36:01     99s]     70                                M7
[11/25 13:36:01     99s]     65                                V6
[11/25 13:36:01     99s]     60                                M6
[11/25 13:36:01     99s]     30                                M3
[11/25 13:36:01     99s]     20                                M2
[11/25 13:36:01     99s]     18                                V0
[11/25 13:36:01     99s]     25                                V2
[11/25 13:36:01     99s]     50                                M5
[11/25 13:36:01     99s]     19                                M1
[11/25 13:36:01     99s]     35                                V3
[11/25 13:36:01     99s]     40                                M4
[11/25 13:36:01     99s]     21                                V1
[11/25 13:36:01     99s]     55                                V5
[11/25 13:36:01     99s]     45                                V4
[11/25 13:36:01     99s]     95                               Pad
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Stream Out Information Processed for GDS version 3:
[11/25 13:36:01     99s] Units: 4000 DBU
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Object                             Count
[11/25 13:36:01     99s] ----------------------------------------
[11/25 13:36:01     99s] Instances                           4601
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Ports/Pins                            18
[11/25 13:36:01     99s]     metal layer M1                     8
[11/25 13:36:01     99s]     metal layer M2                    10
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Nets                                2793
[11/25 13:36:01     99s]     metal layer M2                  2067
[11/25 13:36:01     99s]     metal layer M3                   726
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s]     Via Instances                   3739
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Special Nets                         208
[11/25 13:36:01     99s]     metal layer M1                   154
[11/25 13:36:01     99s]     metal layer M2                    54
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s]     Via Instances                    108
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Metal Fills                            0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s]     Via Instances                      0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Metal FillOPCs                         0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s]     Via Instances                      0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Metal FillDRCs                         0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s]     Via Instances                      0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Text                                 360
[11/25 13:36:01     99s]     metal layer M1                   350
[11/25 13:36:01     99s]     metal layer M2                    10
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Blockages                              0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Custom Text                            0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Custom Box                             0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] Trim Metal                             0
[11/25 13:36:01     99s] 
[11/25 13:36:01     99s] ######Streamout is finished!
[11/25 13:38:22     99s] invalid command name "quit"
[11/25 13:38:24     99s] 
[11/25 13:38:24     99s] *** Memory Usage v#1 (Current mem = 3278.469M, initial mem = 844.516M) ***
[11/25 13:38:24     99s] 
[11/25 13:38:24     99s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:38:24     99s] Severity  ID               Count  Summary                                  
[11/25 13:38:24     99s] WARNING   IMPLF-45           196  Macro '%s' has no SITE statement and it ...
[11/25 13:38:24     99s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/25 13:38:24     99s] WARNING   IMPPTN-1235         64  Cannot find pin %s on partition %s       
[11/25 13:38:24     99s] WARNING   IMPPTN-867           5  Found use of %s. This will continue to w...
[11/25 13:38:24     99s] ERROR     IMPPTN-963           1  Either specified pin name for the select...
[11/25 13:38:24     99s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[11/25 13:38:24     99s] ERROR     IMPSYT-6284          1  Failed to open file %s for read.         
[11/25 13:38:24     99s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[11/25 13:38:24     99s] ERROR     IMPSYT-6729          1  %s                                       
[11/25 13:38:24     99s] ERROR     IMPSYT-16038         2  The specified file '%s' could not be fou...
[11/25 13:38:24     99s] WARNING   IMPVL-346          126  Module '%s' is instantiated in the netli...
[11/25 13:38:24     99s] WARNING   IMPDB-2504         126  Unable to find netlist cell in the desig...
[11/25 13:38:24     99s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/25 13:38:24     99s] WARNING   IMPESI-2017         12  There is no coupling capacitance found i...
[11/25 13:38:24     99s] WARNING   IMPVFC-97          584  IO pin %s of net %s has not been assigne...
[11/25 13:38:24     99s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[11/25 13:38:24     99s] WARNING   IMPPP-610          600  The power planner failed to find a match...
[11/25 13:38:24     99s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[11/25 13:38:24     99s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/25 13:38:24     99s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/25 13:38:24     99s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/25 13:38:24     99s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[11/25 13:38:24     99s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[11/25 13:38:24     99s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[11/25 13:38:24     99s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[11/25 13:38:24     99s] WARNING   IMPOPT-576           7  %d nets have unplaced terms.             
[11/25 13:38:24     99s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/25 13:38:24     99s] WARNING   IMPOPT-7293          3  Vt partitioning has found only one parti...
[11/25 13:38:24     99s] WARNING   IMPOPT-7315          5  max transition report needs to use SI tr...
[11/25 13:38:24     99s] WARNING   IMPOPT-665        2380  %s : Net has unplaced terms or is connec...
[11/25 13:38:24     99s] WARNING   IMPOPT-7320          3  Glitch fixing has been disabled since gl...
[11/25 13:38:24     99s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[11/25 13:38:24     99s] WARNING   IMPOPT-7098       1082  WARNING: %s is an undriven net with %d f...
[11/25 13:38:24     99s] ERROR     IMPCCOPT-2004        3  Cannot run %s as no clock trees are defi...
[11/25 13:38:24     99s] WARNING   IMPCCOPT-2033        1  The property %s is obsolete. The value i...
[11/25 13:38:24     99s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[11/25 13:38:24     99s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[11/25 13:38:24     99s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[11/25 13:38:24     99s] WARNING   NRAG-44             12  Track pitch is too small compared with l...
[11/25 13:38:24     99s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[11/25 13:38:24     99s] WARNING   NRDB-778             3  No multicut vias which meet all area rul...
[11/25 13:38:24     99s] WARNING   NRDB-407             2  pitch for %s %s is defined too small, re...
[11/25 13:38:24     99s] WARNING   NRDB-2012            6  The ENCLOSURE statement in layer %s has ...
[11/25 13:38:24     99s] WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
[11/25 13:38:24     99s] WARNING   NREX-80           1364  Net %s does not have a %s pin. It may ha...
[11/25 13:38:24     99s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[11/25 13:38:24     99s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[11/25 13:38:24     99s] WARNING   NRIF-82              1  When route_detail_post_route_swap_via is...
[11/25 13:38:24     99s] WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
[11/25 13:38:24     99s] WARNING   NRIF-91              3  Option setNanoRouteMode -route_top_routi...
[11/25 13:38:24     99s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[11/25 13:38:24     99s] WARNING   IMPTCM-70            1  Option "%s" for command %s is obsolete a...
[11/25 13:38:24     99s] ERROR     IMPIMEX-7327         1  The file '%s' from the init_lef_file var...
[11/25 13:38:24     99s] WARNING   IMPPSP-1501          5  Ignored degenerated net (#pins %u) : %s  
[11/25 13:38:24     99s] WARNING   IMPPSP-1321         20  Removed %d out of boundary tracks from l...
[11/25 13:38:24     99s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[11/25 13:38:24     99s] ERROR     TCLCMD-989           5  cannot open SDC file '%s' for mode '%s'  
[11/25 13:38:24     99s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/25 13:38:24     99s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/25 13:38:24     99s] WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
[11/25 13:38:24     99s] *** Message Summary: 6307 warning(s), 15 error(s)
[11/25 13:38:24     99s] 
[11/25 13:38:24     99s] --- Ending "Innovus" (totcpu=0:01:40, real=0:14:45, mem=3278.5M) ---
