#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  3 09:57:50 2018
# Process ID: 7752
# Current directory: C:/xup/hls/labs/lab4/pynq_block_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11996 C:\xup\hls\labs\lab4\pynq_block_audio\pynq_block_audio.xpr
# Log file: C:/xup/hls/labs/lab4/pynq_block_audio/vivado.log
# Journal file: C:/xup/hls/labs/lab4/pynq_block_audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.xpr
INFO: [Project 1-313] Project file moved from 'D:/HLS_2018.2update/HLS/pynq_block_audio' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/hls/labs/lab4/pynq_block_audio/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 873.227 ; gain = 130.301
open_bd_design {C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 998.391 ; gain = 104.684
update_compile_order -fileset sources_1
set_property name GPIO [get_bd_intf_ports GPIO_0]
set_property name GPIO2 [get_bd_intf_ports GPIO2_0]
set_property name BCLK [get_bd_ports BCLK_0]
set_property name LRCLK [get_bd_ports LRCLK_0]
set_property name SDATA_O [get_bd_ports SDATA_O_0]
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
set_property name IIC_1 [get_bd_intf_ports IIC_1_0]
set_property name FCLK_CLK1 [get_bd_ports FCLK_CLK1_0]
set_property name SDATA_I [get_bd_ports SDATA_I_0]
add_files -fileset constrs_1 -norecurse C:/xup/hls/labs/lab4/audio_constraints.xdc
import_files -fileset constrs_1 C:/xup/hls/labs/lab4/audio_constraints.xdc
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {2} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
make_wrapper -files [get_files C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-927] Following properties on pin /zed_audio_ctrl_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_proc_sys_reset_0_0, cache-ID = 5207c2a8b2e58c38.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_zed_audio_ctrl_0_0, cache-ID = 4223e8bdbdad00c8.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 006a5a1dc0aa045f.
[Fri Aug  3 10:00:52 2018] Launched design_1_axi_gpio_0_0_synth_1, design_1_xbar_0_synth_1, design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_gpio_0_0_synth_1: C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.runs/design_1_xbar_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.runs/synth_1/runme.log
[Fri Aug  3 10:00:53 2018] Launched impl_1...
Run output will be captured here: C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1264.566 ; gain = 120.637
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/hls/labs/lab4/pynq_block_audio/ip_repo'.
set_property  ip_repo_paths  {c:/xup/hls/labs/lab4/pynq_block_audio/ip_repo C:/xup/hls/labs/lab4/fir.prj/solution1/impl/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/hls/labs/lab4/pynq_block_audio/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/hls/labs/lab4/fir.prj/solution1/impl/ip'.
config_ip_cache -import_from_project -use_cache_location D:/HLS_2018.2update/HLS/pynq_block_audio/pynq_block_audio.cache/ip
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_axi_gpio_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_proc_sys_reset_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_processing_system7_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_auto_pc_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_xbar_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_zed_audio_ctrl_0_0
update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
open_bd_design {C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 10:06:30 2018...
