Simulator report for mic1
Mon Oct 20 08:43:24 2025
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.8 us       ;
; Simulation Netlist Size     ; 130 nodes    ;
; Simulation Coverage         ;      28.46 % ;
; Total Number of Transitions ; 133          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                         ; Timing        ;
; Start time                                                                                 ; 0 ns                                                               ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                ;               ;
; Vector input source                                                                        ; C:/Users/Aluno/Sigma/Projeto-Mic-1-main/CONTROL_UNIT_iadd_isub.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                 ; On            ;
; Check outputs                                                                              ; Off                                                                ; Off           ;
; Report simulation coverage                                                                 ; On                                                                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                ; Off           ;
; Detect glitches                                                                            ; Off                                                                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                               ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                          ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                          ; Transport     ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------+
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      28.46 % ;
; Total nodes checked                                 ; 130          ;
; Total output ports checked                          ; 130          ;
; Total output ports with complete 1/0-value coverage ; 37           ;
; Total output ports with no 1/0-value coverage       ; 63           ;
; Total output ports with no 1-value coverage         ; 65           ;
; Total output ports with no 0-value coverage         ; 91           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                    ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |UNIT_CONTROL|CLOCK                                                                                                 ; |UNIT_CONTROL|CLOCK                                                                                                 ; out              ;
; |UNIT_CONTROL|MIR[28]                                                                                               ; |UNIT_CONTROL|MIR[28]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[27]                                                                                               ; |UNIT_CONTROL|MIR[27]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[26]                                                                                               ; |UNIT_CONTROL|MIR[26]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[21]                                                                                               ; |UNIT_CONTROL|MIR[21]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[17]                                                                                               ; |UNIT_CONTROL|MIR[17]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[16]                                                                                               ; |UNIT_CONTROL|MIR[16]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[10]                                                                                               ; |UNIT_CONTROL|MIR[10]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[9]                                                                                                ; |UNIT_CONTROL|MIR[9]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[7]                                                                                                ; |UNIT_CONTROL|MIR[7]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[5]                                                                                                ; |UNIT_CONTROL|MIR[5]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[4]                                                                                                ; |UNIT_CONTROL|MIR[4]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[0]                                                                                                ; |UNIT_CONTROL|MIR[0]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MBR_IN[2]                                                                                             ; |UNIT_CONTROL|MBR_IN[2]                                                                                             ; out              ;
; |UNIT_CONTROL|MPC[1]                                                                                                ; |UNIT_CONTROL|MPC[1]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[0]                                                                                                ; |UNIT_CONTROL|MPC[0]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[1]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[1]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[0]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[0]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[6]~2  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[6]~2  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[5]~4  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[5]~4  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[2]~10 ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[2]~10 ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[1]~13 ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[1]~13 ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[1]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[1]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[0]~15 ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[0]~15 ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[0]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[0]    ; out0             ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a4   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a5   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a7   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a9   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a10  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a16  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a17  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a21  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a26  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a27  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a28  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]        ; portadataout0    ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                    ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |UNIT_CONTROL|write_enable                                                                                          ; |UNIT_CONTROL|write_enable                                                                                          ; pin_out          ;
; |UNIT_CONTROL|inst3                                                                                                 ; |UNIT_CONTROL|inst3                                                                                                 ; regout           ;
; |UNIT_CONTROL|MIR[35]                                                                                               ; |UNIT_CONTROL|MIR[35]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[34]                                                                                               ; |UNIT_CONTROL|MIR[34]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[31]                                                                                               ; |UNIT_CONTROL|MIR[31]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[30]                                                                                               ; |UNIT_CONTROL|MIR[30]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[25]                                                                                               ; |UNIT_CONTROL|MIR[25]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[24]                                                                                               ; |UNIT_CONTROL|MIR[24]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[23]                                                                                               ; |UNIT_CONTROL|MIR[23]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[22]                                                                                               ; |UNIT_CONTROL|MIR[22]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[19]                                                                                               ; |UNIT_CONTROL|MIR[19]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[14]                                                                                               ; |UNIT_CONTROL|MIR[14]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[13]                                                                                               ; |UNIT_CONTROL|MIR[13]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[12]                                                                                               ; |UNIT_CONTROL|MIR[12]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[11]                                                                                               ; |UNIT_CONTROL|MIR[11]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[8]                                                                                                ; |UNIT_CONTROL|MIR[8]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[6]                                                                                                ; |UNIT_CONTROL|MIR[6]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[3]                                                                                                ; |UNIT_CONTROL|MIR[3]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|N                                                                                                     ; |UNIT_CONTROL|N                                                                                                     ; out              ;
; |UNIT_CONTROL|Z                                                                                                     ; |UNIT_CONTROL|Z                                                                                                     ; out              ;
; |UNIT_CONTROL|MBR_IN[7]                                                                                             ; |UNIT_CONTROL|MBR_IN[7]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[6]                                                                                             ; |UNIT_CONTROL|MBR_IN[6]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[5]                                                                                             ; |UNIT_CONTROL|MBR_IN[5]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[4]                                                                                             ; |UNIT_CONTROL|MBR_IN[4]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[3]                                                                                             ; |UNIT_CONTROL|MBR_IN[3]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[1]                                                                                             ; |UNIT_CONTROL|MBR_IN[1]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[0]                                                                                             ; |UNIT_CONTROL|MBR_IN[0]                                                                                             ; out              ;
; |UNIT_CONTROL|MPC[8]                                                                                                ; |UNIT_CONTROL|MPC[8]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[7]                                                                                                ; |UNIT_CONTROL|MPC[7]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[4]                                                                                                ; |UNIT_CONTROL|MPC[4]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[3]                                                                                                ; |UNIT_CONTROL|MPC[3]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[8]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[8]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[7]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[7]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[4]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[4]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[3]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[3]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst5                                                                             ; |UNIT_CONTROL|MPC_generator:inst1|inst5                                                                             ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|inst2                                                                             ; |UNIT_CONTROL|MPC_generator:inst1|inst2                                                                             ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|inst                                                                              ; |UNIT_CONTROL|MPC_generator:inst1|inst                                                                              ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]~0  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]~0  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]~1  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]~1  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]~6  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]~6  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]~7  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]~7  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]~8  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]~8  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]~9  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]~9  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[1]~12 ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[1]~12 ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[0]~14 ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[0]~14 ; out0             ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a3   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a6   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a8   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a11  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a12  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a13  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a14  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a19  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a22  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a23  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a24  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a25  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a30  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a31  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a34  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a35  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]        ; portadataout0    ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                    ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |UNIT_CONTROL|write_enable                                                                                          ; |UNIT_CONTROL|write_enable                                                                                          ; pin_out          ;
; |UNIT_CONTROL|inst3                                                                                                 ; |UNIT_CONTROL|inst3                                                                                                 ; regout           ;
; |UNIT_CONTROL|MIR[35]                                                                                               ; |UNIT_CONTROL|MIR[35]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[34]                                                                                               ; |UNIT_CONTROL|MIR[34]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[33]                                                                                               ; |UNIT_CONTROL|MIR[33]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[32]                                                                                               ; |UNIT_CONTROL|MIR[32]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[31]                                                                                               ; |UNIT_CONTROL|MIR[31]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[30]                                                                                               ; |UNIT_CONTROL|MIR[30]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[29]                                                                                               ; |UNIT_CONTROL|MIR[29]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[25]                                                                                               ; |UNIT_CONTROL|MIR[25]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[24]                                                                                               ; |UNIT_CONTROL|MIR[24]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[23]                                                                                               ; |UNIT_CONTROL|MIR[23]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[22]                                                                                               ; |UNIT_CONTROL|MIR[22]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[20]                                                                                               ; |UNIT_CONTROL|MIR[20]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[19]                                                                                               ; |UNIT_CONTROL|MIR[19]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[18]                                                                                               ; |UNIT_CONTROL|MIR[18]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[15]                                                                                               ; |UNIT_CONTROL|MIR[15]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[14]                                                                                               ; |UNIT_CONTROL|MIR[14]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[13]                                                                                               ; |UNIT_CONTROL|MIR[13]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[12]                                                                                               ; |UNIT_CONTROL|MIR[12]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[11]                                                                                               ; |UNIT_CONTROL|MIR[11]                                                                                               ; pin_out          ;
; |UNIT_CONTROL|MIR[8]                                                                                                ; |UNIT_CONTROL|MIR[8]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[6]                                                                                                ; |UNIT_CONTROL|MIR[6]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[3]                                                                                                ; |UNIT_CONTROL|MIR[3]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[2]                                                                                                ; |UNIT_CONTROL|MIR[2]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MIR[1]                                                                                                ; |UNIT_CONTROL|MIR[1]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|N                                                                                                     ; |UNIT_CONTROL|N                                                                                                     ; out              ;
; |UNIT_CONTROL|Z                                                                                                     ; |UNIT_CONTROL|Z                                                                                                     ; out              ;
; |UNIT_CONTROL|MBR_IN[7]                                                                                             ; |UNIT_CONTROL|MBR_IN[7]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[4]                                                                                             ; |UNIT_CONTROL|MBR_IN[4]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[3]                                                                                             ; |UNIT_CONTROL|MBR_IN[3]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[1]                                                                                             ; |UNIT_CONTROL|MBR_IN[1]                                                                                             ; out              ;
; |UNIT_CONTROL|MBR_IN[0]                                                                                             ; |UNIT_CONTROL|MBR_IN[0]                                                                                             ; out              ;
; |UNIT_CONTROL|MPC[8]                                                                                                ; |UNIT_CONTROL|MPC[8]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[7]                                                                                                ; |UNIT_CONTROL|MPC[7]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[6]                                                                                                ; |UNIT_CONTROL|MPC[6]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[5]                                                                                                ; |UNIT_CONTROL|MPC[5]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[4]                                                                                                ; |UNIT_CONTROL|MPC[4]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[3]                                                                                                ; |UNIT_CONTROL|MPC[3]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC[2]                                                                                                ; |UNIT_CONTROL|MPC[2]                                                                                                ; pin_out          ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[8]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[8]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[7]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[7]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[6]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[6]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[5]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[5]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[4]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[4]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[3]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[3]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst1[2]                                                                          ; |UNIT_CONTROL|MPC_generator:inst1|inst1[2]                                                                          ; regout           ;
; |UNIT_CONTROL|MPC_generator:inst1|inst5                                                                             ; |UNIT_CONTROL|MPC_generator:inst1|inst5                                                                             ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|inst2                                                                             ; |UNIT_CONTROL|MPC_generator:inst1|inst2                                                                             ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|inst                                                                              ; |UNIT_CONTROL|MPC_generator:inst1|inst                                                                              ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]~0  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]~0  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]~1  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]~1  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[6]~3  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[6]~3  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[6]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[6]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[5]~5  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[5]~5  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[5]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[5]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]~6  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]~6  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]~7  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]~7  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]~8  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]~8  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]~9  ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]~9  ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[2]~11 ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[2]~11 ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[2]    ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[2]    ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[1]~12 ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[1]~12 ; out0             ;
; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[0]~14 ; |UNIT_CONTROL|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[0]~14 ; out0             ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a1   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a2   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a3   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a6   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a8   ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]         ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a11  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a12  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a13  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a14  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a15  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a19  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a20  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a22  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a23  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a24  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a25  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a29  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a30  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a31  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a32  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a33  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a34  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]        ; portadataout0    ;
; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a35  ; |UNIT_CONTROL|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]        ; portadataout0    ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Oct 20 08:43:24 2025
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Info (324025): Using vector source file "C:/Users/Aluno/Sigma/Projeto-Mic-1-main/CONTROL_UNIT_iadd_isub.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      28.46 %
Info (328052): Number of transitions in simulation is 133
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Mon Oct 20 08:43:24 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


