{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498679846247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498679846250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 16:57:26 2017 " "Processing started: Wed Jun 28 16:57:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498679846250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679846250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679846251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498679847142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../Reset_Delay.v" "" { Text "D:/Processor/J17/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/tela_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/tela_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tela_LCD " "Found entity 1: tela_LCD" {  } { { "../tela_LCD.v" "" { Text "D:/Processor/J17/tela_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/lcdlab3.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/lcdlab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab3 " "Found entity 1: lcdlab3" {  } { { "../lcdlab3.v" "" { Text "D:/Processor/J17/lcdlab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file /processor/j17/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862641 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../BCD.v" "" { Text "D:/Processor/J17/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce.v" "" { Text "D:/Processor/J17/debounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862646 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "J17.v(88) " "Verilog HDL Module Instantiation warning at J17.v(88): ignored dangling comma in List of Port Connections" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1498679862648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/j17.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/j17.v" { { "Info" "ISGN_ENTITY_NAME" "1 J17 " "Found entity 1: J17" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/if.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Processor/J17/RAM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679862652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679862652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_0 tela_LCD.v(35) " "Verilog HDL Implicit Net warning at tela_LCD.v(35): created implicit net for \"GPIO_0\"" {  } { { "../tela_LCD.v" "" { Text "D:/Processor/J17/tela_LCD.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679862652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_1 tela_LCD.v(35) " "Verilog HDL Implicit Net warning at tela_LCD.v(35): created implicit net for \"GPIO_1\"" {  } { { "../tela_LCD.v" "" { Text "D:/Processor/J17/tela_LCD.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679862652 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "J17.v(35) " "Verilog HDL Instantiation warning at J17.v(35): instance has no name" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498679862655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "J17 " "Elaborating entity \"J17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498679862712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 J17.v(25) " "Verilog HDL assignment warning at J17.v(25): truncated value with size 32 to match size of target (18)" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498679862713 "|J17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:comb_73 " "Elaborating entity \"debounce\" for hierarchy \"debounce:comb_73\"" {  } { { "../J17.v" "comb_73" { Text "D:/Processor/J17/J17.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679862714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 debounce.v(54) " "Verilog HDL assignment warning at debounce.v(54): truncated value with size 32 to match size of target (11)" {  } { { "../debounce.v" "" { Text "D:/Processor/J17/debounce.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498679862715 "|J17|debounce:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:ControlUnit " "Elaborating entity \"UC\" for hierarchy \"UC:ControlUnit\"" {  } { { "../J17.v" "ControlUnit" { Text "D:/Processor/J17/J17.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679862715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:DataPath " "Elaborating entity \"DP\" for hierarchy \"DP:DataPath\"" {  } { { "../J17.v" "DataPath" { Text "D:/Processor/J17/J17.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679862716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "43 32 DP.v(68) " "Verilog HDL assignment warning at DP.v(68): truncated value with size 43 to match size of target (32)" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498679862782 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.data_a 0 DP.v(52) " "Net \"list.data_a\" at DP.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498679862884 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.waddr_a 0 DP.v(52) " "Net \"list.waddr_a\" at DP.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498679862884 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.we_a 0 DP.v(52) " "Net \"list.we_a\" at DP.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498679862884 "|J17|DP:DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tela_LCD tela_LCD:LCD " "Elaborating entity \"tela_LCD\" for hierarchy \"tela_LCD:LCD\"" {  } { { "../J17.v" "LCD" { Text "D:/Processor/J17/J17.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679863321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD tela_LCD:LCD\|BCD:BCD1 " "Elaborating entity \"BCD\" for hierarchy \"tela_LCD:LCD\|BCD:BCD1\"" {  } { { "../tela_LCD.v" "BCD1" { Text "D:/Processor/J17/tela_LCD.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679863323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(21) " "Verilog HDL assignment warning at BCD.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../BCD.v" "" { Text "D:/Processor/J17/BCD.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498679863324 "|J17|tela_LCD:LCD|BCD:BCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(19) " "Verilog HDL assignment warning at BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../BCD.v" "" { Text "D:/Processor/J17/BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498679863324 "|J17|tela_LCD:LCD|BCD:BCD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdlab3 tela_LCD:LCD\|lcdlab3:lcd " "Elaborating entity \"lcdlab3\" for hierarchy \"tela_LCD:LCD\|lcdlab3:lcd\"" {  } { { "../tela_LCD.v" "lcd" { Text "D:/Processor/J17/tela_LCD.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679863326 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST lcdlab3.v(29) " "Verilog HDL or VHDL warning at lcdlab3.v(29): object \"RST\" assigned a value but never read" {  } { { "../lcdlab3.v" "" { Text "D:/Processor/J17/lcdlab3.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498679863327 "|J17|tela_LCD:LCD|lcdlab3:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay tela_LCD:LCD\|lcdlab3:lcd\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"tela_LCD:LCD\|lcdlab3:lcd\|Reset_Delay:r0\"" {  } { { "../lcdlab3.v" "r0" { Text "D:/Processor/J17/lcdlab3.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679863328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\"" {  } { { "../lcdlab3.v" "u1" { Text "D:/Processor/J17/lcdlab3.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679863330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "../LCD_Display.v" "u1" { Text "D:/Processor/J17/LCD_Display.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679863334 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 38 D:/Processor/J17/Quartus/db/J17.ram0_DP_8a5.hdl.mif " "Memory depth (64) in the design file differs from memory depth (38) in the Memory Initialization File \"D:/Processor/J17/Quartus/db/J17.ram0_DP_8a5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1498679865078 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DP:DataPath\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DP:DataPath\|Mod0\"" {  } { { "../DP.v" "Mod0" { Text "D:/Processor/J17/DP.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679866543 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DP:DataPath\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP:DataPath\|Mult0\"" {  } { { "../DP.v" "Mult0" { Text "D:/Processor/J17/DP.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679866543 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DP:DataPath\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DP:DataPath\|Div0\"" {  } { { "../DP.v" "Div0" { Text "D:/Processor/J17/DP.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679866543 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498679866543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DP:DataPath\|lpm_divide:Mod0\"" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679866604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|lpm_divide:Mod0 " "Instantiated megafunction \"DP:DataPath\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866604 ""}  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498679866604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/Processor/J17/Quartus/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679866670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679866670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Processor/J17/Quartus/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679866683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679866683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Processor/J17/Quartus/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679866786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679866786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Processor/J17/Quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679866859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679866859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Processor/J17/Quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679866907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679866907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DP:DataPath\|lpm_mult:Mult0\"" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679866936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|lpm_mult:Mult0 " "Instantiated megafunction \"DP:DataPath\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866936 ""}  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498679866936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679866980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679866980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DP:DataPath\|lpm_divide:Div0\"" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679866988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|lpm_divide:Div0 " "Instantiated megafunction \"DP:DataPath\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498679866988 ""}  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498679866988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/Processor/J17/Quartus/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498679867033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679867033 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 102 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679867268 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 102 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679867268 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1498679867268 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1498679867268 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498679868136 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1498679868204 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1498679868204 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679871764 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679871764 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679871764 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679871764 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679871764 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679871764 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679871764 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"tela_LCD:LCD\|lcdlab3:lcd\|LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "../LCD_Display.v" "" { Text "D:/Processor/J17/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498679871764 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498679871764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498679871764 "|J17|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498679871764 "|J17|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498679871764 "|J17|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498679871764 "|J17|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498679871764 "|J17|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498679871764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498679872011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498679879210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498679880418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498679880418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4375 " "Implemented 4375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498679881029 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498679881029 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1498679881029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4309 " "Implemented 4309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498679881029 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1498679881029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498679881029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498679881105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 16:58:01 2017 " "Processing ended: Wed Jun 28 16:58:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498679881105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498679881105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498679881105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498679881105 ""}
