<div id="pf50" class="pf w0 h0" data-page-no="50"><div class="pc pc50 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg50.png"/><div class="t m0 x94 h6 y5f5 ff1 fs3 fc0 sc0 ls0 ws0">ADC Channel</div><div class="t m0 x8b h37 y5f6 ff1 fs3 fc0 sc0 ls0 ws1df">(SC1n[ADCH]) <span class="ws0 va">Channel<span class="_ _f0"> </span>Input signal</span></div><div class="t m0 xa5 h37 y5f6 ff1 fs3 fc0 sc0 ls0 ws0">(SC1n[DIFF]= 1)<span class="_ _ab"> </span><span class="va">Input signal</span></div><div class="t m0 xd5 h6 y5f6 ff1 fs3 fc0 sc0 ls0 ws0">(SC1n[DIFF]= 0)</div><div class="t m0 x89 h7 y5f7 ff2 fs4 fc0 sc0 ls0 ws1e1">01011<span class="_ _89"> </span>AD11<span class="_ _f1"> </span>Reserved ADC0_SE11</div><div class="t m0 x89 h7 y5f8 ff2 fs4 fc0 sc0 ls0 ws1e0">01100<span class="_ _89"> </span>AD12<span class="_ _f1"> </span>Reserved ADC0_SE12</div><div class="t m0 x89 h7 y5f9 ff2 fs4 fc0 sc0 ls0 ws1e0">01101<span class="_ _89"> </span>AD13<span class="_ _f1"> </span>Reserved ADC0_SE13</div><div class="t m0 x89 h7 y5fa ff2 fs4 fc0 sc0 ls0 ws1e0">01110<span class="_ _89"> </span>AD14<span class="_ _f1"> </span>Reserved ADC0_SE14</div><div class="t m0 x89 h7 y5fb ff2 fs4 fc0 sc0 ls0 ws1e0">01111<span class="_ _89"> </span>AD15<span class="_ _f1"> </span>Reserved ADC0_SE15</div><div class="t m0 x89 h7 y5fc ff2 fs4 fc0 sc0 ls0 ws1e0">10000<span class="_ _89"> </span>AD16<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y5fd ff2 fs4 fc0 sc0 ls0 ws1e0">10001<span class="_ _89"> </span>AD17<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y5fe ff2 fs4 fc0 sc0 ls0 ws1e0">10010<span class="_ _89"> </span>AD18<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y5ff ff2 fs4 fc0 sc0 ls0 ws1e0">10011<span class="_ _89"> </span>AD19<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y600 ff2 fs4 fc0 sc0 ls0 ws1e0">10100<span class="_ _89"> </span>AD20<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y601 ff2 fs4 fc0 sc0 ls0 ws1e0">10101<span class="_ _89"> </span>AD21<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y602 ff2 fs4 fc0 sc0 ls0 ws1e0">10110<span class="_ _89"> </span>AD22<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y603 ff2 fs4 fc0 sc0 ls0 ws0">10111<span class="_ _89"> </span>AD23<span class="_ _f1"> </span>Reserved<span class="_ _f2"> </span>12-bit DAC0 Output/</div><div class="t m0 x76 h7 y604 ff2 fs4 fc0 sc0 ls0">ADC0_SE23</div><div class="t m0 x89 h7 y605 ff2 fs4 fc0 sc0 ls0 ws1e0">11000<span class="_ _89"> </span>AD24<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y606 ff2 fs4 fc0 sc0 ls0 ws1e0">11001<span class="_ _89"> </span>AD25<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y607 ff2 fs4 fc0 sc0 ls0 ws0">11010<span class="_ _89"> </span>AD26<span class="_ _f1"> </span>Temperature Sensor (Diff)<span class="_ _f3"> </span>Temperature Sensor (S.E)</div><div class="t m0 x89 h17 y608 ff2 fs4 fc0 sc0 ls0 ws0">11011<span class="_ _89"> </span>AD27<span class="_ _f1"> </span>Bandgap (Diff)<span class="fs9 fc1 ls192 v4">2</span>Bandgap (S.E)<span class="fs9 fc1 v4">2</span></div><div class="t m0 x89 h7 y609 ff2 fs4 fc0 sc0 ls0 ws1e0">11100<span class="_ _89"> </span>AD28<span class="_ _f1"> </span>Reserved Reserved</div><div class="t m0 x89 h7 y60a ff2 fs4 fc0 sc0 ls0 ws0">11101<span class="_ _89"> </span>AD29<span class="_ _f1"> </span>-VREFH (Diff)<span class="_ _7a"> </span>VREFH (S.E)</div><div class="t m0 x89 h7 y60b ff2 fs4 fc0 sc0 ls0 ws1e0">11110<span class="_ _89"> </span>AD30<span class="_ _f1"> </span>Reserved VREFL</div><div class="t m0 x89 h7 y60c ff2 fs4 fc0 sc0 ls0 ws0">11111<span class="_ _89"> </span>AD31<span class="_ _f1"> </span>Module Disabled<span class="_ _63"> </span>Module Disabled</div><div class="t m0 x9 h7 y60d ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>ADCx_CFG2[MUXSEL] bit selects between ADCx_SEn channels a and b. Refer to MUXSEL description in ADC chapter</div><div class="t m0 x52 h7 y60e ff2 fs4 fc0 sc0 ls0 ws0">for details.</div><div class="t m0 x9 h7 y60f ff2 fs4 fc0 sc0 ls0 ws0">2.<span class="_ _68"> </span>This is the PMC bandgap 1V reference voltage. Prior to reading from this ADC channel, ensure that you enable the</div><div class="t m0 x52 h7 y610 ff2 fs4 fc0 sc0 ls0 ws0">bandgap buffer by setting the PMC_REGSC[BGBE] bit. Refer to the device data sheet for the bandgap voltage (V<span class="fs9 ws1a4 vb">BG</span>)</div><div class="t m0 x52 h7 y611 ff2 fs4 fc0 sc0 ls0">specification.</div><div class="t m0 x9 h1b y612 ff1 fsc fc0 sc0 ls0 ws0">3.7.1.4<span class="_ _b"> </span>ADC Analog Supply and Reference Connections</div><div class="t m0 x9 hf y613 ff3 fs5 fc0 sc0 ls0 ws0">This device includes dedicated VDDA and VSSA pins.</div><div class="t m0 x9 hf y614 ff3 fs5 fc0 sc0 ls0 ws0">This device contains separate VREFH and VREFL pins on 48-pin and higher devices.</div><div class="t m0 x9 hf y615 ff3 fs5 fc0 sc0 ls0 ws0">These pins are internally connected to VDDA and VSSA respectively, on 32-pin devices.</div><div class="t m0 x9 h1b y616 ff1 fsc fc0 sc0 ls0 ws0">3.7.1.5<span class="_ _b"> </span>ADC Reference Options</div><div class="t m0 x9 hf y617 ff3 fs5 fc0 sc0 ls0 ws0">The ADC supports the following references:</div><div class="t m0 x33 hf y618 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>VREFH/VREFL - connected as the primary reference option</div><div class="t m0 x33 hf y619 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>VDDA - connected as the V<span class="fs8 ws198 vc">ALT</span> reference option</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Analog</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">80<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf50" data-dest-detail='[80,"XYZ",null,321.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:368.273000px;bottom:429.391000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf50" data-dest-detail='[80,"XYZ",null,321.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:495.281000px;bottom:429.391000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf50" data-dest-detail='[80,"XYZ",null,321.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:495.281000px;bottom:429.391000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
