// Seed: 318776286
module module_0 #(
    parameter id_13 = 32'd19,
    parameter id_18 = 32'd40,
    parameter id_8  = 32'd29
) (
    output tri1 id_0,
    output tri0 id_1,
    input wor id_2
    , _id_8,
    output supply0 id_3
    , id_9,
    output wire id_4,
    input tri0 id_5,
    output wire id_6
);
  wire  id_10  ,  id_11  ,  id_12  ,  _id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  _id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  wire [1 : id_8  #  (
      .  id_18(  -1  ),
      .  id_13(  1  )
)] id_24;
  logic id_25;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1
);
  tri0 id_3 = id_3;
  assign id_3 = -1 && -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign id_1 = 1;
  logic id_4;
  ;
  assign id_4[-1] = -1;
endmodule
