Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Mon Apr 23 21:24:25 2018
| Host         : ZJQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_8lights_control_sets_placed.rpt
| Design       : led_8lights
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+---------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+---------------+---------------------+------------------+----------------+
|  clock_IBUF_BUFG |               |                     |                1 |              1 |
|  U1/clk_sys      |               | U0/count[2]_i_2_n_0 |                1 |              3 |
|  clock_IBUF_BUFG |               | U1/clear            |                7 |             26 |
+------------------+---------------+---------------------+------------------+----------------+


