Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Wed Dec 18 16:53:14 2024
| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
| Design       : KC705_top
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   290 |
|    Minimum number of control sets                        |   290 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   833 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   290 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |    70 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     4 |
| >= 16              |   121 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3521 |          963 |
| No           | No                    | Yes                    |             142 |           49 |
| No           | Yes                   | No                     |             652 |          267 |
| Yes          | No                    | No                     |            1509 |          490 |
| Yes          | No                    | Yes                    |             130 |           31 |
| Yes          | Yes                   | No                     |             693 |          182 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                             | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_sys_BUFG                                         | vio_misc_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                      | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[6]                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/PROBE_IN_INST/read_done                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/Read_int_i_5                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_sys_BUFG                                         | vio_rx_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[6]                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                     | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                                 | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                 |                4 |              4 |         1.00 |
|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                             | vio_DRP_settings/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                                                                                                   | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_IN_INST/read_done                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/PROBE_IN_INST/addr_count[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                   |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/init_wait_count                                                                                                                                                                                      | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                 |                2 |              6 |         3.00 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/init_wait_count                                                                                                                                                                                      | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                2 |              6 |         3.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                         |                3 |              6 |         2.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_1[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg[0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              7 |         7.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                  |                1 |              7 |         7.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                              | ila_data_inout/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                          |                3 |              7 |         2.33 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                              | ila_data_inout/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_time_cnt[6]_i_1_n_0                                                                                                                                                            |                3 |              7 |         2.33 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sel                                                                                                                                                                                                  | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_time_cnt[6]_i_1__0_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                                                        | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/common_reset_i/init_wait_count[7]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[7]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                                                                           | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                 |                7 |              9 |         1.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |              9 |         1.00 |
|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                           | ila_data_inout/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                             |                2 |             10 |         5.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                7 |             11 |         1.57 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/SR[0]                                                                                                                                                                               |                4 |             11 |         2.75 |
|  clk_sys_BUFG                                         | vio_rx_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  clk_sys_BUFG                                         | vio_rx_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                6 |             13 |         2.17 |
|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                                      | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                                     |                4 |             13 |         3.25 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_tx_settings/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                   |                2 |             13 |         6.50 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |                8 |             14 |         1.75 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                6 |             15 |         2.50 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/clear                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_sys_BUFG                                         | vio_DRP_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_sys_BUFG                                         | vio_tx_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_sys_BUFG                                         | vio_rx_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_sys_BUFG                                         | vio_misc_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  clk_sys_BUFG                                         | vio_rx_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                8 |             16 |         2.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                               | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_counter                                                                                                                                                                                     | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/reset_time_out                                                                                                                                                                      |                5 |             17 |         3.40 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_counter                                                                                                                                                                                     | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                              |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/PROBE_IN_INST/read_done                                                                                                                                                                                          |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_count                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_count_reset                                                                                                                                                                   |                5 |             18 |         3.60 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                7 |             27 |         3.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  clk_sys_BUFG                                         | vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                                  | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |               12 |             34 |         2.83 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  clk_sys_BUFG                                         | vio_tx_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |               12 |             38 |         3.17 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             38 |         2.11 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             53 |         3.79 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |               33 |             66 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             75 |         2.50 |
|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               29 |            103 |         3.55 |
|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              926 |           3483 |         3.76 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


