{"Source Block": ["oh/xilibs/hdl/ODDR.v@33:41@HdlStmAssign", "     if (R)\n       Q2 <= 1'b0;\n     else\n       Q2 <= D2;\n   \n   assign Q = C ? Q1 : Q2;\n      \nendmodule // ODDR\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[38, "   assign Q = C ? Q1 : Q2;\n"]], "Add": [[38, "   always @ (negedge C)\n"], [38, "     Q2_reg <= Q2;\n"], [38, "   assign Q = C ? Q1 : Q2_reg;\n"]]}}