DSCH 2.7a
VERSION 12/12/2019 12:17:23 PM
BB(10,-94,219,119)
SYM  #button1
BB(196,-94,204,-85)
TITLE 200 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(197,-93,6,6,r)
VIS 1
PIN(200,-85,0.000,0.000)A3
LIG(200,-86,200,-85)
LIG(196,-94,204,-94)
LIG(196,-86,196,-94)
LIG(204,-86,196,-86)
LIG(204,-94,204,-86)
LIG(197,-93,203,-93)
LIG(197,-87,197,-93)
LIG(203,-87,197,-87)
LIG(203,-93,203,-87)
FSYM
SYM  #button2
BB(186,-94,194,-85)
TITLE 190 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(187,-93,6,6,r)
VIS 1
PIN(190,-85,0.000,0.000)A2
LIG(190,-86,190,-85)
LIG(186,-94,194,-94)
LIG(186,-86,186,-94)
LIG(194,-86,186,-86)
LIG(194,-94,194,-86)
LIG(187,-93,193,-93)
LIG(187,-87,187,-93)
LIG(193,-87,187,-87)
LIG(193,-93,193,-87)
FSYM
SYM  #button3
BB(176,-94,184,-85)
TITLE 180 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(177,-93,6,6,r)
VIS 1
PIN(180,-85,0.000,0.000)A1
LIG(180,-86,180,-85)
LIG(176,-94,184,-94)
LIG(176,-86,176,-94)
LIG(184,-86,176,-86)
LIG(184,-94,184,-86)
LIG(177,-93,183,-93)
LIG(177,-87,177,-93)
LIG(183,-87,177,-87)
LIG(183,-93,183,-87)
FSYM
SYM  #button4
BB(166,-94,174,-85)
TITLE 170 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(167,-93,6,6,r)
VIS 1
PIN(170,-85,0.000,0.000)A0
LIG(170,-86,170,-85)
LIG(166,-94,174,-94)
LIG(166,-86,166,-94)
LIG(174,-86,166,-86)
LIG(174,-94,174,-86)
LIG(167,-93,173,-93)
LIG(167,-87,167,-93)
LIG(173,-87,167,-87)
LIG(173,-93,173,-87)
FSYM
SYM  #button5
BB(156,-94,164,-85)
TITLE 160 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(157,-93,6,6,r)
VIS 1
PIN(160,-85,0.000,0.000)B3
LIG(160,-86,160,-85)
LIG(156,-94,164,-94)
LIG(156,-86,156,-94)
LIG(164,-86,156,-86)
LIG(164,-94,164,-86)
LIG(157,-93,163,-93)
LIG(157,-87,157,-93)
LIG(163,-87,157,-87)
LIG(163,-93,163,-87)
FSYM
SYM  #button6
BB(146,-94,154,-85)
TITLE 150 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(147,-93,6,6,r)
VIS 1
PIN(150,-85,0.000,0.000)B2
LIG(150,-86,150,-85)
LIG(146,-94,154,-94)
LIG(146,-86,146,-94)
LIG(154,-86,146,-86)
LIG(154,-94,154,-86)
LIG(147,-93,153,-93)
LIG(147,-87,147,-93)
LIG(153,-87,147,-87)
LIG(153,-93,153,-87)
FSYM
SYM  #button7
BB(136,-94,144,-85)
TITLE 140 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(137,-93,6,6,r)
VIS 1
PIN(140,-85,0.000,0.000)B1
LIG(140,-86,140,-85)
LIG(136,-94,144,-94)
LIG(136,-86,136,-94)
LIG(144,-86,136,-86)
LIG(144,-94,144,-86)
LIG(137,-93,143,-93)
LIG(137,-87,137,-93)
LIG(143,-87,137,-87)
LIG(143,-93,143,-87)
FSYM
SYM  #button8
BB(126,-94,134,-85)
TITLE 130 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(127,-93,6,6,r)
VIS 1
PIN(130,-85,0.000,0.000)B0
LIG(130,-86,130,-85)
LIG(126,-94,134,-94)
LIG(126,-86,126,-94)
LIG(134,-86,126,-86)
LIG(134,-94,134,-86)
LIG(127,-93,133,-93)
LIG(127,-87,127,-93)
LIG(133,-87,127,-87)
LIG(133,-93,133,-87)
FSYM
SYM  #light3
BB(146,103,160,109)
TITLE 146 105  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(155,104,4,4,r)
VIS 1
PIN(145,105,0.000,0.000)Y1
LIG(154,108,159,108)
LIG(159,108,160,107)
LIG(159,104,154,104)
LIG(149,107,152,107)
LIG(149,106,149,109)
LIG(147,106,149,108)
LIG(147,107,149,109)
LIG(152,103,152,109)
LIG(152,105,145,105)
LIG(154,103,152,103)
LIG(154,109,154,103)
LIG(152,109,154,109)
LIG(160,105,159,104)
LIG(160,107,160,105)
FSYM
SYM  #light2
BB(146,93,160,99)
TITLE 146 95  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(155,94,4,4,r)
VIS 1
PIN(145,95,0.000,0.000)Y2
LIG(154,98,159,98)
LIG(159,98,160,97)
LIG(159,94,154,94)
LIG(149,97,152,97)
LIG(149,96,149,99)
LIG(147,96,149,98)
LIG(147,97,149,99)
LIG(152,93,152,99)
LIG(152,95,145,95)
LIG(154,93,152,93)
LIG(154,99,154,93)
LIG(152,99,154,99)
LIG(160,95,159,94)
LIG(160,97,160,95)
FSYM
SYM  #XOR
BB(85,-5,115,15)
TITLE 117 5  #XOR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(90,0,20,10,r)
VIS 5
PIN(95,-5,0.000,0.000)in1
PIN(105,-5,0.000,0.000)in2
PIN(105,15,0.060,0.350)out1
LIG(95,-5,95,0)
LIG(105,-5,105,0)
LIG(105,10,105,15)
LIG(110,0,90,0)
LIG(110,0,110,10)
LIG(110,10,90,10)
LIG(90,10,90,0)
VLG   module XOR( in1,in2,out1);
VLG    input in1,in2;
VLG    output out1;
VLG    pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG    nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG    nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG    not #(34) inverter(w1,in1);
VLG    not #(34) inverter(w6,in2);
VLG    not #(27) inverter(out1,w5);
VLG    pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG    nmos #(30) nmos_in2(w1,vss,in1); //  
VLG    pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG    nmos #(30) nmos_in4(w6,vss,in2); //  
VLG    pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG    nmos #(23) nmos_in6(out1,vss,w5); //  
VLG   endmodule
FSYM
SYM  #light1
BB(146,83,160,89)
TITLE 146 85  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(155,84,4,4,r)
VIS 1
PIN(145,85,0.000,0.000)Y3
LIG(154,88,159,88)
LIG(159,88,160,87)
LIG(159,84,154,84)
LIG(149,87,152,87)
LIG(149,86,149,89)
LIG(147,86,149,88)
LIG(147,87,149,89)
LIG(152,83,152,89)
LIG(152,85,145,85)
LIG(154,83,152,83)
LIG(154,89,154,83)
LIG(152,89,154,89)
LIG(160,85,159,84)
LIG(160,87,160,85)
FSYM
SYM  #button9
BB(211,-94,219,-85)
TITLE 215 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(212,-93,6,6,r)
VIS 1
PIN(215,-85,0.000,0.000)Enable
LIG(215,-86,215,-85)
LIG(211,-94,219,-94)
LIG(211,-86,211,-94)
LIG(219,-86,211,-86)
LIG(219,-94,219,-86)
LIG(212,-93,218,-93)
LIG(212,-87,212,-93)
LIG(218,-87,212,-87)
LIG(218,-93,218,-87)
FSYM
SYM  #enable
BB(10,40,40,60)
TITLE 42 50  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(15,45,20,10,r)
VIS 5
PIN(30,40,0.000,0.000)Input
PIN(20,40,0.000,0.000)En
PIN(30,60,0.060,0.210)Output
LIG(30,40,30,45)
LIG(20,40,20,45)
LIG(30,55,30,60)
LIG(35,45,15,45)
LIG(35,45,35,55)
LIG(35,55,15,55)
LIG(15,55,15,45)
VLG    module enable( Input,En,Output);
VLG     input Input,En;
VLG     output Output;
VLG     pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG     nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG     nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG     pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG     not #(10) inv(w6,En);
VLG     nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG     pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG    endmodule
FSYM
SYM  #enable
BB(35,40,65,60)
TITLE 67 50  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(40,45,20,10,r)
VIS 5
PIN(55,40,0.000,0.000)Input
PIN(45,40,0.000,0.000)En
PIN(55,60,0.060,0.210)Output
LIG(55,40,55,45)
LIG(45,40,45,45)
LIG(55,55,55,60)
LIG(60,45,40,45)
LIG(60,45,60,55)
LIG(60,55,40,55)
LIG(40,55,40,45)
VLG    module enable( Input,En,Output);
VLG     input Input,En;
VLG     output Output;
VLG     pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG     nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG     nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG     pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG     not #(10) inv(w6,En);
VLG     nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG     pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG    endmodule
FSYM
SYM  #enable
BB(60,40,90,60)
TITLE 92 50  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(65,45,20,10,r)
VIS 5
PIN(80,40,0.000,0.000)Input
PIN(70,40,0.000,0.000)En
PIN(80,60,0.060,0.210)Output
LIG(80,40,80,45)
LIG(70,40,70,45)
LIG(80,55,80,60)
LIG(85,45,65,45)
LIG(85,45,85,55)
LIG(85,55,65,55)
LIG(65,55,65,45)
VLG    module enable( Input,En,Output);
VLG     input Input,En;
VLG     output Output;
VLG     pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG     nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG     nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG     pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG     not #(10) inv(w6,En);
VLG     nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG     pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG    endmodule
FSYM
SYM  #enable
BB(85,40,115,60)
TITLE 117 50  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(90,45,20,10,r)
VIS 5
PIN(105,40,0.000,0.000)Input
PIN(95,40,0.000,0.000)En
PIN(105,60,0.060,0.210)Output
LIG(105,40,105,45)
LIG(95,40,95,45)
LIG(105,55,105,60)
LIG(110,45,90,45)
LIG(110,45,110,55)
LIG(110,55,90,55)
LIG(90,55,90,45)
VLG    module enable( Input,En,Output);
VLG     input Input,En;
VLG     output Output;
VLG     pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG     nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG     nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG     pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG     not #(10) inv(w6,En);
VLG     nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG     pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG    endmodule
FSYM
SYM  #light4
BB(146,113,160,119)
TITLE 146 115  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(155,114,4,4,r)
VIS 1
PIN(145,115,0.000,0.000)Y0
LIG(154,118,159,118)
LIG(159,118,160,117)
LIG(159,114,154,114)
LIG(149,117,152,117)
LIG(149,116,149,119)
LIG(147,116,149,118)
LIG(147,117,149,119)
LIG(152,113,152,119)
LIG(152,115,145,115)
LIG(154,113,152,113)
LIG(154,119,154,113)
LIG(152,119,154,119)
LIG(160,115,159,114)
LIG(160,117,160,115)
FSYM
SYM  #XOR
BB(60,-5,90,15)
TITLE 92 5  #XOR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(65,0,20,10,r)
VIS 5
PIN(70,-5,0.000,0.000)in1
PIN(80,-5,0.000,0.000)in2
PIN(80,15,0.060,0.350)out1
LIG(70,-5,70,0)
LIG(80,-5,80,0)
LIG(80,10,80,15)
LIG(85,0,65,0)
LIG(85,0,85,10)
LIG(85,10,65,10)
LIG(65,10,65,0)
VLG   module XOR( in1,in2,out1);
VLG    input in1,in2;
VLG    output out1;
VLG    pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG    nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG    nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG    not #(34) inverter(w1,in1);
VLG    not #(34) inverter(w6,in2);
VLG    not #(27) inverter(out1,w5);
VLG    pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG    nmos #(30) nmos_in2(w1,vss,in1); //  
VLG    pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG    nmos #(30) nmos_in4(w6,vss,in2); //  
VLG    pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG    nmos #(23) nmos_in6(out1,vss,w5); //  
VLG   endmodule
FSYM
SYM  #XOR
BB(35,-5,65,15)
TITLE 67 5  #XOR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(40,0,20,10,r)
VIS 5
PIN(45,-5,0.000,0.000)in1
PIN(55,-5,0.000,0.000)in2
PIN(55,15,0.060,0.350)out1
LIG(45,-5,45,0)
LIG(55,-5,55,0)
LIG(55,10,55,15)
LIG(60,0,40,0)
LIG(60,0,60,10)
LIG(60,10,40,10)
LIG(40,10,40,0)
VLG   module XOR( in1,in2,out1);
VLG    input in1,in2;
VLG    output out1;
VLG    pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG    nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG    nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG    not #(34) inverter(w1,in1);
VLG    not #(34) inverter(w6,in2);
VLG    not #(27) inverter(out1,w5);
VLG    pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG    nmos #(30) nmos_in2(w1,vss,in1); //  
VLG    pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG    nmos #(30) nmos_in4(w6,vss,in2); //  
VLG    pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG    nmos #(23) nmos_in6(out1,vss,w5); //  
VLG   endmodule
FSYM
SYM  #XOR
BB(10,-5,40,15)
TITLE 42 5  #XOR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(15,0,20,10,r)
VIS 5
PIN(20,-5,0.000,0.000)in1
PIN(30,-5,0.000,0.000)in2
PIN(30,15,0.060,0.350)out1
LIG(20,-5,20,0)
LIG(30,-5,30,0)
LIG(30,10,30,15)
LIG(35,0,15,0)
LIG(35,0,35,10)
LIG(35,10,15,10)
LIG(15,10,15,0)
VLG   module XOR( in1,in2,out1);
VLG    input in1,in2;
VLG    output out1;
VLG    pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG    nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG    nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG    not #(34) inverter(w1,in1);
VLG    not #(34) inverter(w6,in2);
VLG    not #(27) inverter(out1,w5);
VLG    pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG    nmos #(30) nmos_in2(w1,vss,in1); //  
VLG    pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG    nmos #(30) nmos_in4(w6,vss,in2); //  
VLG    pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG    nmos #(23) nmos_in6(out1,vss,w5); //  
VLG   endmodule
FSYM
CNC(95 35)
CNC(70 35)
CNC(45 35)
CNC(95 35)
LIG(130,-65,20,-65)
LIG(20,-65,20,-5)
LIG(105,-30,105,-5)
LIG(200,-85,200,-30)
LIG(190,-85,190,-35)
LIG(190,-35,80,-35)
LIG(80,-35,80,-5)
LIG(180,-85,180,-40)
LIG(180,-40,55,-40)
LIG(55,-40,55,-5)
LIG(170,-85,170,-45)
LIG(170,-45,30,-45)
LIG(30,-45,30,-5)
LIG(160,-85,160,-50)
LIG(160,-50,95,-50)
LIG(95,-50,95,-5)
LIG(150,-85,150,-55)
LIG(150,-55,70,-55)
LIG(70,-55,70,-5)
LIG(140,-85,140,-60)
LIG(140,-60,45,-60)
LIG(45,-60,45,-5)
LIG(130,-85,130,-65)
LIG(200,-30,105,-30)
LIG(30,115,145,115)
LIG(145,85,105,85)
LIG(55,105,145,105)
LIG(80,95,145,95)
LIG(20,35,20,40)
LIG(95,35,95,40)
LIG(55,15,55,40)
LIG(30,15,30,40)
LIG(105,60,105,85)
LIG(80,60,80,95)
LIG(55,60,55,105)
LIG(30,60,30,115)
LIG(105,15,105,40)
LIG(95,35,215,35)
LIG(215,35,215,-85)
LIG(95,35,70,35)
LIG(70,35,70,40)
LIG(70,35,45,35)
LIG(45,35,45,40)
LIG(45,35,20,35)
LIG(80,15,80,40)
FFIG F:\CSE460 Assignment\4_bit_XOR.sch
