Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul  7 15:36:38 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_balise_timing_summary_routed.rpt -pb UART_balise_timing_summary_routed.pb -rpx UART_balise_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_balise
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.600        0.000                      0                  167        0.183        0.000                      0                  167        3.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.600        0.000                      0                  167        0.183        0.000                      0                  167        3.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 RX/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.352ns (34.329%)  route 2.586ns (65.671%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX/CLK
    SLICE_X112Y64        FDRE                                         r  RX/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX/r_Clk_Count_reg[3]/Q
                         net (fo=4, routed)           0.969     7.445    RX/r_Clk_Count_reg_n_0_[3]
    SLICE_X113Y65        LUT4 (Prop_lut4_I0_O)        0.154     7.599 r  RX/r_Clk_Count[13]_i_5/O
                         net (fo=2, routed)           0.264     7.863    RX/r_Clk_Count[13]_i_5_n_0
    SLICE_X113Y65        LUT4 (Prop_lut4_I0_O)        0.321     8.184 r  RX/r_Clk_Count[13]_i_3/O
                         net (fo=15, routed)          0.734     8.918    RX/r_Clk_Count[13]_i_3_n_0
    SLICE_X112Y65        LUT4 (Prop_lut4_I3_O)        0.359     9.277 r  RX/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.619     9.896    RX/r_Clk_Count[13]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  RX/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.680    13.468    RX/CLK
    SLICE_X112Y65        FDRE                                         r  RX/r_Clk_Count_reg[0]/C
                         clock pessimism              0.464    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X112Y65        FDRE (Setup_fdre_C_CE)      -0.400    13.496    RX/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 RX/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX/r_Clk_Count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.352ns (34.329%)  route 2.586ns (65.671%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX/CLK
    SLICE_X112Y64        FDRE                                         r  RX/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX/r_Clk_Count_reg[3]/Q
                         net (fo=4, routed)           0.969     7.445    RX/r_Clk_Count_reg_n_0_[3]
    SLICE_X113Y65        LUT4 (Prop_lut4_I0_O)        0.154     7.599 r  RX/r_Clk_Count[13]_i_5/O
                         net (fo=2, routed)           0.264     7.863    RX/r_Clk_Count[13]_i_5_n_0
    SLICE_X113Y65        LUT4 (Prop_lut4_I0_O)        0.321     8.184 r  RX/r_Clk_Count[13]_i_3/O
                         net (fo=15, routed)          0.734     8.918    RX/r_Clk_Count[13]_i_3_n_0
    SLICE_X112Y65        LUT4 (Prop_lut4_I3_O)        0.359     9.277 r  RX/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.619     9.896    RX/r_Clk_Count[13]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  RX/r_Clk_Count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.680    13.468    RX/CLK
    SLICE_X112Y65        FDRE                                         r  RX/r_Clk_Count_reg[12]/C
                         clock pessimism              0.464    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X112Y65        FDRE (Setup_fdre_C_CE)      -0.400    13.496    RX/r_Clk_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 RX/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.352ns (34.329%)  route 2.586ns (65.671%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX/CLK
    SLICE_X112Y64        FDRE                                         r  RX/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX/r_Clk_Count_reg[3]/Q
                         net (fo=4, routed)           0.969     7.445    RX/r_Clk_Count_reg_n_0_[3]
    SLICE_X113Y65        LUT4 (Prop_lut4_I0_O)        0.154     7.599 r  RX/r_Clk_Count[13]_i_5/O
                         net (fo=2, routed)           0.264     7.863    RX/r_Clk_Count[13]_i_5_n_0
    SLICE_X113Y65        LUT4 (Prop_lut4_I0_O)        0.321     8.184 r  RX/r_Clk_Count[13]_i_3/O
                         net (fo=15, routed)          0.734     8.918    RX/r_Clk_Count[13]_i_3_n_0
    SLICE_X112Y65        LUT4 (Prop_lut4_I3_O)        0.359     9.277 r  RX/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.619     9.896    RX/r_Clk_Count[13]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  RX/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.680    13.468    RX/CLK
    SLICE_X112Y65        FDRE                                         r  RX/r_Clk_Count_reg[9]/C
                         clock pessimism              0.464    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X112Y65        FDRE (Setup_fdre_C_CE)      -0.400    13.496    RX/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 RX2/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX2/r_Clk_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.922ns (23.825%)  route 2.948ns (76.175%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX2/CLK
    SLICE_X108Y61        FDRE                                         r  RX2/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX2/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.841     7.317    RX2/r_Clk_Count_reg_n_0_[12]
    SLICE_X108Y60        LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  RX2/r_SM_Main[1]_i_3__0/O
                         net (fo=3, routed)           0.691     8.132    RX2/r_SM_Main[1]_i_3__0_n_0
    SLICE_X108Y60        LUT4 (Prop_lut4_I2_O)        0.124     8.256 r  RX2/r_Clk_Count[13]_i_3__0/O
                         net (fo=15, routed)          0.904     9.160    RX2/r_Clk_Count[13]_i_3__0_n_0
    SLICE_X108Y62        LUT4 (Prop_lut4_I3_O)        0.156     9.316 r  RX2/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.511     9.828    RX2/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X106Y60        FDRE                                         r  RX2/r_Clk_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.681    13.469    RX2/CLK
    SLICE_X106Y60        FDRE                                         r  RX2/r_Clk_Count_reg[5]/C
                         clock pessimism              0.465    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X106Y60        FDRE (Setup_fdre_C_CE)      -0.436    13.462    RX2/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 RX2/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX2/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.922ns (23.825%)  route 2.948ns (76.175%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX2/CLK
    SLICE_X108Y61        FDRE                                         r  RX2/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX2/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.841     7.317    RX2/r_Clk_Count_reg_n_0_[12]
    SLICE_X108Y60        LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  RX2/r_SM_Main[1]_i_3__0/O
                         net (fo=3, routed)           0.691     8.132    RX2/r_SM_Main[1]_i_3__0_n_0
    SLICE_X108Y60        LUT4 (Prop_lut4_I2_O)        0.124     8.256 r  RX2/r_Clk_Count[13]_i_3__0/O
                         net (fo=15, routed)          0.904     9.160    RX2/r_Clk_Count[13]_i_3__0_n_0
    SLICE_X108Y62        LUT4 (Prop_lut4_I3_O)        0.156     9.316 r  RX2/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.511     9.828    RX2/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X106Y60        FDRE                                         r  RX2/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.681    13.469    RX2/CLK
    SLICE_X106Y60        FDRE                                         r  RX2/r_Clk_Count_reg[6]/C
                         clock pessimism              0.465    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X106Y60        FDRE (Setup_fdre_C_CE)      -0.436    13.462    RX2/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 RX2/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX2/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.922ns (23.825%)  route 2.948ns (76.175%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX2/CLK
    SLICE_X108Y61        FDRE                                         r  RX2/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX2/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.841     7.317    RX2/r_Clk_Count_reg_n_0_[12]
    SLICE_X108Y60        LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  RX2/r_SM_Main[1]_i_3__0/O
                         net (fo=3, routed)           0.691     8.132    RX2/r_SM_Main[1]_i_3__0_n_0
    SLICE_X108Y60        LUT4 (Prop_lut4_I2_O)        0.124     8.256 r  RX2/r_Clk_Count[13]_i_3__0/O
                         net (fo=15, routed)          0.904     9.160    RX2/r_Clk_Count[13]_i_3__0_n_0
    SLICE_X108Y62        LUT4 (Prop_lut4_I3_O)        0.156     9.316 r  RX2/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.511     9.828    RX2/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X106Y60        FDRE                                         r  RX2/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.681    13.469    RX2/CLK
    SLICE_X106Y60        FDRE                                         r  RX2/r_Clk_Count_reg[7]/C
                         clock pessimism              0.465    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X106Y60        FDRE (Setup_fdre_C_CE)      -0.436    13.462    RX2/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 RX2/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX2/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.922ns (23.825%)  route 2.948ns (76.175%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX2/CLK
    SLICE_X108Y61        FDRE                                         r  RX2/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX2/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.841     7.317    RX2/r_Clk_Count_reg_n_0_[12]
    SLICE_X108Y60        LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  RX2/r_SM_Main[1]_i_3__0/O
                         net (fo=3, routed)           0.691     8.132    RX2/r_SM_Main[1]_i_3__0_n_0
    SLICE_X108Y60        LUT4 (Prop_lut4_I2_O)        0.124     8.256 r  RX2/r_Clk_Count[13]_i_3__0/O
                         net (fo=15, routed)          0.904     9.160    RX2/r_Clk_Count[13]_i_3__0_n_0
    SLICE_X108Y62        LUT4 (Prop_lut4_I3_O)        0.156     9.316 r  RX2/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.511     9.828    RX2/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X106Y60        FDRE                                         r  RX2/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.681    13.469    RX2/CLK
    SLICE_X106Y60        FDRE                                         r  RX2/r_Clk_Count_reg[8]/C
                         clock pessimism              0.465    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X106Y60        FDRE (Setup_fdre_C_CE)      -0.436    13.462    RX2/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 RX2/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX2/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.922ns (23.866%)  route 2.941ns (76.134%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX2/CLK
    SLICE_X108Y61        FDRE                                         r  RX2/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX2/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.841     7.317    RX2/r_Clk_Count_reg_n_0_[12]
    SLICE_X108Y60        LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  RX2/r_SM_Main[1]_i_3__0/O
                         net (fo=3, routed)           0.691     8.132    RX2/r_SM_Main[1]_i_3__0_n_0
    SLICE_X108Y60        LUT4 (Prop_lut4_I2_O)        0.124     8.256 r  RX2/r_Clk_Count[13]_i_3__0/O
                         net (fo=15, routed)          0.904     9.160    RX2/r_Clk_Count[13]_i_3__0_n_0
    SLICE_X108Y62        LUT4 (Prop_lut4_I3_O)        0.156     9.316 r  RX2/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.505     9.821    RX2/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X106Y59        FDRE                                         r  RX2/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.681    13.469    RX2/CLK
    SLICE_X106Y59        FDRE                                         r  RX2/r_Clk_Count_reg[1]/C
                         clock pessimism              0.465    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X106Y59        FDRE (Setup_fdre_C_CE)      -0.436    13.462    RX2/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 RX2/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX2/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.922ns (23.866%)  route 2.941ns (76.134%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX2/CLK
    SLICE_X108Y61        FDRE                                         r  RX2/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX2/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.841     7.317    RX2/r_Clk_Count_reg_n_0_[12]
    SLICE_X108Y60        LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  RX2/r_SM_Main[1]_i_3__0/O
                         net (fo=3, routed)           0.691     8.132    RX2/r_SM_Main[1]_i_3__0_n_0
    SLICE_X108Y60        LUT4 (Prop_lut4_I2_O)        0.124     8.256 r  RX2/r_Clk_Count[13]_i_3__0/O
                         net (fo=15, routed)          0.904     9.160    RX2/r_Clk_Count[13]_i_3__0_n_0
    SLICE_X108Y62        LUT4 (Prop_lut4_I3_O)        0.156     9.316 r  RX2/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.505     9.821    RX2/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X106Y59        FDRE                                         r  RX2/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.681    13.469    RX2/CLK
    SLICE_X106Y59        FDRE                                         r  RX2/r_Clk_Count_reg[4]/C
                         clock pessimism              0.465    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X106Y59        FDRE (Setup_fdre_C_CE)      -0.436    13.462    RX2/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 RX2/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX2/r_Clk_Count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.922ns (23.532%)  route 2.996ns (76.468%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.860     5.958    RX2/CLK
    SLICE_X108Y61        FDRE                                         r  RX2/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.518     6.476 f  RX2/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.841     7.317    RX2/r_Clk_Count_reg_n_0_[12]
    SLICE_X108Y60        LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  RX2/r_SM_Main[1]_i_3__0/O
                         net (fo=3, routed)           0.691     8.132    RX2/r_SM_Main[1]_i_3__0_n_0
    SLICE_X108Y60        LUT4 (Prop_lut4_I2_O)        0.124     8.256 r  RX2/r_Clk_Count[13]_i_3__0/O
                         net (fo=15, routed)          0.904     9.160    RX2/r_Clk_Count[13]_i_3__0_n_0
    SLICE_X108Y62        LUT4 (Prop_lut4_I3_O)        0.156     9.316 r  RX2/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.560     9.876    RX2/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X108Y61        FDRE                                         r  RX2/r_Clk_Count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.680    13.468    RX2/CLK
    SLICE_X108Y61        FDRE                                         r  RX2/r_Clk_Count_reg[11]/C
                         clock pessimism              0.490    13.958    
                         clock uncertainty           -0.035    13.922    
    SLICE_X108Y61        FDRE (Setup_fdre_C_CE)      -0.400    13.522    RX2/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.522    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  3.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 TX2/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX2/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.408%)  route 0.132ns (41.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.627     1.737    TX2/CLK
    SLICE_X107Y69        FDRE                                         r  TX2/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  TX2/r_Bit_Index_reg[0]/Q
                         net (fo=6, routed)           0.132     2.011    TX2/r_Bit_Index_reg_n_0_[0]
    SLICE_X108Y69        LUT5 (Prop_lut5_I2_O)        0.045     2.056 r  TX2/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     2.056    TX2/r_Bit_Index[1]_i_1_n_0
    SLICE_X108Y69        FDRE                                         r  TX2/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.895     2.262    TX2/CLK
    SLICE_X108Y69        FDRE                                         r  TX2/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.510     1.751    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.121     1.872    TX2/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RX/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.631     1.741    RX/CLK
    SLICE_X113Y66        FDRE                                         r  RX/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  RX/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.132     2.014    RX/r_Bit_Index_reg_n_0_[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I2_O)        0.045     2.059 r  RX/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     2.059    RX/r_Bit_Index[1]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  RX/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.901     2.268    RX/CLK
    SLICE_X112Y66        FDRE                                         r  RX/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.513     1.754    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.120     1.874    RX/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 s_TX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX2/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.630     1.740    clk_IBUF_BUFG
    SLICE_X108Y66        FDRE                                         r  s_TX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.164     1.904 r  s_TX_Byte_reg[3]/Q
                         net (fo=1, routed)           0.107     2.011    TX2/Q[3]
    SLICE_X106Y66        FDRE                                         r  TX2/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.898     2.265    TX2/CLK
    SLICE_X106Y66        FDRE                                         r  TX2/r_TX_Data_reg[3]/C
                         clock pessimism             -0.510     1.754    
    SLICE_X106Y66        FDRE (Hold_fdre_C_D)         0.070     1.824    TX2/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 TX2/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX2/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.627     1.737    TX2/CLK
    SLICE_X109Y69        FDRE                                         r  TX2/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  TX2/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=13, routed)          0.146     2.024    TX2/r_SM_Main[1]
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.045     2.069 r  TX2/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     2.069    TX2/r_Bit_Index[2]_i_1_n_0
    SLICE_X108Y69        FDRE                                         r  TX2/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.895     2.262    TX2/CLK
    SLICE_X108Y69        FDRE                                         r  TX2/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.511     1.750    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.120     1.870    TX2/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 TX2/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX2/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.038%)  route 0.133ns (38.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.627     1.737    TX2/CLK
    SLICE_X108Y69        FDRE                                         r  TX2/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  TX2/r_Bit_Index_reg[2]/Q
                         net (fo=3, routed)           0.133     2.035    TX2/r_Bit_Index_reg_n_0_[2]
    SLICE_X108Y68        LUT5 (Prop_lut5_I3_O)        0.045     2.080 r  TX2/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     2.080    TX2/o_TX_Serial_i_1_n_0
    SLICE_X108Y68        FDRE                                         r  TX2/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.896     2.263    TX2/CLK
    SLICE_X108Y68        FDRE                                         r  TX2/o_TX_Serial_reg/C
                         clock pessimism             -0.510     1.752    
    SLICE_X108Y68        FDRE (Hold_fdre_C_D)         0.120     1.872    TX2/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 RX2/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX2/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.820%)  route 0.087ns (26.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.632     1.742    RX2/CLK
    SLICE_X108Y62        FDRE                                         r  RX2/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDRE (Prop_fdre_C_Q)         0.148     1.890 r  RX2/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.087     1.977    RX2/r_Bit_Index_reg_n_0_[0]
    SLICE_X108Y62        LUT6 (Prop_lut6_I2_O)        0.098     2.075 r  RX2/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     2.075    RX2/r_Bit_Index[1]_i_1_n_0
    SLICE_X108Y62        FDRE                                         r  RX2/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.901     2.268    RX2/CLK
    SLICE_X108Y62        FDRE                                         r  RX2/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.525     1.742    
    SLICE_X108Y62        FDRE (Hold_fdre_C_D)         0.120     1.862    RX2/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 RX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.630     1.740    RX/CLK
    SLICE_X109Y66        FDRE                                         r  RX/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.141     1.881 r  RX/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.122     2.003    RX/RX_Byte[2]
    SLICE_X109Y66        LUT6 (Prop_lut6_I5_O)        0.045     2.048 r  RX/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     2.048    RX/r_RX_Byte[2]_i_1_n_0
    SLICE_X109Y66        FDRE                                         r  RX/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.898     2.265    RX/CLK
    SLICE_X109Y66        FDRE                                         r  RX/r_RX_Byte_reg[2]/C
                         clock pessimism             -0.524     1.740    
    SLICE_X109Y66        FDRE (Hold_fdre_C_D)         0.092     1.832    RX/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 s_TX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX2/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.629     1.739    clk_IBUF_BUFG
    SLICE_X109Y67        FDRE                                         r  s_TX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141     1.880 r  s_TX_Byte_reg[5]/Q
                         net (fo=1, routed)           0.170     2.050    TX2/Q[5]
    SLICE_X109Y68        FDRE                                         r  TX2/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.896     2.263    TX2/CLK
    SLICE_X109Y68        FDRE                                         r  TX2/r_TX_Data_reg[5]/C
                         clock pessimism             -0.510     1.752    
    SLICE_X109Y68        FDRE (Hold_fdre_C_D)         0.070     1.822    TX2/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 s_TX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX2/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.966%)  route 0.173ns (55.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.632     1.742    clk_IBUF_BUFG
    SLICE_X110Y65        FDRE                                         r  s_TX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  s_TX_Byte_reg[7]/Q
                         net (fo=1, routed)           0.173     2.056    TX2/Q[7]
    SLICE_X110Y67        FDRE                                         r  TX2/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.900     2.267    TX2/CLK
    SLICE_X110Y67        FDRE                                         r  TX2/r_TX_Data_reg[7]/C
                         clock pessimism             -0.512     1.754    
    SLICE_X110Y67        FDRE (Hold_fdre_C_D)         0.070     1.824    TX2/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 RX2/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX2/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.709%)  route 0.130ns (38.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.632     1.742    RX2/CLK
    SLICE_X108Y62        FDRE                                         r  RX2/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  RX2/r_SM_Main_reg[0]/Q
                         net (fo=24, routed)          0.130     2.036    RX2/r_SM_Main_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I5_O)        0.045     2.081 r  RX2/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     2.081    RX2/r_Bit_Index[2]_i_1_n_0
    SLICE_X109Y62        FDRE                                         r  RX2/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.901     2.268    RX2/CLK
    SLICE_X109Y62        FDRE                                         r  RX2/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.512     1.755    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.092     1.847    RX2/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y66   RX/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y66   RX/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y65   RX/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y65   RX/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y65   RX/r_Clk_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y65   RX/r_Clk_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y64   RX/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y64   RX/r_Clk_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y64   RX/r_Clk_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y68   TX2/o_TX_Serial_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y68   TX2/r_Clk_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y68   TX2/r_Clk_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   TX2/r_TX_Data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   TX2/r_TX_Data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y66   RX/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y66   RX/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y65   RX/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y65   RX/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y65   RX/r_Clk_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y66   RX/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y66   RX/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y65   RX/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y65   RX/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y65   RX/r_Clk_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y65   RX/r_Clk_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y64   RX/r_Clk_Count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y64   RX/r_Clk_Count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y64   RX/r_Clk_Count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y64   RX/r_Clk_Count_reg[6]/C



