INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.sim/sim_1/synth/timing/ALU_Sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sim_1/new/ALU_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Sim
