# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.tb_fetch_logic -voptargs=+acc
# vsim work.tb_fetch_logic -voptargs="+acc" 
# Start time: 16:21:48 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch_logic(behavior)#1
# Loading work.fetch_logic(mixed)#1
# Loading work.pcreg(structural)#1
# Loading work.mux2t1n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.ripplecarryaddern(structural)#1
# Loading work.adder1b(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.shiftleft2n(behavioral)#1
# Loading work.bit16_extender(flow)#1
# Loading work.shiftleft2n(behavioral)#2
add wave -position insertpoint  \
sim:/tb_fetch_logic/s_JReg \
sim:/tb_fetch_logic/s_BranchLogic \
sim:/tb_fetch_logic/s_JumpLogic \
sim:/tb_fetch_logic/s_JRegLogic \
sim:/tb_fetch_logic/s_JalLogic \
sim:/tb_fetch_logic/s_Instruction \
sim:/tb_fetch_logic/s_PCAddress
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fetch_logic/DUT/mem_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /tb_fetch_logic/DUT/mem_mem
run
run
run
run
add wave -position insertpoint  \
sim:/tb_fetch_logic/s_RST
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fetch_logic/DUT/mem_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /tb_fetch_logic/DUT/mem_mem
run
run
quit -sim
# End time: 16:38:02 on Mar 06,2024, Elapsed time: 0:16:14
# Errors: 0, Warnings: 3
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:38:06 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(166): Cannot read output "i_Instruction".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): Cannot read output "i_Instruction".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(260): VHDL Compiler exiting
# End time: 16:38:06 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:38:19 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 16:38:19 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
