FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NVKM_I2C_PRIV_H__
#define __NVKM_I2C_PRIV_H__
/* bench 27552.2.0 d87efb0964ba */
/* bench 27552.2.1 cbc849267f19 */
/* bench 27552.2.2 74143d61fcf0 */
/* bench 27552.2.3 35fdeacd4cb1 */
/* bench 27552.2.4 2eda11c44a99 */
/* bench 27552.2.5 1b5a60eb2cb2 */
/* bench 27552.2.6 02d7bf9aad95 */
/* bench 27552.2.7 6706126aaa55 */
/* bench 27552.2.8 0becf443df2a */
#include <subdev/i2c.h>

int nvkm_i2c_new_(const struct nvkm_i2c_func *, struct nvkm_device *, enum nvkm_subdev_type, int,
		  struct nvkm_i2c **);

struct nvkm_i2c_func {
	int (*pad_x_new)(struct nvkm_i2c *, int id, struct nvkm_i2c_pad **);
	int (*pad_s_new)(struct nvkm_i2c *, int id, struct nvkm_i2c_pad **);

	/* number of native dp aux channels present */
/* bench 9252.1.0 4bcf7ff49fcc */
/* bench 9252.1.1 ddbf5d41cede */
/* bench 9252.1.2 9f4004e0bf1a */
/* bench 9252.1.3 4f7a5eab8aaf */
/* bench 9252.1.4 1a8a4a58bead */
/* bench 9252.1.5 a97d01b54906 */
/* bench 9252.1.6 3fc5d115913d */
/* bench 9252.1.7 a6028928055b */
	int aux;

	/* read and ack pending interrupts, returning only data
	 * for ports that have not been masked off, while still
	 * performing the ack for anything that was pending.
	 */
	void (*aux_stat)(struct nvkm_i2c *, u32 *, u32 *, u32 *, u32 *);

	/* mask on/off interrupt types for a given set of auxch
	 */
	void (*aux_mask)(struct nvkm_i2c *, u32, u32, u32);

	/* enable/disable HW-initiated DPCD reads
	 */
	void (*aux_autodpcd)(struct nvkm_i2c *, int aux, bool enable);
};

void g94_aux_stat(struct nvkm_i2c *, u32 *, u32 *, u32 *, u32 *);
void g94_aux_mask(struct nvkm_i2c *, u32, u32, u32);

void gk104_aux_stat(struct nvkm_i2c *, u32 *, u32 *, u32 *, u32 *);
void gk104_aux_mask(struct nvkm_i2c *, u32, u32, u32);
#endif
