{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611999911136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611999911137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 12:45:10 2021 " "Processing started: Sat Jan 30 12:45:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611999911137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999911137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_de0 -c top_de0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_de0 -c top_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999911137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611999911387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611999911387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws_trigger_ch " "Found entity 1: ws_trigger_ch" {  } { { "../cores/ws_trigger_ch.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611999923861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999923861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_max.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_max.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws_log_max " "Found entity 1: ws_log_max" {  } { { "../cores/ws_log_max.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_max.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611999923862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999923862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_ch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws_log_ch " "Found entity 1: ws_log_ch" {  } { { "../cores/ws_log_ch.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_ch.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611999923863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999923863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_send " "Found entity 1: udp_send" {  } { { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611999923865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999923865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rmii_send_byte_v2 " "Found entity 1: rmii_send_byte_v2" {  } { { "../cores/rmii_send_byte_v2.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte_v2.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611999923865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999923865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 rmii_send_byte " "Found entity 1: rmii_send_byte" {  } { { "../cores/rmii_send_byte.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611999923866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999923866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chuh/projects/ws_logic_analyser/open_la/cores/crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chuh/projects/ws_logic_analyser/open_la/cores/crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "../cores/crc32.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/crc32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611999923867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999923867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws_logger_de0.v 1 1 " "Found 1 design units, including 1 entities, in source file ws_logger_de0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws_logger_de0 " "Found entity 1: ws_logger_de0" {  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611999923868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999923868 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_send udp_send.v(62) " "Verilog HDL Parameter Declaration warning at udp_send.v(62): Parameter Declaration in module \"udp_send\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611999923871 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws_logger_de0 ws_logger_de0.v(24) " "Verilog HDL Parameter Declaration warning at ws_logger_de0.v(24): Parameter Declaration in module \"ws_logger_de0\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611999923872 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws_logger_de0 ws_logger_de0.v(25) " "Verilog HDL Parameter Declaration warning at ws_logger_de0.v(25): Parameter Declaration in module \"ws_logger_de0\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611999923872 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws_logger_de0 ws_logger_de0.v(26) " "Verilog HDL Parameter Declaration warning at ws_logger_de0.v(26): Parameter Declaration in module \"ws_logger_de0\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611999923872 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws_logger_de0 ws_logger_de0.v(206) " "Verilog HDL Parameter Declaration warning at ws_logger_de0.v(206): Parameter Declaration in module \"ws_logger_de0\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 206 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611999923872 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws_logger_de0 ws_logger_de0.v(207) " "Verilog HDL Parameter Declaration warning at ws_logger_de0.v(207): Parameter Declaration in module \"ws_logger_de0\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 207 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611999923872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ws_logger_de0 " "Elaborating entity \"ws_logger_de0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611999923942 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rdy_c\[0\] 0 ws_logger_de0.v(53) " "Net \"rdy_c\[0\]\" at ws_logger_de0.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1611999923959 "|ws_logger_de0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "payload\[4..5\] 0 ws_logger_de0.v(168) " "Net \"payload\[4..5\]\" at ws_logger_de0.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1611999923959 "|ws_logger_de0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws_trigger_ch ws_trigger_ch:ws_trigger_ch " "Elaborating entity \"ws_trigger_ch\" for hierarchy \"ws_trigger_ch:ws_trigger_ch\"" {  } { { "ws_logger_de0.v" "ws_trigger_ch" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611999923987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ws_trigger_ch.v(67) " "Verilog HDL assignment warning at ws_trigger_ch.v(67): truncated value with size 32 to match size of target (17)" {  } { { "../cores/ws_trigger_ch.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999923990 "|ws_logger_de0|ws_trigger_ch:ws_trigger_ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ws_trigger_ch.v(70) " "Verilog HDL assignment warning at ws_trigger_ch.v(70): truncated value with size 32 to match size of target (17)" {  } { { "../cores/ws_trigger_ch.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999923990 "|ws_logger_de0|ws_trigger_ch:ws_trigger_ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ws_trigger_ch.v(83) " "Verilog HDL assignment warning at ws_trigger_ch.v(83): truncated value with size 32 to match size of target (17)" {  } { { "../cores/ws_trigger_ch.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999923990 "|ws_logger_de0|ws_trigger_ch:ws_trigger_ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ws_trigger_ch.v(89) " "Verilog HDL assignment warning at ws_trigger_ch.v(89): truncated value with size 32 to match size of target (17)" {  } { { "../cores/ws_trigger_ch.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999923990 "|ws_logger_de0|ws_trigger_ch:ws_trigger_ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ws_trigger_ch.v(90) " "Verilog HDL assignment warning at ws_trigger_ch.v(90): truncated value with size 32 to match size of target (16)" {  } { { "../cores/ws_trigger_ch.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999923990 "|ws_logger_de0|ws_trigger_ch:ws_trigger_ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws_log_ch ws_log_ch:ws_log_ch0 " "Elaborating entity \"ws_log_ch\" for hierarchy \"ws_log_ch:ws_log_ch0\"" {  } { { "ws_logger_de0.v" "ws_log_ch0" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611999923992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws_log_max ws_log_max:la_channels\[1\].ws_log_max " "Elaborating entity \"ws_log_max\" for hierarchy \"ws_log_max:la_channels\[1\].ws_log_max\"" {  } { { "ws_logger_de0.v" "la_channels\[1\].ws_log_max" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611999923995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ws_log_max.v(82) " "Verilog HDL assignment warning at ws_log_max.v(82): truncated value with size 32 to match size of target (16)" {  } { { "../cores/ws_log_max.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_max.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999923998 "|ws_logger_de0|ws_log_max:la_channels[1].ws_log_max"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ws_log_max.v(84) " "Verilog HDL assignment warning at ws_log_max.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../cores/ws_log_max.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_max.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999923998 "|ws_logger_de0|ws_log_max:la_channels[1].ws_log_max"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ws_log_max.v(96) " "Verilog HDL assignment warning at ws_log_max.v(96): truncated value with size 32 to match size of target (16)" {  } { { "../cores/ws_log_max.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_max.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999923999 "|ws_logger_de0|ws_log_max:la_channels[1].ws_log_max"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ws_log_max.v(98) " "Verilog HDL assignment warning at ws_log_max.v(98): truncated value with size 32 to match size of target (16)" {  } { { "../cores/ws_log_max.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_log_max.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999923999 "|ws_logger_de0|ws_log_max:la_channels[1].ws_log_max"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_send udp_send:udp_send " "Elaborating entity \"udp_send\" for hierarchy \"udp_send:udp_send\"" {  } { { "ws_logger_de0.v" "udp_send" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611999924029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_send.v(65) " "Verilog HDL assignment warning at udp_send.v(65): truncated value with size 32 to match size of target (16)" {  } { { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999924033 "|ws_logger_de0|udp_send:udp_send"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_send.v(67) " "Verilog HDL assignment warning at udp_send.v(67): truncated value with size 32 to match size of target (16)" {  } { { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999924033 "|ws_logger_de0|udp_send:udp_send"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 udp_send.v(69) " "Verilog HDL assignment warning at udp_send.v(69): truncated value with size 32 to match size of target (7)" {  } { { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999924033 "|ws_logger_de0|udp_send:udp_send"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 udp_send.v(143) " "Verilog HDL assignment warning at udp_send.v(143): truncated value with size 32 to match size of target (7)" {  } { { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999924036 "|ws_logger_de0|udp_send:udp_send"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 udp_send.v(164) " "Verilog HDL assignment warning at udp_send.v(164): truncated value with size 32 to match size of target (7)" {  } { { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999924037 "|ws_logger_de0|udp_send:udp_send"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 udp_send.v(170) " "Verilog HDL assignment warning at udp_send.v(170): truncated value with size 32 to match size of target (7)" {  } { { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999924037 "|ws_logger_de0|udp_send:udp_send"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 udp_send.v(176) " "Verilog HDL assignment warning at udp_send.v(176): truncated value with size 32 to match size of target (7)" {  } { { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999924038 "|ws_logger_de0|udp_send:udp_send"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32 udp_send:udp_send\|crc32:CRC32 " "Elaborating entity \"crc32\" for hierarchy \"udp_send:udp_send\|crc32:CRC32\"" {  } { { "../cores/udp_send.v" "CRC32" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611999924060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmii_send_byte rmii_send_byte:rmii_send_byte " "Elaborating entity \"rmii_send_byte\" for hierarchy \"rmii_send_byte:rmii_send_byte\"" {  } { { "ws_logger_de0.v" "rmii_send_byte" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611999924062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rmii_send_byte.v(65) " "Verilog HDL assignment warning at rmii_send_byte.v(65): truncated value with size 32 to match size of target (2)" {  } { { "../cores/rmii_send_byte.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999924063 "|ws_logger_de0|rmii_send_byte:rmii_send_byte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rmii_send_byte.v(77) " "Verilog HDL assignment warning at rmii_send_byte.v(77): truncated value with size 32 to match size of target (5)" {  } { { "../cores/rmii_send_byte.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611999924063 "|ws_logger_de0|rmii_send_byte:rmii_send_byte"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611999926159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../cores/rmii_send_byte.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte.v" 23 -1 0 } } { "../cores/udp_send.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/udp_send.v" 150 -1 0 } } { "../cores/ws_trigger_ch.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v" 87 -1 0 } } { "../cores/ws_trigger_ch.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/ws_trigger_ch.v" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1611999926218 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1611999926218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611999927322 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611999931352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611999931760 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611999931760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2982 " "Implemented 2982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611999932170 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611999932170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2960 " "Implemented 2960 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611999932170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611999932170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1024 " "Peak virtual memory: 1024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611999932183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 30 12:45:32 2021 " "Processing ended: Sat Jan 30 12:45:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611999932183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611999932183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611999932183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611999932183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1611999933440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611999933441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 12:45:32 2021 " "Processing started: Sat Jan 30 12:45:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611999933441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611999933441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_de0 -c top_de0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_de0 -c top_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611999933441 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611999933558 ""}
{ "Info" "0" "" "Project  = top_de0" {  } {  } 0 0 "Project  = top_de0" 0 0 "Fitter" 0 0 1611999933560 ""}
{ "Info" "0" "" "Revision = top_de0" {  } {  } 0 0 "Revision = top_de0" 0 0 "Fitter" 0 0 1611999933560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1611999933676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611999933676 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de0 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top_de0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611999933702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611999933794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611999933794 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611999934062 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611999934071 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611999934271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611999934271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611999934271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611999934271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 5494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611999934290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 5496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611999934290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 5498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611999934290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 5500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611999934290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 5502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611999934290 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611999934290 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611999934295 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 22 " "No exact pin location assignment(s) for 16 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1611999935165 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_de0.sdc " "Synopsys Design Constraints File file not found: 'top_de0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611999935835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611999935836 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1611999935893 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1611999935893 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1611999935894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clkin~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611999936743 ""}  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 5473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611999936743 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst  " "Automatically promoted node rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611999936743 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rmii_send_byte:rmii_send_byte\|tx_data\[0\]~2 " "Destination node rmii_send_byte:rmii_send_byte\|tx_data\[0\]~2" {  } { { "../cores/rmii_send_byte.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/cores/rmii_send_byte.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 2403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611999936743 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611999936743 ""}  } { { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611999936743 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611999937381 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611999937390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611999937391 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611999937414 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611999937437 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611999937459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611999937459 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611999937468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611999937738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1611999937747 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611999937747 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 16 0 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 16 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1611999937752 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1611999937752 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1611999937752 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611999937753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611999937753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611999937753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 19 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611999937753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611999937753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611999937753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 1 23 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611999937753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 3 21 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611999937753 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1611999937753 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1611999937753 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ch0 " "Node \"ch0\" is assigned to location or region, but does not exist in design" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ch0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611999938168 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ch1 " "Node \"ch1\" is assigned to location or region, but does not exist in design" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ch1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611999938168 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ch2 " "Node \"ch2\" is assigned to location or region, but does not exist in design" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ch2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611999938168 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ch3 " "Node \"ch3\" is assigned to location or region, but does not exist in design" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ch3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611999938168 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ch4 " "Node \"ch4\" is assigned to location or region, but does not exist in design" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ch4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611999938168 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ch5 " "Node \"ch5\" is assigned to location or region, but does not exist in design" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ch5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611999938168 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1611999938168 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611999938168 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1611999938185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611999939302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611999940174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611999940221 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611999947250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611999947250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611999948117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1611999950599 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611999950599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1611999954855 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611999954855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611999954861 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.11 " "Total time spent on timing analysis during the Fitter is 3.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1611999955135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611999955191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611999955879 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611999955881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611999956452 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611999957801 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1611999958578 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin 3.3-V LVCMOS R8 " "Pin clkin uses I/O standard 3.3-V LVCMOS at R8" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { clkin } } } { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkin" } } } } { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611999958598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ch\[2\] 2.5 V N11 " "Pin ch\[2\] uses I/O standard 2.5 V at N11" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ch[2] } } } { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611999958598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ch\[14\] 2.5 V R10 " "Pin ch\[14\] uses I/O standard 2.5 V at R10" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ch[14] } } } { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611999958598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ch\[15\] 2.5 V R12 " "Pin ch\[15\] uses I/O standard 2.5 V at R12" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ch[15] } } } { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611999958598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ch\[9\] 2.5 V N9 " "Pin ch\[9\] uses I/O standard 2.5 V at N9" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ch[9] } } } { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611999958598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ch\[7\] 2.5 V C11 " "Pin ch\[7\] uses I/O standard 2.5 V at C11" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ch[7] } } } { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611999958598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ch\[11\] 2.5 V B10 " "Pin ch\[11\] uses I/O standard 2.5 V at B10" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ch[11] } } } { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611999958598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ch\[8\] 2.5 V D9 " "Pin ch\[8\] uses I/O standard 2.5 V at D9" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ch[8] } } } { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611999958598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ch\[12\] 2.5 V R11 " "Pin ch\[12\] uses I/O standard 2.5 V at R11" {  } { { "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chuh/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ch[12] } } } { "ws_logger_de0.v" "" { Text "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/ws_logger_de0.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611999958598 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1611999958598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1286 " "Peak virtual memory: 1286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611999959626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 30 12:45:59 2021 " "Processing ended: Sat Jan 30 12:45:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611999959626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611999959626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611999959626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611999959626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611999961091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611999961093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 12:46:00 2021 " "Processing started: Sat Jan 30 12:46:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611999961093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611999961093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_de0 -c top_de0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_de0 -c top_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611999961093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1611999961417 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1611999962468 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611999962514 ""}
{ "Error" "ESCIX_SCIX_CANNOT_SAVE_SNIF_FILE" "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/output_files/top_de0.jdi " "Can't save JTAG Debugging Information (.jdi) file \"/home/chuh/projects/ws_logic_analyser/open_la/top-de0/output_files/top_de0.jdi\"" {  } {  } 0 266002 "Can't save JTAG Debugging Information (.jdi) file \"%1!s!\"" 0 0 "Assembler" 0 -1 1611999962545 ""}
{ "Error" "EPGMIO_FILE_IO_ERROR" "/home/chuh/projects/ws_logic_analyser/open_la/top-de0/output_files/top_de0.sof " "Can't save or open file /home/chuh/projects/ws_logic_analyser/open_la/top-de0/output_files/top_de0.sof" {  } {  } 0 210006 "Can't save or open file %1!s!" 0 0 "Assembler" 0 -1 1611999962602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Assembler 2 s 1  Quartus Prime " "Quartus Prime Assembler was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "826 " "Peak virtual memory: 826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611999962641 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 30 12:46:02 2021 " "Processing ended: Sat Jan 30 12:46:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611999962641 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611999962641 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611999962641 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611999962641 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 43 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 43 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611999962815 ""}
