// Seed: 2133516635
module module_0 (
    input tri   id_0,
    input wor   id_1,
    input wor   id_2,
    input uwire id_3,
    input tri0  id_4
);
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output wire id_6,
    output supply1 id_7
);
  wire id_9;
  xor (id_3, id_9, id_0, id_2, id_1);
  module_0(
      id_0, id_1, id_1, id_0, id_5
  );
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input uwire id_6,
    output wire id_7,
    output uwire id_8,
    input wire id_9,
    output tri1 id_10,
    output supply0 id_11,
    input wire id_12,
    output wor id_13,
    input wire id_14,
    output tri id_15,
    input supply1 id_16,
    output wand id_17,
    input supply1 id_18,
    input uwire id_19,
    output wand id_20,
    input wor id_21,
    input uwire id_22,
    output tri id_23,
    input wand id_24,
    input wor id_25,
    input wire id_26
);
  wire id_28;
  module_0(
      id_22, id_25, id_16, id_18, id_6
  );
endmodule
