#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Dec 26 10:23:11 2018
# Process ID: 10324
# Current directory: E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log division.vds -mode batch -messageDb vivado.pb -notrace -source division.tcl
# Log file: E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/project_1/project_1.runs/synth_1/division.vds
# Journal file: E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source division.tcl -notrace
Command: synth_design -top division -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 295.262 ; gain = 123.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'division' [E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/division.vhd:46]
WARNING: [Synth 8-614] signal 'tempAA' is read in the process but is not in the sensitivity list [E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/division.vhd:108]
WARNING: [Synth 8-614] signal 'tempBB' is read in the process but is not in the sensitivity list [E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/division.vhd:108]
WARNING: [Synth 8-614] signal 'tempB' is read in the process but is not in the sensitivity list [E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/division.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'division' (1#1) [E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/division.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 328.508 ; gain = 156.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 328.508 ; gain = 156.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 328.508 ; gain = 156.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/division.vhd:110]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/division.vhd:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'tempAAA_reg' and it is trimmed from '32' to '31' bits. [E:/Courses/CA/Proje/Faze 2/Project-phase-2/divisor/division.vhd:141]
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'division'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s3 |                              010 |                              011
                      s2 |                              011 |                              010
                      s4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'division'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 335.969 ; gain = 164.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module division 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 600.023 ; gain = 428.418
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 600.023 ; gain = 428.418
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 600.023 ; gain = 428.418

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[30] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[29] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[28] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[27] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[26] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[25] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[24] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[23] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[22] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[21] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[20] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[19] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[18] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[17] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[16] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[15] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[14] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[13] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[12] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[11] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[10] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[9] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[8] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[7] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[6] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[5] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[4] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[3] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[2] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[1] ) is unused and will be removed from module division.
WARNING: [Synth 8-3332] Sequential element (\tempAA_reg[0] ) is unused and will be removed from module division.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 615.938 ; gain = 444.332

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 615.938 ; gain = 444.332

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |    78|
|4     |LUT2   |    22|
|5     |LUT3   |    33|
|6     |LUT4   |    37|
|7     |LUT5   |    52|
|8     |LUT6   |    31|
|9     |FDRE   |   104|
|10    |IBUF   |    50|
|11    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   473|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 615.938 ; gain = 444.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 615.938 ; gain = 377.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 615.938 ; gain = 444.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 679.215 ; gain = 474.574
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 679.215 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 26 10:23:32 2018...
