# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do DownSampler_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Processor-Design {F:/Work/FPGA/Processor-Design/UART.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:19:00 on Apr 19,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Processor-Design" F:/Work/FPGA/Processor-Design/UART.v 
# -- Compiling module UART
# -- Compiling module BaudSync
# -- Compiling module Transmitter
# -- Compiling module Receiver
# -- Compiling module testUART
# 
# Top level modules:
# 	UART
# 	Transmitter
# 	Receiver
# 	testUART
# End time: 08:19:00 on Apr 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testUART
# vsim work.testUART 
# Start time: 08:19:02 on Apr 19,2017
# Loading work.testUART
# Loading work.BaudSync
add wave -position end  sim:/testUART/clock_pulse
add wave -position end  sim:/testUART/Baud
run -all
# End time: 08:20:03 on Apr 19,2017, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
