{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590736787468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590736787484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 15:19:47 2020 " "Processing started: Fri May 29 15:19:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590736787484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590736787484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectClock -c projectClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectClock -c projectClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590736787484 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1590736790249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectClock " "Found entity 1: projectClock" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736790562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736790562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countersecond_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countersecond_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSecond_1-a " "Found design unit 1: counterSecond_1-a" {  } { { "counterSecond_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791499 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSecond_1 " "Found entity 1: counterSecond_1" {  } { { "counterSecond_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736791499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-a " "Found design unit 1: display-a" {  } { { "display.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791563 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736791563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputsix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputsix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputsix-a " "Found design unit 1: outputsix-a" {  } { { "outputsix.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/outputsix.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791625 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputsix " "Found entity 1: outputsix" {  } { { "outputsix.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/outputsix.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736791625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countersecond_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countersecond_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSecond_10-a " "Found design unit 1: counterSecond_10-a" {  } { { "counterSecond_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791702 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSecond_10 " "Found entity 1: counterSecond_10" {  } { { "counterSecond_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736791702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectorand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorAND-a " "Found design unit 1: vectorAND-a" {  } { { "vectorAND.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorAND.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791751 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorAND " "Found entity 1: vectorAND" {  } { { "vectorAND.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorAND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736791751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectoror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectoror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorOR-a " "Found design unit 1: vectorOR-a" {  } { { "vectorOR.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791814 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorOR " "Found entity 1: vectorOR" {  } { { "vectorOR.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736791814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterhour_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterhour_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterHour_1-a " "Found design unit 1: counterHour_1-a" {  } { { "counterHour_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791877 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterHour_1 " "Found entity 1: counterHour_1" {  } { { "counterHour_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736791877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterhour_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterhour_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterHour_10-a " "Found design unit 1: counterHour_10-a" {  } { { "counterHour_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791923 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterHour_10 " "Found entity 1: counterHour_10" {  } { { "counterHour_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736791923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypaddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keypaddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadDecoder-a " "Found design unit 1: keypadDecoder-a" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791986 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadDecoder " "Found entity 1: keypadDecoder" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736791986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736791986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypaddecoderwithdebounce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keypaddecoderwithdebounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keypadDecoderWithdebounce " "Found entity 1: keypadDecoderWithdebounce" {  } { { "keypadDecoderWithdebounce.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/keypadDecoderWithdebounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736792079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736792079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitRegister-a " "Found design unit 1: digitRegister-a" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736792142 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitRegister " "Found entity 1: digitRegister" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736792142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590736792142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectClock " "Elaborating entity \"projectClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590736792377 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counterSecond_10 inst5 " "Block or symbol \"counterSecond_10\" of instance \"inst5\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 408 200 368 488 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1590736792393 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst18 " "Block or symbol \"VCC\" of instance \"inst18\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 192 920 952 208 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1590736792393 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "edit_pin " "Pin \"edit_pin\" not connected" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 384 -248 -80 400 "edit_pin" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1590736792408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vectortest.vhd 2 1 " "Using design file vectortest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectortest-a " "Found design unit 1: vectortest-a" {  } { { "vectortest.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectortest.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736792643 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectortest " "Found entity 1: vectortest" {  } { { "vectortest.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectortest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736792643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590736792643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectortest vectortest:inst3 " "Elaborating entity \"vectortest\" for hierarchy \"vectortest:inst3\"" {  } { { "projectClock.bdf" "inst3" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 496 1392 1568 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736792643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputsix outputsix:inst2 " "Elaborating entity \"outputsix\" for hierarchy \"outputsix:inst2\"" {  } { { "projectClock.bdf" "inst2" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 264 512 664 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736792673 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIN outputsix.vhd(15) " "VHDL Process Statement warning at outputsix.vhd(15): signal \"SIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "outputsix.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/outputsix.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736792673 "|projectClock|outputsix:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736792908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590736792908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst1 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst1\"" {  } { { "projectClock.bdf" "inst1" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 208 56 176 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736792940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590736793158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590736793158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst1\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst1\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "Z:/VHDL/VHDLClock/projectClock/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst " "Elaborating entity \"display\" for hierarchy \"display:inst\"" {  } { { "projectClock.bdf" "inst" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 208 248 392 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorOR vectorOR:inst12 " "Elaborating entity \"vectorOR\" for hierarchy \"vectorOR:inst12\"" {  } { { "projectClock.bdf" "inst12" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 496 1104 1360 640 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorAND vectorAND:inst4 " "Elaborating entity \"vectorAND\" for hierarchy \"vectorAND:inst4\"" {  } { { "projectClock.bdf" "inst4" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 416 768 1016 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGNALIN vectorAND.vhd(15) " "VHDL Process Statement warning at vectorAND.vhd(15): signal \"SIGNALIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vectorAND.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorAND.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793367 "|projectClock|vectorAND:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGNALIN vectorAND.vhd(17) " "VHDL Process Statement warning at vectorAND.vhd(17): signal \"SIGNALIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vectorAND.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorAND.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793367 "|projectClock|vectorAND:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSecond_1 counterSecond_1:inst7 " "Elaborating entity \"counterSecond_1\" for hierarchy \"counterSecond_1:inst7\"" {  } { { "projectClock.bdf" "inst7" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 304 192 376 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793383 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_input counterSecond_1.vhd(17) " "VHDL Process Statement warning at counterSecond_1.vhd(17): signal \"edit_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterSecond_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793399 "|projectClock|counterSecond_1:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSecond_10 counterSecond_10:inst5 " "Elaborating entity \"counterSecond_10\" for hierarchy \"counterSecond_10:inst5\"" {  } { { "projectClock.bdf" "inst5" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 408 200 368 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterHour_1 counterHour_1:inst13 " "Elaborating entity \"counterHour_1\" for hierarchy \"counterHour_1:inst13\"" {  } { { "projectClock.bdf" "inst13" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 736 200 368 816 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterHour_10 counterHour_10:inst15 " "Elaborating entity \"counterHour_10\" for hierarchy \"counterHour_10:inst15\"" {  } { { "projectClock.bdf" "inst15" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 856 208 360 936 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitRegister digitRegister:inst21 " "Elaborating entity \"digitRegister\" for hierarchy \"digitRegister:inst21\"" {  } { { "projectClock.bdf" "inst21" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 32 720 920 112 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793602 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp digitRegister.vhd(15) " "VHDL Process Statement warning at digitRegister.vhd(15): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793633 "|projectClock|digitRegister:inst21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp digitRegister.vhd(12) " "VHDL Process Statement warning at digitRegister.vhd(12): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590736793633 "|projectClock|digitRegister:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] digitRegister.vhd(12) " "Inferred latch for \"temp\[0\]\" at digitRegister.vhd(12)" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590736793633 "|projectClock|digitRegister:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] digitRegister.vhd(12) " "Inferred latch for \"temp\[1\]\" at digitRegister.vhd(12)" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590736793633 "|projectClock|digitRegister:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] digitRegister.vhd(12) " "Inferred latch for \"temp\[2\]\" at digitRegister.vhd(12)" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590736793633 "|projectClock|digitRegister:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] digitRegister.vhd(12) " "Inferred latch for \"temp\[3\]\" at digitRegister.vhd(12)" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590736793633 "|projectClock|digitRegister:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadDecoder keypadDecoder:inst17 " "Elaborating entity \"keypadDecoder\" for hierarchy \"keypadDecoder:inst17\"" {  } { { "projectClock.bdf" "inst17" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 32 424 632 176 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590736793649 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_0 keypadDecoder.vhd(17) " "VHDL Process Statement warning at keypadDecoder.vhd(17): signal \"keypad_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_1 keypadDecoder.vhd(18) " "VHDL Process Statement warning at keypadDecoder.vhd(18): signal \"keypad_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_2 keypadDecoder.vhd(19) " "VHDL Process Statement warning at keypadDecoder.vhd(19): signal \"keypad_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_0 keypadDecoder.vhd(23) " "VHDL Process Statement warning at keypadDecoder.vhd(23): signal \"keypad_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_1 keypadDecoder.vhd(24) " "VHDL Process Statement warning at keypadDecoder.vhd(24): signal \"keypad_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_2 keypadDecoder.vhd(25) " "VHDL Process Statement warning at keypadDecoder.vhd(25): signal \"keypad_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_0 keypadDecoder.vhd(29) " "VHDL Process Statement warning at keypadDecoder.vhd(29): signal \"keypad_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_1 keypadDecoder.vhd(30) " "VHDL Process Statement warning at keypadDecoder.vhd(30): signal \"keypad_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_2 keypadDecoder.vhd(31) " "VHDL Process Statement warning at keypadDecoder.vhd(31): signal \"keypad_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_0 keypadDecoder.vhd(35) " "VHDL Process Statement warning at keypadDecoder.vhd(35): signal \"keypad_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_1 keypadDecoder.vhd(36) " "VHDL Process Statement warning at keypadDecoder.vhd(36): signal \"keypad_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypad_2 keypadDecoder.vhd(37) " "VHDL Process Statement warning at keypadDecoder.vhd(37): signal \"keypad_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590736793664 "|projectClock|keypadDecoder:inst17"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitRegister:inst21\|temp\[3\] " "Latch digitRegister:inst21\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:inst\|temp\[1\] " "Ports D and ENA on the latch are fed by the same signal display:inst\|temp\[1\]" {  } { { "display.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/display.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590736794680 ""}  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590736794680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitRegister:inst21\|temp\[2\] " "Latch digitRegister:inst21\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad_0 " "Ports D and ENA on the latch are fed by the same signal keypad_0" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 72 256 424 88 "keypad_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590736794680 ""}  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590736794680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitRegister:inst21\|temp\[1\] " "Latch digitRegister:inst21\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad_2 " "Ports D and ENA on the latch are fed by the same signal keypad_2" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 104 256 424 120 "keypad_2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590736794680 ""}  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590736794680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitRegister:inst21\|temp\[0\] " "Latch digitRegister:inst21\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:inst\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal display:inst\|temp\[2\]" {  } { { "display.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/display.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590736794680 ""}  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590736794680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COM VCC " "Pin \"COM\" is stuck at VCC" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 200 936 1112 216 "COM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590736794774 "|projectClock|COM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1590736794774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1590736794965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1590736796274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590736796274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_pin " "No output dependent on input pin \"edit_pin\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 384 -248 -80 400 "edit_pin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590736796548 "|projectClock|edit_pin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1590736796548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1590736796584 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1590736796584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1590736796584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1590736796584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590736796773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 15:19:56 2020 " "Processing ended: Fri May 29 15:19:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590736796773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590736796773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590736796773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590736796773 ""}
