<!-- =========================================================================================
                                     HEADER SECTION
     ========================================================================================= -->
<div align="center">

  <img src="https://raw.githubusercontent.com/Amey-Thakur/COMPUTER-ENGINEERING/main/university-of-mumbai-logo.png" alt="University of Mumbai" width="200"/>

  # Computer Organization and Architecture and Processor Architecture Lab

  ### CSC403 & CSL403 Â· Semester IV Â· Computer Engineering

  [![License: CC BY 4.0](https://img.shields.io/badge/License-CC%20BY%204.0-lightgrey.svg)](LICENSE)
  [![University](https://img.shields.io/badge/University-Mumbai-%23A6192E.svg)](https://mu.ac.in/)
  [![Institution](https://img.shields.io/badge/Institution-Terna%20Engineering%20College-orange.svg)](https://ternaengg.ac.in/)
  [![Curated by](https://img.shields.io/badge/Curated%20by-Amey%20Thakur-blue.svg)](https://github.com/Amey-Thakur)

  **A comprehensive academic resource for Computer Organization and Architecture (COA) and Processor Architecture Laboratory (PAL), covering fundamental computer system design, memory organization, processor architecture, and digital circuit implementation.**

  ---

  [ğŸ“– Overview](#overview) &nbsp;Â·&nbsp; [ğŸ“‚ Contents](#repository-contents) &nbsp;Â·&nbsp; [ğŸ“š Reference Books](#reference-books) &nbsp;Â·&nbsp; [ğŸ“ The Wall](#the-wall) &nbsp;Â·&nbsp; [âœï¸ Personal Preparation](#personal-preparation) &nbsp;Â·&nbsp; [ğŸ“„ Assignments](#assignments) &nbsp;Â·&nbsp; [ğŸ§ª Laboratory](#processor-architecture-laboratory) &nbsp;Â·&nbsp; [ğŸ“‹ Syllabus](#syllabus) &nbsp;Â·&nbsp; [ğŸ“˜ Usage Guidelines](#usage-guidelines) &nbsp;Â·&nbsp; [ğŸ“œ License](#license) &nbsp;Â·&nbsp; [â„¹ï¸ About](#about-this-repository) &nbsp;Â·&nbsp; [ğŸ™ğŸ» Acknowledgments](#acknowledgments)

</div>

---

<!-- =========================================================================================
                                     OVERVIEW SECTION
     ========================================================================================= -->
## Overview

Computer Organization and Architecture (CSC403) and Processor Architecture Lab (CSL403) are core subjects in the Second Year (Semester IV) of the Computer Engineering curriculum at the University of Mumbai. These courses establish the foundational understanding of how computers are designed, organized, and function at the hardware level, bridging the gap between software programming and hardware implementation.

### Course Topics

The curriculum encompasses several key domains in computer system architecture:

- **Computer Organization Fundamentals**: Register organization, instruction set architecture, addressing modes
- **Control Unit Design**: Hardwired control, micro-programmed control, control memory organization
- **Arithmetic Operations**: Binary arithmetic, Booth's multiplication algorithm, restoring division
- **Memory Organization**: Memory hierarchy, cache mapping techniques (direct, associative, set-associative)
- **Cache Memory**: Cache coherence, interleaving, memory partitioning, paging concepts
- **Input/Output Organization**: I/O interfaces, interrupt handling, DMA
- **Processor Design**: ALU design, adder circuits, shift registers, digital logic implementation
- **Pipeline Architecture**: Instruction pipelining, hazards, and optimization techniques

### Repository Purpose

This repository represents a curated collection of study materials, reference books, assignments, and personal preparation notes compiled during my academic journey. The primary motivation for creating and maintaining this archive is simple yet profound: **to preserve knowledge for continuous learning and future reference**.

As I progress in my career, I recognize that computer architecture fundamentals remain essential for hardware design, embedded systems, and low-level programming. This repository serves as my intellectual reference point: a resource I can return to for relearning concepts, reviewing methodologies, and strengthening understanding when needed.

**Why this repository exists:**

- **Knowledge Preservation**: To maintain organized access to comprehensive study materials beyond the classroom.
- **Continuous Learning**: To support lifelong learning by enabling easy revisitation of fundamental computer architecture concepts.
- **Academic Documentation**: To authentically document my learning journey through COA and PAL.
- **Community Contribution**: To share these resources with students and learners who may benefit from them.

All materials in this repository were gathered, organized, and documented by me during my undergraduate studies (2018-2022) as part of my coursework and exam preparation.

---

<!-- =========================================================================================
                                     CONTENTS SECTION
     ========================================================================================= -->
## Repository Contents

### Reference Books

This collection includes **17 comprehensive reference materials** covering all major topics:

| # | Resource | Focus Area |
|:-:|:---|:---|
| 1 | [COA Techmax](Reference%20Books/COA%20Techmax.pdf) | Complete syllabus coverage |
| 2 | [COA Notes](Reference%20Books/COA_Notes.pdf) | Comprehensive lecture notes by Amey Thakur |
| 3 | [Cache Coherence Interleaved](Reference%20Books/Cache%20Coherence%20Interleaved.pdf) | Cache coherence and memory interleaving |
| 4 | [Cache Mapping](Reference%20Books/Cache%20Mapping.pdf) | Direct, associative, and set-associative mapping |
| 5 | [Direct Mapping Figure Modified](Reference%20Books/Direct%20Mapping%20Figure%20Modified.pdf) | Visual guide to direct mapping |
| 6 | [Dynamic Partition](Reference%20Books/Dynamic%20Partition.pdf) | Dynamic memory partitioning techniques |
| 7 | [Hardwired Control Unit](Reference%20Books/Hardwired%20Control%20Unit.pdf) | Hardwired control design principles |
| 8 | [Instruction Format and Micro operation](Reference%20Books/Instruction%20Format%20and%20Micro%20operation.pdf) | Instruction formats and micro-operations |
| 9 | [MEMORY PART 3](Reference%20Books/MEMORY%20PART%203.pdf) | Advanced memory concepts |
| 10 | [Memory Organisation Part 1 new](Reference%20Books/Memory%20Organisation%20Part%201%20new.pdf) | Memory organization fundamentals |
| 11 | [Memory Partitioning](Reference%20Books/Memory%20Partitioning.pdf) | Memory partitioning strategies |
| 12 | [Micro instruction format and sequencing](Reference%20Books/Micro%20instruction%20format%20and%20sequencing.pdf) | Micro-instruction design |
| 13 | [Micro programmed Control Unit](Reference%20Books/Micro%20programmed%20Control%20Unit.pdf) | Microprogrammed control design |
| 14 | [Paging](Reference%20Books/Paging.pdf) | Virtual memory and paging concepts |
| 15 | [COA Question Bank](Reference%20Books/COA%20Question%20Bank.png) | Practice questions for exam preparation |
| 16 | [COA VIVA](Reference%20Books/COA%20VIVA.png) | Oral examination preparation guide |
| 17 | [SEM - IV Books List](Reference%20Books/SEM%20-%20IV%20Books.png) | Curated book recommendations |

---

### The Wall

<div align="center">

**Collaborative Study Notes**

<table>
<tr>
<td align="center">
<a href="https://github.com/Amey-Thakur">
<img src="https://github.com/Amey-Thakur.png" alt="Amey Thakur" width="150" height="150"/><br/>
<b>Amey Thakur</b>
</a>
</td>
<td align="center">
<a href="https://github.com/msatmod">
<img src="THE%20WALL/Mega_Satish.png" alt="Mega Satish" width="150" height="150"/><br/>
<b>Mega Satish</b>
</a>
</td>
</tr>
</table>

</div>

> [!IMPORTANT]
> ğŸ’ **Special Thanks**: A heartfelt thank you to Mega for her constant support, patience, and clarity throughout this journey. Learning alongside her made a real difference, not only because she explained concepts so clearly, but because she truly cared about understanding them together. Her thoughtful approach to teaching, openness to discussion, and steady encouragement turned challenges into meaningful learning moments. This work reflects the growth that came from learning side by side. Thank you, Mega, for everything you shared and taught along the way.

### The Wall - Notes Authored by [MEGA SATISH](https://github.com/msatmod)

Comprehensive chapter-wise notes curated by Mega Satish, covering all essential topics:

| Chapter | Resource | Topics Covered |
|:-:|:---|:---|
| 1 | [COA Chapter - 1](THE%20WALL/COA_Chapter-1.pdf) | Introduction to computer organization and basic concepts |
| 2 | [COA Chapter - 2](THE%20WALL/COA_Chapter-2.pdf) | Register organization and instruction set architecture |
| 3 | [COA Chapter - 3](THE%20WALL/COA_Chapter-3.pdf) | Control unit design and microprogramming |
| 4 | [COA Chapter - 4](THE%20WALL/COA_Chapter-4.pdf) | Memory organization and cache concepts |
| 5 | [COA Chapter - 5](THE%20WALL/COA_Chapter-5.pdf) | I/O organization and advanced topics |

> [!NOTE]
> **COVID-19 Impact**: This coursework was completed during the COVID-19 pandemic in 2020. Due to the nationwide lockdown and the sudden transition to online learning, several planned laboratory sessions and collaborative note-taking activities could not be carried out as originally intended. Despite these challenges, efforts were made to adapt and preserve as much work as possible. The limited chapter notes in this section reflect the disruption caused by the pandemic, rather than a lack of effort or commitment.

---

### Personal Preparation

Study materials and planning resources for effective exam preparation:

| Resource | Description |
|:---|:---|
| ğŸ“ [Syllabus Breakdown](My%20Preparation/Syllabus.png) | Detailed module-wise syllabus notes |
| ğŸ“Š [Module Planning](My%20Preparation/Modules.png) | Topic organization and study schedule |
| ğŸ¯ [Examination Blueprint](Blueprint%20(COA).png) | Question paper pattern and marking scheme |
| ğŸ“„ [COA Test](COA_Test_B-50.pdf) | Practice test paper |
| ğŸ† [Achievement Certificate](Certificate.jpg) | Recognition in computer architecture excellence |
| ğŸ“‹ [Submission Completion Report](Submission%20Completion%20Report%20COA_PAL%20(Amey%20B-50).pdf) | Coursework completion documentation |

---

### Assignments

Academic assignments for comprehensive learning and practice:

| # | Assignment | Description | Link |
|:-:|:---|:---|:---:|
| 1 | **Assignment 1** | Fundamental concepts and register organization | [ğŸ“„ View](Assignments/COA_Assignment-1.pdf) |
| 2 | **Assignment 3** | Control unit and microprogramming | [ğŸ“„ View](Assignments/COA_Assignment-3.pdf) |
| 3 | **Assignment 4** | Memory organization and cache mapping | [ğŸ“„ View](Assignments/COA_Assignment-4.pdf) |
| 4 | **Assignment 5** | I/O organization and advanced topics | [ğŸ“„ View](Assignments/COA_Assignment-5.pdf) |

**Topics Covered**: Computer Organization (Register organization, ISA, Addressing modes) Â· Control Unit Design (Hardwired, Microprogrammed) Â· Arithmetic Operations (Booth's, Restoring Division) Â· Memory Organization (Cache mapping) Â· I/O Organization

---

<!-- =========================================================================================
                                     LABORATORY SECTION
     ========================================================================================= -->
## Processor Architecture Laboratory

The laboratory component (CSL403) focuses on hands-on implementation of processor components and algorithms using C programming and Logisim digital circuit simulator, providing practical experience in computer architecture design and analysis.

<div align="center">

  [![Total Experiments](https://img.shields.io/badge/Total%20Experiments-10-yellowgreen.svg)](Processor%20Architecture%20Lab/)
  [![Language](https://img.shields.io/badge/Language-C%20%7C%20Logisim-blueviolet.svg)](Processor%20Architecture%20Lab/)
  [![Lab Manual](https://img.shields.io/badge/Lab%20Manual-Available-brightgreen.svg)](Processor%20Architecture%20Lab/PRACTICAL%20LAB.pdf)

  **[ğŸ“‚ Browse All Experiments](Processor%20Architecture%20Lab/)**

</div>

### Laboratory Experiments

| Experiment | Topic | Type | View |
|:---|:---|:-:|:-:|
| **Experiment 1** | Introduction to Processor Architecture | ğŸ“„ Theory | [ğŸ“„](Processor%20Architecture%20Lab/Experiment-1/AMEY_B-50_PAL_EXPERIMENT-1.pdf) |
| **Experiment 2** | Booth's Multiplication Algorithm | ğŸ’» C Code | [ğŸ“‚](Processor%20Architecture%20Lab/Experiment-2/) |
| **Experiment 3** | Restoring Division Algorithm | ğŸ’» C Code | [ğŸ“‚](Processor%20Architecture%20Lab/Experiment-3/) |
| **Experiment 4** | Ripple Carry Adder Design | ğŸ”Œ Logisim | [ğŸ“‚](Processor%20Architecture%20Lab/Experiment-4/) |
| **Experiment 5** | ALU Design | ğŸ”Œ Logisim | [ğŸ“‚](Processor%20Architecture%20Lab/Experiment-5/) |
| **Experiment 6** | Shift Register Design | ğŸ”Œ Logisim | [ğŸ“‚](Processor%20Architecture%20Lab/Experiment-6/) |
| **Experiment 7** | Control Unit Design | ğŸ“„ Theory | [ğŸ“„](Processor%20Architecture%20Lab/Experiment-7/AMEY_B-50_PAL_EXPERIMENT-7.pdf) |
| **Experiment 8** | Memory Organization | ğŸ“„ Theory | [ğŸ“„](Processor%20Architecture%20Lab/Experiment-8/AMEY_B-50_PAL_EXPERIMENT-8.pdf) |
| **Experiment 9** | Cache Memory Design | ğŸ“„ Theory | [ğŸ“„](Processor%20Architecture%20Lab/Experiment-9/AMEY_B-50_PAL_EXPERIMENT-9.pdf) |
| **Experiment 10** | Pipelining Concepts | ğŸ“„ Theory | [ğŸ“„](Processor%20Architecture%20Lab/Experiment-10/AMEY_B-50_PAL_EXPERIMENT-10.pdf) |

### Program Details

<details>
<summary><strong>ğŸ”¢ Experiment 2: Booth's Multiplication Algorithm (C Program)</strong></summary>

| Program | Algorithm | Description | Code |
|:---|:---|:---|:-:|
| `Booths_Multiplication_Algorithm.c` | Booth's Algorithm | Signed binary multiplication using two's complement | [View](Processor%20Architecture%20Lab/Experiment-2/Booths_Multiplication_Algorithm.c) |

</details>

<details>
<summary><strong>â— Experiment 3: Restoring Division Algorithm (C Program)</strong></summary>

| Program | Algorithm | Description | Code |
|:---|:---|:---|:-:|
| `Restoring_Division_Algorithm.c` | Restoring Division | Binary division with restoration step | [View](Processor%20Architecture%20Lab/Experiment-3/Restoring_Division_Algorithm.c) |

</details>

<details>
<summary><strong>â• Experiment 4: Ripple Carry Adder (Logisim Circuit)</strong></summary>

| Circuit | Components | Outputs | File |
|:---|:---|:---|:-:|
| `RIPPLE_CARRY_ADDER.circ` | Half Adder, Full Adder | 4-bit Addition | [View](Processor%20Architecture%20Lab/Experiment-4/) |

**Circuit Diagrams**: [Half Adder](Processor%20Architecture%20Lab/Experiment-4/HALF_ADDER.png) Â· [Full Adder](Processor%20Architecture%20Lab/Experiment-4/FULL_ADDER.png) Â· [Ripple Carry Adder](Processor%20Architecture%20Lab/Experiment-4/RIPPLE_CARRY_ADDER.png)

</details>

<details>
<summary><strong>âš¡ Experiment 5: ALU Design (Logisim Circuit)</strong></summary>

| Circuit | Description | File |
|:---|:---|:-:|
| `ALU.circ` | Basic ALU component | [View](Processor%20Architecture%20Lab/Experiment-5/ALU.circ) |
| `ALU_Design.circ` | Complete ALU design | [View](Processor%20Architecture%20Lab/Experiment-5/ALU_Design.circ) |

</details>

<details>
<summary><strong>â†”ï¸ Experiment 6: Shift Register Design (Logisim Circuit)</strong></summary>

| Circuit | Description | File |
|:---|:---|:-:|
| `SHIFT_REGISTER.circ` | Complete shift register implementation | [View](Processor%20Architecture%20Lab/Experiment-6/SHIFT_REGISTER.circ) |

**Circuit Diagrams**: [Left Shift](Processor%20Architecture%20Lab/Experiment-6/LEFT_SHIFT_REGISTER.png) Â· [Right Shift](Processor%20Architecture%20Lab/Experiment-6/RIGHT_SHIFT_REGISTER.png) Â· [PIPO](Processor%20Architecture%20Lab/Experiment-6/PIPO_SHIFT_REGISTER.png)

</details>

### Laboratory Documentation

| Resource | Description |
|:---|:---|
| ğŸ§ª [Laboratory Journal](Processor%20Architecture%20Lab/PRACTICAL%20LAB.pdf) | Complete record of experiments with theory, diagrams, and analysis |

---

<!-- =========================================================================================
                                     SYLLABUS SECTION
     ========================================================================================= -->
## Syllabus

> ğŸ“‹ **[Official CBCGS Syllabus](SE-Comps_CBCGS_Syllabus.pdf)**  
> Complete Second Year Computer Engineering syllabus document from the University of Mumbai, including detailed course outcomes, assessment criteria, and module specifications for Computer Organization and Architecture and Processor Architecture Lab.

> [!IMPORTANT]
> Always verify the latest syllabus details with the official University of Mumbai website, as curriculum updates may occur after this repository's archival date.

---

<!-- =========================================================================================
                                     USAGE GUIDELINES SECTION
     ========================================================================================= -->
## Usage Guidelines

This repository is openly shared to support learning and knowledge exchange across the academic community.

**For Students**  
Use these resources as reference materials for understanding concepts, reviewing processor design techniques, and preparing for examinations. All content is organized for self-paced learning.

**For Educators**  
These materials may serve as curriculum references, assignment examples, or supplementary teaching resources. Attribution is appreciated when utilizing content.

**For Researchers**  
The documentation and organization may provide insights into academic resource curation and educational content structuring.

---

<!-- =========================================================================================
                                     LICENSE SECTION
     ========================================================================================= -->
## License

This repository and all linked academic content are made available under the **Creative Commons Attribution 4.0 International License (CC BY 4.0)**. See the [LICENSE](LICENSE) file for complete terms.

**Summary**: You are free to share and adapt this content for any purpose, even commercially, as long as you provide appropriate attribution to the original author.

> [!NOTE]
> **Summary**: You are free to share and adapt this content for any purpose, even commercially, as long as you provide appropriate attribution. CC BY 4.0 allows for adaptations and even commercial use, requiring only that the original author receive credit.

---

<!-- =========================================================================================
                                     ABOUT SECTION
     ========================================================================================= -->
## About This Repository

**Created & Maintained by**: [Amey Thakur](https://github.com/Amey-Thakur)  
**Academic Journey**: Bachelor of Engineering in Computer Engineering (2018-2022)  
**Institution**: [Terna Engineering College](https://ternaengg.ac.in/), Navi Mumbai  
**University**: [University of Mumbai](https://mu.ac.in/)

This repository represents a comprehensive collection of study materials, reference books, assignments, and personal preparation notes curated during my academic journey. All content has been carefully organized and documented to serve as a valuable resource for students pursuing Computer Organization and Architecture & Processor Architecture Lab.

**Connect**: [GitHub](https://github.com/Amey-Thakur) Â· [LinkedIn](https://www.linkedin.com/in/amey-thakur)

### Acknowledgments

Grateful acknowledgment to [Mega Satish](https://github.com/msatmod) for her exceptional contribution to this repository through "THE WALL" - comprehensive chapter-wise notes that became an invaluable resource for understanding complex computer architecture concepts. Her constant support, patience, and clarity throughout this journey made a real difference. Learning alongside her was transformative, not only because she explained concepts so clearly, but because she truly cared about understanding them together. Her thoughtful approach to teaching, openness to discussion, and steady encouragement turned challenges into meaningful learning moments. This work reflects the growth that came from learning side by side. Thank you, Mega, for everything you shared and taught along the way.

Special thanks to the faculty members of the Department of Computer Engineering at Terna Engineering College for their guidance and instruction in Computer Organization and Architecture. Their clear teaching and continued support helped develop a strong understanding of processor design and computer system architecture.

Special thanks to the mentors and peers whose encouragement, discussions, and support contributed meaningfully to this learning experience.

---

<!-- =========================================================================================
                                     FOOTER SECTION
     ========================================================================================= -->
<div align="center">

  <!-- Footer Navigation -->
  **[â¬† Back to Top](#computer-organization-and-architecture-and-processor-architecture-lab)**

  **[ğŸ“– Overview](#overview)** &nbsp;Â·&nbsp; **[ğŸ“‚ Contents](#repository-contents)** &nbsp;Â·&nbsp; **[ğŸ“š Reference Books](#reference-books)** &nbsp;Â·&nbsp; **[ğŸ“ The Wall](#the-wall)** &nbsp;Â·&nbsp; **[âœï¸ Personal Preparation](#personal-preparation)** &nbsp;Â·&nbsp; **[ğŸ“„ Assignments](#assignments)** &nbsp;Â·&nbsp; **[ğŸ§ª Laboratory](#processor-architecture-laboratory)** &nbsp;Â·&nbsp; **[ğŸ“‹ Syllabus](#syllabus)** &nbsp;Â·&nbsp; **[ğŸ“˜ Usage Guidelines](#usage-guidelines)** &nbsp;Â·&nbsp; **[ğŸ“œ License](#license)** &nbsp;Â·&nbsp; **[â„¹ï¸ About](#about-this-repository)** &nbsp;Â·&nbsp; **[ğŸ™ğŸ» Acknowledgments](#acknowledgments)**

  <br>

  **[ğŸ§ª Processor Architecture Laboratory](Processor%20Architecture%20Lab/)**

</div>

---

<div align="center">

  ### ğŸ“ [Computer Engineering Repository](https://github.com/Amey-Thakur/COMPUTER-ENGINEERING)

  **Computer Engineering (B.E.) - University of Mumbai**

  *Semester-wise curriculum, laboratories, projects, and academic notes.*

</div>
