library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
library proasic3;

entity comparator is
    port(
         A : in std_logic_vector(15 downto 0); 
         B : in std_logic_vector(15 downto 0); 
         eq : out std_logic 
    );     
end comparator;

architecture bhv of comparator is
 
begin

  eq <= '1' when A = B else '0';

end bhv;