/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_16z;
  wire celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[2] ^ in_data[57]);
  assign celloutsig_0_3z = ~(in_data[2] ^ celloutsig_0_0z);
  assign celloutsig_0_22z = ~(celloutsig_0_3z ^ celloutsig_0_0z);
  assign celloutsig_0_4z = ~(celloutsig_0_7z ^ celloutsig_0_0z);
  assign celloutsig_0_81z = ~(celloutsig_0_11z ^ _00_);
  assign celloutsig_0_93z = ~(celloutsig_0_30z ^ celloutsig_0_22z);
  assign celloutsig_0_94z = ~(celloutsig_0_81z ^ celloutsig_0_16z);
  assign celloutsig_1_1z = ~(_01_ ^ in_data[132]);
  assign celloutsig_1_2z = ~(in_data[168] ^ celloutsig_1_1z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_1_5z = ~(in_data[138] ^ celloutsig_1_1z);
  assign celloutsig_1_7z = ~(celloutsig_1_4z ^ celloutsig_1_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_7z ^ _01_);
  assign celloutsig_1_15z = ~(celloutsig_1_1z ^ celloutsig_1_8z);
  assign celloutsig_1_17z = ~(celloutsig_1_2z ^ celloutsig_1_7z);
  assign celloutsig_1_18z = ~(celloutsig_1_8z ^ celloutsig_1_15z);
  assign celloutsig_1_19z = ~(celloutsig_1_17z ^ celloutsig_1_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_0z ^ celloutsig_0_3z);
  assign celloutsig_0_16z = ~(celloutsig_0_7z ^ celloutsig_0_4z);
  assign celloutsig_0_28z = ~(celloutsig_0_11z ^ celloutsig_0_16z);
  assign celloutsig_0_30z = ~(celloutsig_0_7z ^ celloutsig_0_28z);
  reg [3:0] _27_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 4'h0;
    else _27_ <= in_data[177:174];
  assign { _03_, _02_, _04_, _01_ } = _27_;
  reg [4:0] _28_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 5'h00;
    else _28_ <= in_data[86:82];
  assign { _05_[4], _00_, celloutsig_0_7z, _05_[1:0] } = _28_;
  assign _05_[3:2] = { _00_, celloutsig_0_7z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
