set SynModuleInfo {
  {SRCNAME FIR_filter MODELNAME FIR_filter RTLNAME FIR_HLS_FIR_filter
    SUBMODULES {
      {MODELNAME FIR_HLS_am_addmul_16s_16s_11ns_29_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_11ns_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_10ns_28_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_10ns_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_11s_28_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_11s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_10s_27_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_10s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_9ns_27_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_9ns_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_8ns_25_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_8ns_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_8s_25_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_8s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_8s_24_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_8s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_14ns_31_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_14ns_31_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_10s_26_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_10s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_17s_17s_6s_23_4_1 RTLNAME FIR_HLS_am_addmul_17s_17s_6s_23_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1 RTLNAME FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1 RTLNAME FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W RTLNAME FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME FIR_HLS MODELNAME FIR_HLS RTLNAME FIR_HLS IS_TOP 1
    SUBMODULES {
      {MODELNAME FIR_HLS_mul_16s_8s_24_1_1 RTLNAME FIR_HLS_mul_16s_8s_24_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME FIR_HLS_mul_16s_12s_27_1_1 RTLNAME FIR_HLS_mul_16s_12s_27_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME FIR_HLS_mul_16s_13ns_28_1_1 RTLNAME FIR_HLS_mul_16s_13ns_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1 RTLNAME FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1 RTLNAME FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_mac_muladd_16s_10s_28s_28_4_1 RTLNAME FIR_HLS_mac_muladd_16s_10s_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_13ns_30_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_13ns_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1 RTLNAME FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1 RTLNAME FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1 RTLNAME FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1 RTLNAME FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1 RTLNAME FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1 RTLNAME FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_13ns_29_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_13ns_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_regslice_both RTLNAME FIR_HLS_regslice_both BINDTYPE interface TYPE adapter IMPL reg_slice}
    }
  }
}
