

================================================================
== Vitis HLS Report for 'Conv'
================================================================
* Date:           Wed Mar 30 16:10:59 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        conv_core
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_Conv_Pipeline_Input_Channel_fu_384  |Conv_Pipeline_Input_Channel  |        2|   196620|  20.000 ns|  1.966 ms|    2|  196620|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |                                                   |  Latency (cycles) |  Iteration |  Initiation Interval  |      Trip      |          |
        |                     Loop Name                     |   min   |   max   |   Latency  |  achieved |   target  |      Count     | Pipelined|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_43_1_VITIS_LOOP_45_2_VITIS_LOOP_47_3  |        ?|        ?|           ?|          -|          -|  0 ~ 4261413375|        no|
        | + VITIS_LOOP_50_4_VITIS_LOOP_52_5                 |        ?|        ?|  7 ~ 196631|          -|          -|               ?|        no|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    11|       -|       -|    -|
|Expression       |        -|     -|       0|    1560|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|    15|    2208|    2598|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     568|    -|
|Register         |        -|     -|    1664|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|    26|    3872|    4726|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     2|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_Conv_Pipeline_Input_Channel_fu_384  |Conv_Pipeline_Input_Channel     |        0|   3|  543|  656|    0|
    |control_s_axi_U                         |control_s_axi                   |        0|   0|  474|  748|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U14      |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U15         |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |gmem_m_axi_U                            |gmem_m_axi                      |        4|   0|  512|  580|    0|
    |mul_16ns_32ns_48_1_1_U19                |mul_16ns_32ns_48_1_1            |        0|   2|    0|   20|    0|
    |mul_32ns_16ns_48_1_1_U20                |mul_32ns_16ns_48_1_1            |        0|   2|    0|   20|    0|
    |mul_32ns_16ns_48_1_1_U21                |mul_32ns_16ns_48_1_1            |        0|   2|    0|   20|    0|
    |mul_32ns_16ns_48_1_1_U24                |mul_32ns_16ns_48_1_1            |        0|   2|    0|   20|    0|
    |mul_32s_16ns_48_1_1_U23                 |mul_32s_16ns_48_1_1             |        0|   2|    0|   20|    0|
    |mul_8ns_8ns_16_1_1_U18                  |mul_8ns_8ns_16_1_1              |        0|   0|    0|   40|    0|
    |mul_8ns_8ns_16_1_1_U22                  |mul_8ns_8ns_16_1_1              |        0|   0|    0|   40|    0|
    |sdiv_18ns_9ns_16_22_seq_1_U16           |sdiv_18ns_9ns_16_22_seq_1       |        0|   0|  226|  110|    0|
    |sdiv_18ns_9ns_16_22_seq_1_U17           |sdiv_18ns_9ns_16_22_seq_1       |        0|   0|  226|  110|    0|
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                |        4|  15| 2208| 2598|    0|
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |mac_mul_sub_16ns_8ns_8ns_16_4_1_U27   |mac_mul_sub_16ns_8ns_8ns_16_4_1   |  i0 * i1 - i2|
    |mac_muladd_16ns_16ns_48ns_48_4_1_U32  |mac_muladd_16ns_16ns_48ns_48_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16ns_48s_48_4_1_U34    |mac_muladd_16s_16ns_48s_48_4_1    |  i0 + i1 * i2|
    |mul_mul_16ns_16ns_32_4_1_U25          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U26          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U30          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U33          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_8ns_16_4_1_U28           |mul_mul_16ns_8ns_16_4_1           |       i0 * i1|
    |mul_mul_16ns_8ns_16_4_1_U29           |mul_mul_16ns_8ns_16_4_1           |       i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U31           |mul_mul_16s_16ns_32_4_1           |       i0 * i1|
    |mul_mul_8ns_16ns_24_4_1_U35           |mul_mul_8ns_16ns_24_4_1           |       i0 * i1|
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Hout_V_fu_675_p2            |         +|   0|  0|  23|          16|           1|
    |Wout_V_fu_665_p2            |         +|   0|  0|  23|          16|           1|
    |add_ln1057_1_fu_810_p2      |         +|   0|  0|  55|          48|           1|
    |add_ln1057_2_fu_1007_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln1057_fu_1145_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln1543_1_fu_474_p2      |         +|   0|  0|  16|           9|           2|
    |add_ln1543_2_fu_560_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln1543_3_fu_606_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln1543_fu_416_p2        |         +|   0|  0|  16|           9|           2|
    |add_ln225_2_fu_1205_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln43_fu_824_p2          |         +|   0|  0|  23|          16|           1|
    |add_ln50_fu_1026_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln573_2_fu_967_p2       |         +|   0|  0|  55|          48|          48|
    |add_ln573_fu_799_p2         |         +|   0|  0|  55|          48|          48|
    |add_ln76_fu_1260_p2         |         +|   0|  0|  71|          64|          64|
    |empty_fu_776_p2             |         +|   0|  0|  71|          64|          64|
    |h_V_fu_988_p2               |         +|   0|  0|  23|          16|          16|
    |h_V_mid1_fu_1036_p2         |         +|   0|  0|  23|          16|          16|
    |i_4_fu_907_p2               |         +|   0|  0|  23|          16|           1|
    |j_fu_1140_p2                |         +|   0|  0|  23|          16|           1|
    |jj_fu_1244_p2               |         +|   0|  0|  15|           8|           1|
    |p_mid130_fu_842_p2          |         +|   0|  0|  71|          64|          64|
    |tmp_fu_1226_p2              |         +|   0|  0|  39|          32|          32|
    |w_V_fu_1091_p2              |         +|   0|  0|  23|          16|          16|
    |grp_fu_584_p0               |         -|   0|  0|  25|          18|          18|
    |grp_fu_630_p0               |         -|   0|  0|  25|          18|          18|
    |sub_ln1543_1_fu_446_p2      |         -|   0|  0|  15|           1|           8|
    |sub_ln1543_2_fu_488_p2      |         -|   0|  0|  16|           1|           9|
    |sub_ln1543_3_fu_504_p2      |         -|   0|  0|  15|           1|           8|
    |sub_ln1543_fu_430_p2        |         -|   0|  0|  16|           1|           9|
    |sub_ln45_fu_954_p2          |         -|   0|  0|  23|          16|          16|
    |and_ln56_1_fu_1131_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln56_fu_1125_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln73_1_fu_1320_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln73_fu_1326_p2         |       and|   0|  0|   2|           1|           1|
    |cmp_i_i2831078_fu_719_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1057_1_fu_805_p2     |      icmp|   0|  0|  23|          48|          48|
    |icmp_ln1057_2_fu_819_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1057_3_fu_875_p2     |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1057_4_fu_1002_p2    |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1057_5_fu_1120_p2    |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1057_6_fu_1013_p2    |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_fu_742_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln56_1_fu_1074_p2      |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln56_fu_997_p2         |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln73_1_fu_1308_p2      |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln73_fu_1302_p2        |      icmp|   0|  0|  11|           8|           2|
    |or_ln45_fu_887_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln56_fu_1100_p2          |        or|   0|  0|  16|          16|          16|
    |or_ln73_fu_1314_p2          |        or|   0|  0|   2|           1|           1|
    |grp_fu_1352_p0              |    select|   0|  0|  16|           1|           1|
    |pad_x_V_1_fu_528_p3         |    select|   0|  0|   8|           1|           8|
    |pad_x_V_fu_462_p3           |    select|   0|  0|   8|           1|           8|
    |pad_y_V_1_fu_536_p3         |    select|   0|  0|   8|           1|           8|
    |pad_y_V_fu_520_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln1057_1_fu_924_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln1057_2_fu_857_p3   |    select|   0|  0|  61|           1|          62|
    |select_ln1057_3_fu_936_p3   |    select|   0|  0|  16|           1|           1|
    |select_ln1057_4_fu_942_p3   |    select|   0|  0|  45|           1|          48|
    |select_ln1057_5_fu_880_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln1057_6_fu_917_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln1057_7_fu_1151_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln1057_fu_901_p3     |    select|   0|  0|  16|           1|           1|
    |select_ln45_1_fu_948_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln45_2_fu_973_p3     |    select|   0|  0|  45|           1|          48|
    |select_ln49_1_fu_1041_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln49_2_fu_1057_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln49_3_fu_1079_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln49_fu_1018_p3      |    select|   0|  0|   8|           1|           1|
    |select_ln76_fu_1331_p3      |    select|   0|  0|  32|           1|           1|
    |xor_ln56_fu_1114_p2         |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1560|        1009|        1036|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  259|         60|    1|         60|
    |cout_fu_200              |    9|          2|   16|         32|
    |gmem_ARADDR              |   14|          3|   64|        192|
    |gmem_ARBURST             |    9|          2|    2|          4|
    |gmem_ARCACHE             |    9|          2|    4|          8|
    |gmem_ARID                |    9|          2|    1|          2|
    |gmem_ARLEN               |   14|          3|   32|         96|
    |gmem_ARLOCK              |    9|          2|    2|          4|
    |gmem_ARPROT              |    9|          2|    3|          6|
    |gmem_ARQOS               |    9|          2|    4|          8|
    |gmem_ARREGION            |    9|          2|    4|          8|
    |gmem_ARSIZE              |    9|          2|    3|          6|
    |gmem_ARUSER              |    9|          2|    1|          2|
    |gmem_ARVALID             |   14|          3|    1|          3|
    |gmem_RREADY              |   14|          3|    1|          3|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |grp_fu_399_ce            |    9|          2|    1|          2|
    |grp_fu_399_p0            |   14|          3|   32|         96|
    |grp_fu_399_p1            |   14|          3|   32|         96|
    |i_fu_192                 |    9|          2|   16|         32|
    |ii_reg_335               |    9|          2|    8|         16|
    |indvar_flatten13_fu_196  |    9|          2|   32|         64|
    |indvar_flatten52_fu_204  |    9|          2|   48|         96|
    |indvar_flatten_reg_324   |    9|          2|   16|         32|
    |jj_1_reg_346             |    9|          2|    8|         16|
    |lhs_V_1_fu_188           |    9|          2|   16|         32|
    |sum_1_reg_357            |    9|          2|   32|         64|
    |sum_3_reg_369            |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  568|        128|  417|       1054|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |CHin_cast10_reg_1619                                 |  16|   0|   24|          8|
    |CHin_read_reg_1501                                   |  16|   0|   16|          0|
    |CHout_cast6_reg_1624                                 |  16|   0|   32|         16|
    |CHout_cast_reg_1612                                  |  16|   0|   48|         32|
    |CHout_read_reg_1489                                  |  16|   0|   16|          0|
    |Kx_cast7_reg_1607                                    |   8|   0|   16|          8|
    |Kx_read_reg_1483                                     |   8|   0|    8|          0|
    |Ky_read_reg_1478                                     |   8|   0|    8|          0|
    |Sx_read_reg_1473                                     |   8|   0|    8|          0|
    |Sy_read_reg_1468                                     |   8|   0|    8|          0|
    |W_read_reg_1453                                      |  64|   0|   64|          0|
    |Win_read_reg_1496                                    |  16|   0|   16|          0|
    |Wout_V_cast_reg_1562                                 |  16|   0|   32|         16|
    |Wout_V_reg_1556                                      |  16|   0|   16|          0|
    |add_ln1057_1_reg_1672                                |  48|   0|   48|          0|
    |add_ln1057_2_reg_1757                                |  16|   0|   16|          0|
    |add_ln225_2_reg_1817                                 |  64|   0|   64|          0|
    |add_ln43_reg_1686                                    |  16|   0|   16|          0|
    |add_ln573_reg_1664                                   |  48|   0|   48|          0|
    |and_ln56_1_reg_1788                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                            |  59|   0|   59|          0|
    |bias_read_reg_1447                                   |  64|   0|   64|          0|
    |bitcast_ln1057_reg_1749                              |  32|   0|   32|          0|
    |bound10_reg_1638                                     |  32|   0|   32|          0|
    |bound19_reg_1643                                     |  48|   0|   48|          0|
    |bound_reg_1633                                       |  16|   0|   16|          0|
    |cmp_i_i2831078_reg_1629                              |   1|   0|    1|          0|
    |conv_i9_i381_reg_1580                                |   8|   0|   16|          8|
    |conv_i_i282_reg_1595                                 |  16|   0|   32|         16|
    |cout_fu_200                                          |  16|   0|   16|          0|
    |feature_in_read_reg_1458                             |  64|   0|   64|          0|
    |feature_out_read_reg_1442                            |  64|   0|   64|          0|
    |gmem_addr_1_reg_1851                                 |  64|   0|   64|          0|
    |gmem_addr_reg_1692                                   |  64|   0|   64|          0|
    |grp_Conv_Pipeline_Input_Channel_fu_384_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_192                                             |  16|   0|   16|          0|
    |icmp_ln1057_2_reg_1677                               |   1|   0|    1|          0|
    |icmp_ln1057_reg_1648                                 |   1|   0|    1|          0|
    |ii_reg_335                                           |   8|   0|    8|          0|
    |indvar_flatten13_fu_196                              |  32|   0|   32|          0|
    |indvar_flatten52_fu_204                              |  48|   0|   48|          0|
    |indvar_flatten_reg_324                               |  16|   0|   16|          0|
    |jj_1_reg_346                                         |   8|   0|    8|          0|
    |jj_reg_1840                                          |   8|   0|    8|          0|
    |lhs_V_1_fu_188                                       |  16|   0|   16|          0|
    |mul_ln49_2_reg_1778                                  |  16|   0|   16|          0|
    |mul_ln49_3_reg_1812                                  |  32|   0|   32|          0|
    |pad_x_V_1_reg_1515                                   |   8|   0|    8|          0|
    |pad_y_V_1_reg_1520                                   |   8|   0|    8|          0|
    |relu_en_read_reg_1463                                |   1|   0|    1|          0|
    |rhs_2_reg_1602                                       |  16|   0|   48|         32|
    |rhs_8_reg_1574                                       |   8|   0|   16|          8|
    |select_ln1057_1_reg_1732                             |  16|   0|   16|          0|
    |select_ln1057_5_reg_1698                             |   1|   0|    1|          0|
    |select_ln1057_6_reg_1722                             |  16|   0|   16|          0|
    |select_ln45_2_reg_1744                               |  48|   0|   48|          0|
    |select_ln45_reg_1705                                 |  16|   0|   16|          0|
    |select_ln49_2_reg_1773                               |   8|   0|    8|          0|
    |select_ln49_reg_1762                                 |   8|   0|    8|          0|
    |select_ln76_reg_1857                                 |  32|   0|   32|          0|
    |sub_ln1525_reg_1727                                  |  16|   0|   16|          0|
    |sub_ln45_reg_1738                                    |  16|   0|   16|          0|
    |sum_1_reg_357                                        |  32|   0|   32|          0|
    |sum_3_reg_369                                        |  32|   0|   32|          0|
    |sum_reg_1845                                         |  32|   0|   32|          0|
    |tmp9_reg_1832                                        |  48|   0|   48|          0|
    |trunc_ln4_reg_1827                                   |  62|   0|   62|          0|
    |w_V_reg_1783                                         |  16|   0|   16|          0|
    |zext_ln1525_1_reg_1590                               |   8|   0|   16|          8|
    |zext_ln1525_reg_1585                                 |   8|   0|   16|          8|
    |zext_ln1543_3_reg_1525                               |  16|   0|   17|          1|
    |zext_ln1543_8_reg_1540                               |  16|   0|   17|          1|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1664|   0| 1826|        162|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          Conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          Conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          Conv|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 49 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 47 
43 --> 44 
44 --> 45 
45 --> 46 47 
46 --> 47 
47 --> 48 
48 --> 38 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V_1 = alloca i32 1"   --->   Operation 60 'alloca' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 61 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 62 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cout = alloca i32 1"   --->   Operation 63 'alloca' 'cout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten52 = alloca i32 1"   --->   Operation 64 'alloca' 'indvar_flatten52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%feature_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_out"   --->   Operation 65 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias"   --->   Operation 66 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%W_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %W"   --->   Operation 67 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_in"   --->   Operation 68 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%relu_en_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %relu_en"   --->   Operation 69 'read' 'relu_en_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %mode"   --->   Operation 70 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%Sy_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Sy"   --->   Operation 71 'read' 'Sy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%Sx_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Sx"   --->   Operation 72 'read' 'Sx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%Ky_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Ky"   --->   Operation 73 'read' 'Ky_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%Kx_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Kx"   --->   Operation 74 'read' 'Kx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%CHout_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %CHout"   --->   Operation 75 'read' 'CHout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%Win_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Win"   --->   Operation 76 'read' 'Win_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%Hin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Hin"   --->   Operation 77 'read' 'Hin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%CHin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %CHin"   --->   Operation 78 'read' 'CHin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 79 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1543 = zext i8 %Kx_read"   --->   Operation 80 'zext' 'zext_ln1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln1543 = add i9 %zext_ln1543, i9 511"   --->   Operation 81 'add' 'add_ln1543' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node pad_x_V_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1543, i32 8"   --->   Operation 82 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.76ns)   --->   "%sub_ln1543 = sub i9 1, i9 %zext_ln1543"   --->   Operation 83 'sub' 'sub_ln1543' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1543_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1543, i32 1, i32 8"   --->   Operation 84 'partselect' 'trunc_ln1543_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.76ns)   --->   "%sub_ln1543_1 = sub i8 0, i8 %trunc_ln1543_1"   --->   Operation 85 'sub' 'sub_ln1543_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node pad_x_V_1)   --->   "%trunc_ln1543_2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln1543, i32 1, i32 8"   --->   Operation 86 'partselect' 'trunc_ln1543_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node pad_x_V_1)   --->   "%pad_x_V = select i1 %tmp_4, i8 %sub_ln1543_1, i8 %trunc_ln1543_2"   --->   Operation 87 'select' 'pad_x_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1543_1 = zext i8 %Ky_read"   --->   Operation 88 'zext' 'zext_ln1543_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.76ns)   --->   "%add_ln1543_1 = add i9 %zext_ln1543_1, i9 511"   --->   Operation 89 'add' 'add_ln1543_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node pad_y_V_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1543_1, i32 8"   --->   Operation 90 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.76ns)   --->   "%sub_ln1543_2 = sub i9 1, i9 %zext_ln1543_1"   --->   Operation 91 'sub' 'sub_ln1543_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1543_4 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1543_2, i32 1, i32 8"   --->   Operation 92 'partselect' 'trunc_ln1543_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.76ns)   --->   "%sub_ln1543_3 = sub i8 0, i8 %trunc_ln1543_4"   --->   Operation 93 'sub' 'sub_ln1543_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node pad_y_V_1)   --->   "%trunc_ln1543_5 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln1543_1, i32 1, i32 8"   --->   Operation 94 'partselect' 'trunc_ln1543_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node pad_y_V_1)   --->   "%pad_y_V = select i1 %tmp_5, i8 %sub_ln1543_3, i8 %trunc_ln1543_5"   --->   Operation 95 'select' 'pad_y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.39ns) (out node of the LUT)   --->   "%pad_x_V_1 = select i1 %mode_read, i8 %pad_x_V, i8 0" [../conv_core.cpp:9]   --->   Operation 96 'select' 'pad_x_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.39ns) (out node of the LUT)   --->   "%pad_y_V_1 = select i1 %mode_read, i8 %pad_y_V, i8 0" [../conv_core.cpp:9]   --->   Operation 97 'select' 'pad_y_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %pad_x_V_1, i1 0"   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1543_2 = zext i9 %shl_ln"   --->   Operation 99 'zext' 'zext_ln1543_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1543_3 = zext i16 %Win_read"   --->   Operation 100 'zext' 'zext_ln1543_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.85ns)   --->   "%add_ln1543_2 = add i17 %zext_ln1543_2, i17 %zext_ln1543_3"   --->   Operation 101 'add' 'add_ln1543_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1543_4 = zext i17 %add_ln1543_2"   --->   Operation 102 'zext' 'zext_ln1543_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1543_5 = zext i8 %Kx_read"   --->   Operation 103 'zext' 'zext_ln1543_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.86ns)   --->   "%sub_ln1543_4 = sub i18 %zext_ln1543_4, i18 %zext_ln1543_5"   --->   Operation 104 'sub' 'sub_ln1543_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1543_6 = zext i8 %Sx_read"   --->   Operation 105 'zext' 'zext_ln1543_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [22/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 106 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1543_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %pad_y_V_1, i1 0"   --->   Operation 107 'bitconcatenate' 'shl_ln1543_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1543_7 = zext i9 %shl_ln1543_1"   --->   Operation 108 'zext' 'zext_ln1543_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1543_8 = zext i16 %Hin_read"   --->   Operation 109 'zext' 'zext_ln1543_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.85ns)   --->   "%add_ln1543_3 = add i17 %zext_ln1543_7, i17 %zext_ln1543_8"   --->   Operation 110 'add' 'add_ln1543_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1543_9 = zext i17 %add_ln1543_3"   --->   Operation 111 'zext' 'zext_ln1543_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1543_10 = zext i8 %Ky_read"   --->   Operation 112 'zext' 'zext_ln1543_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.86ns)   --->   "%sub_ln1543_5 = sub i18 %zext_ln1543_9, i18 %zext_ln1543_10"   --->   Operation 113 'sub' 'sub_ln1543_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1543_11 = zext i8 %Sy_read"   --->   Operation 114 'zext' 'zext_ln1543_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [22/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 115 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln43 = store i48 0, i48 %indvar_flatten52" [../conv_core.cpp:43]   --->   Operation 116 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln43 = store i16 0, i16 %cout" [../conv_core.cpp:43]   --->   Operation 117 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln43 = store i32 0, i32 %indvar_flatten13" [../conv_core.cpp:43]   --->   Operation 118 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln43 = store i16 0, i16 %i" [../conv_core.cpp:43]   --->   Operation 119 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln43 = store i16 0, i16 %lhs_V_1" [../conv_core.cpp:43]   --->   Operation 120 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 121 [21/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 121 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [21/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 122 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 123 [20/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 123 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [20/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 124 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.37>
ST_4 : Operation 125 [19/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 125 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [19/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 126 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.37>
ST_5 : Operation 127 [18/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 127 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [18/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 128 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.37>
ST_6 : Operation 129 [17/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 129 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [17/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 130 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.37>
ST_7 : Operation 131 [16/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 131 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [16/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 132 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.37>
ST_8 : Operation 133 [15/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 133 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [15/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 134 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.37>
ST_9 : Operation 135 [14/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 135 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [14/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 136 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.37>
ST_10 : Operation 137 [13/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 137 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [13/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 138 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.37>
ST_11 : Operation 139 [12/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 139 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [12/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 140 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.37>
ST_12 : Operation 141 [11/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 141 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [11/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 142 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.37>
ST_13 : Operation 143 [10/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 143 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [10/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 144 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.37>
ST_14 : Operation 145 [9/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 145 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [9/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 146 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.37>
ST_15 : Operation 147 [8/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 147 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [8/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 148 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.37>
ST_16 : Operation 149 [7/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 149 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [7/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 150 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.37>
ST_17 : Operation 151 [6/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 151 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [6/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 152 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.37>
ST_18 : Operation 153 [5/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 153 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [5/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 154 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.37>
ST_19 : Operation 155 [4/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 155 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [4/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 156 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.37>
ST_20 : Operation 157 [3/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 157 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [3/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 158 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.37>
ST_21 : Operation 159 [2/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 159 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 160 [2/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 160 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.75>
ST_22 : Operation 161 [1/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 161 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i16 %sdiv_ln1543"   --->   Operation 162 'trunc' 'trunc_ln223' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.85ns)   --->   "%Wout_V = add i16 %trunc_ln223, i16 1"   --->   Operation 163 'add' 'Wout_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 164 [1/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 164 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln223_1 = trunc i16 %sdiv_ln1543_1"   --->   Operation 165 'trunc' 'trunc_ln223_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.85ns)   --->   "%Hout_V = add i16 %trunc_ln223_1, i16 1"   --->   Operation 166 'add' 'Hout_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%Wout_V_cast = zext i16 %Wout_V"   --->   Operation 167 'zext' 'Wout_V_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%cast8 = zext i16 %Hout_V"   --->   Operation 168 'zext' 'cast8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [4/4] (0.53ns) (root node of the DSP)   --->   "%bound10 = mul i32 %cast8, i32 %Wout_V_cast"   --->   Operation 169 'mul' 'bound10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 0.53>
ST_23 : Operation 170 [3/4] (0.53ns) (root node of the DSP)   --->   "%bound10 = mul i32 %cast8, i32 %Wout_V_cast"   --->   Operation 170 'mul' 'bound10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 0.53>
ST_24 : Operation 171 [2/4] (0.53ns) (root node of the DSP)   --->   "%bound10 = mul i32 %cast8, i32 %Wout_V_cast"   --->   Operation 171 'mul' 'bound10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 3.42>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21"   --->   Operation 172 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %CHin"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Hin"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Win"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %CHout"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHout, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHout, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Kx"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Ky"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Sx"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sx, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Sy"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sy, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sy, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mode"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu_en"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu_en, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu_en, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_20, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "%rhs_8 = zext i8 %Sy_read"   --->   Operation 214 'zext' 'rhs_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%conv_i9_i381 = zext i8 %pad_y_V_1" [../conv_core.cpp:9]   --->   Operation 215 'zext' 'conv_i9_i381' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1525 = zext i8 %Sx_read"   --->   Operation 216 'zext' 'zext_ln1525' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1525_1 = zext i8 %pad_x_V_1"   --->   Operation 217 'zext' 'zext_ln1525_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%conv_i_i282 = zext i16 %CHin_read"   --->   Operation 218 'zext' 'conv_i_i282' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%rhs_2 = zext i16 %Win_read"   --->   Operation 219 'zext' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%Kx_cast7 = zext i8 %Kx_read"   --->   Operation 220 'zext' 'Kx_cast7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%CHout_cast = zext i16 %CHout_read"   --->   Operation 221 'zext' 'CHout_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%CHin_cast10 = zext i16 %CHin_read"   --->   Operation 222 'zext' 'CHin_cast10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%CHout_cast6 = zext i16 %CHout_read"   --->   Operation 223 'zext' 'CHout_cast6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (1.10ns)   --->   "%cmp_i_i2831078 = icmp_eq  i16 %CHin_read, i16 0"   --->   Operation 224 'icmp' 'cmp_i_i2831078' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%cast = zext i8 %Ky_read"   --->   Operation 225 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (1.65ns)   --->   "%bound = mul i16 %cast, i16 %Kx_cast7"   --->   Operation 226 'mul' 'bound' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 227 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound10 = mul i32 %cast8, i32 %Wout_V_cast"   --->   Operation 227 'mul' 'bound10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%cast18 = zext i32 %bound10"   --->   Operation 228 'zext' 'cast18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (3.42ns)   --->   "%bound19 = mul i48 %CHout_cast, i48 %cast18"   --->   Operation 229 'mul' 'bound19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/1] (1.10ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %Wout_V, i16 0"   --->   Operation 230 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln43 = br void" [../conv_core.cpp:43]   --->   Operation 231 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.53>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%i_3 = load i16 %i"   --->   Operation 232 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i_3"   --->   Operation 233 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 234 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 0.53>
ST_27 : Operation 235 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 235 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 0.53>
ST_28 : Operation 236 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 236 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 4.51>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%cout_1 = load i16 %cout" [../conv_core.cpp:43]   --->   Operation 237 'load' 'cout_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "%indvar_flatten52_load = load i48 %indvar_flatten52"   --->   Operation 238 'load' 'indvar_flatten52_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i16 %cout_1"   --->   Operation 239 'zext' 'zext_ln1057' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %cout_1, i2 0" [../conv_core.cpp:43]   --->   Operation 240 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%p_cast18 = zext i18 %tmp_3" [../conv_core.cpp:43]   --->   Operation 241 'zext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (1.08ns)   --->   "%empty = add i64 %p_cast18, i64 %bias_read" [../conv_core.cpp:43]   --->   Operation 242 'add' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [../conv_core.cpp:43]   --->   Operation 243 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 244 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 244 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 245 [1/1] (0.00ns)   --->   "%ret_cast = zext i32 %ret"   --->   Operation 245 'zext' 'ret_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 246 [1/1] (3.42ns)   --->   "%mul_i = mul i48 %ret_cast, i48 %CHout_cast"   --->   Operation 246 'mul' 'mul_i' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 247 [1/1] (1.09ns)   --->   "%add_ln573 = add i48 %mul_i, i48 %zext_ln1057"   --->   Operation 247 'add' 'add_ln573' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 248 [1/1] (1.13ns)   --->   "%icmp_ln1057_1 = icmp_eq  i48 %indvar_flatten52_load, i48 %bound19"   --->   Operation 248 'icmp' 'icmp_ln1057_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 249 [1/1] (1.09ns)   --->   "%add_ln1057_1 = add i48 %indvar_flatten52_load, i48 1"   --->   Operation 249 'add' 'add_ln1057_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_1, void %._crit_edge1104.loopexit, void %._crit_edge1109.loopexit"   --->   Operation 250 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%lhs_V_1_load = load i16 %lhs_V_1"   --->   Operation 251 'load' 'lhs_V_1_load' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten13_load_1 = load i32 %indvar_flatten13"   --->   Operation 252 'load' 'indvar_flatten13_load_1' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (0.99ns)   --->   "%icmp_ln1057_2 = icmp_eq  i32 %indvar_flatten13_load_1, i32 %bound10"   --->   Operation 253 'icmp' 'icmp_ln1057_2' <Predicate = (!icmp_ln1057_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 254 [1/1] (0.85ns)   --->   "%add_ln43 = add i16 %cout_1, i16 1" [../conv_core.cpp:43]   --->   Operation 254 'add' 'add_ln43' <Predicate = (!icmp_ln1057_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln43, i2 0" [../conv_core.cpp:43]   --->   Operation 255 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%p_cast18_mid1 = zext i18 %p_mid" [../conv_core.cpp:43]   --->   Operation 256 'zext' 'p_cast18_mid1' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (1.08ns)   --->   "%p_mid130 = add i64 %p_cast18_mid1, i64 %bias_read" [../conv_core.cpp:43]   --->   Operation 257 'add' 'p_mid130' <Predicate = (!icmp_ln1057_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%p_cast_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid130, i32 2, i32 63" [../conv_core.cpp:43]   --->   Operation 258 'partselect' 'p_cast_mid1' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (0.40ns)   --->   "%select_ln1057_2 = select i1 %icmp_ln1057_2, i62 %p_cast_mid1, i62 %p_cast"   --->   Operation 259 'select' 'select_ln1057_2' <Predicate = (!icmp_ln1057_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1057 = sext i62 %select_ln1057_2"   --->   Operation 260 'sext' 'sext_ln1057' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1057"   --->   Operation 261 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (1.10ns)   --->   "%icmp_ln1057_3 = icmp_eq  i16 %lhs_V_1_load, i16 %Wout_V"   --->   Operation 262 'icmp' 'icmp_ln1057_3' <Predicate = (!icmp_ln1057_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 263 [1/1] (0.17ns)   --->   "%select_ln1057_5 = select i1 %icmp_ln1057_2, i1 %icmp_ln1057, i1 %icmp_ln1057_3"   --->   Operation 263 'select' 'select_ln1057_5' <Predicate = (!icmp_ln1057_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %select_ln1057_5, i1 %icmp_ln1057_2" [../conv_core.cpp:45]   --->   Operation 264 'or' 'or_ln45' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 265 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45, i16 0, i16 %lhs_V_1_load" [../conv_core.cpp:45]   --->   Operation 265 'select' 'select_ln45' <Predicate = (!icmp_ln1057_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 266 [3/3] (0.99ns) (grouped into DSP with root node sub_ln1525)   --->   "%mul_ln1525 = mul i16 %select_ln45, i16 %zext_ln1525"   --->   Operation 266 'mul' 'mul_ln1525' <Predicate = (!icmp_ln1057_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [../conv_core.cpp:81]   --->   Operation 267 'ret' 'ret_ln81' <Predicate = (icmp_ln1057_1)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 268 [1/1] (0.35ns)   --->   "%select_ln1057 = select i1 %icmp_ln1057_2, i16 0, i16 %i_3"   --->   Operation 268 'select' 'select_ln1057' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 269 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 269 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 270 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_1274 = mul i16 %i_3, i16 %rhs_8"   --->   Operation 270 'mul' 'ret_1274' <Predicate = (!icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 271 [1/1] (0.85ns)   --->   "%i_4 = add i16 %select_ln1057, i16 1" [../conv_core.cpp:45]   --->   Operation 271 'add' 'i_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 272 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_12_mid1 = mul i16 %i_4, i16 %rhs_8" [../conv_core.cpp:45]   --->   Operation 272 'mul' 'ret_12_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i16 %i_4" [../conv_core.cpp:45]   --->   Operation 273 'zext' 'i_cast_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.00>
ST_30 : Operation 274 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [../conv_core.cpp:45]   --->   Operation 274 'mul' 'ret_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 275 [1/1] (0.35ns)   --->   "%select_ln1057_6 = select i1 %select_ln1057_5, i16 %i_4, i16 %select_ln1057"   --->   Operation 275 'select' 'select_ln1057_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 276 [2/3] (0.99ns) (grouped into DSP with root node sub_ln1525)   --->   "%mul_ln1525 = mul i16 %select_ln45, i16 %zext_ln1525"   --->   Operation 276 'mul' 'mul_ln1525' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 277 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 278 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_1274 = mul i16 %i_3, i16 %rhs_8"   --->   Operation 278 'mul' 'ret_1274' <Predicate = (!icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 279 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_12_mid1 = mul i16 %i_4, i16 %rhs_8" [../conv_core.cpp:45]   --->   Operation 279 'mul' 'ret_12_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 280 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [../conv_core.cpp:45]   --->   Operation 280 'mul' 'ret_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 281 [1/3] (0.00ns) (grouped into DSP with root node sub_ln1525)   --->   "%mul_ln1525 = mul i16 %select_ln45, i16 %zext_ln1525"   --->   Operation 281 'mul' 'mul_ln1525' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 282 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln1525 = sub i16 %mul_ln1525, i16 %zext_ln1525_1"   --->   Operation 282 'sub' 'sub_ln1525' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 283 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 283 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 284 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_1274 = mul i16 %i_3, i16 %rhs_8"   --->   Operation 284 'mul' 'ret_1274' <Predicate = (!icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 285 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_12_mid1 = mul i16 %i_4, i16 %rhs_8" [../conv_core.cpp:45]   --->   Operation 285 'mul' 'ret_12_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 286 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [../conv_core.cpp:45]   --->   Operation 286 'mul' 'ret_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 287 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln1525 = sub i16 %mul_ln1525, i16 %zext_ln1525_1"   --->   Operation 287 'sub' 'sub_ln1525' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 288 [1/1] (0.35ns)   --->   "%select_ln1057_1 = select i1 %icmp_ln1057_2, i16 %add_ln43, i16 %cout_1"   --->   Operation 288 'select' 'select_ln1057_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%zext_ln1057_1 = zext i16 %add_ln43"   --->   Operation 289 'zext' 'zext_ln1057_1' <Predicate = (icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%select_ln1057_2_cast = zext i16 %select_ln1057_1"   --->   Operation 290 'zext' 'select_ln1057_2_cast' <Predicate = (select_ln1057_5)> <Delay = 0.00>
ST_33 : Operation 291 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 291 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 292 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_1274 = mul i16 %i_3, i16 %rhs_8"   --->   Operation 292 'mul' 'ret_1274' <Predicate = (!icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%select_ln1057_3 = select i1 %icmp_ln1057_2, i16 0, i16 %ret_1274"   --->   Operation 293 'select' 'select_ln1057_3' <Predicate = (!select_ln1057_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%select_ln1057_4 = select i1 %icmp_ln1057_2, i48 %zext_ln1057_1, i48 %add_ln573"   --->   Operation 294 'select' 'select_ln1057_4' <Predicate = (!select_ln1057_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 295 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_12_mid1 = mul i16 %i_4, i16 %rhs_8" [../conv_core.cpp:45]   --->   Operation 295 'mul' 'ret_12_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%select_ln45_1 = select i1 %select_ln1057_5, i16 %ret_12_mid1, i16 %select_ln1057_3" [../conv_core.cpp:45]   --->   Operation 296 'select' 'select_ln45_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 297 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln45 = sub i16 %select_ln45_1, i16 %conv_i9_i381" [../conv_core.cpp:45]   --->   Operation 297 'sub' 'sub_ln45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 298 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [../conv_core.cpp:45]   --->   Operation 298 'mul' 'ret_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 299 [1/1] (0.00ns)   --->   "%ret_cast_mid1 = zext i32 %ret_mid1" [../conv_core.cpp:45]   --->   Operation 299 'zext' 'ret_cast_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.00>
ST_33 : Operation 300 [1/1] (3.42ns)   --->   "%mul_i_mid1 = mul i48 %ret_cast_mid1, i48 %CHout_cast" [../conv_core.cpp:45]   --->   Operation 300 'mul' 'mul_i_mid1' <Predicate = (select_ln1057_5)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 301 [1/1] (1.09ns)   --->   "%add_ln573_2 = add i48 %mul_i_mid1, i48 %select_ln1057_2_cast"   --->   Operation 301 'add' 'add_ln573_2' <Predicate = (select_ln1057_5)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 302 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln45_2 = select i1 %select_ln1057_5, i48 %add_ln573_2, i48 %select_ln1057_4" [../conv_core.cpp:45]   --->   Operation 302 'select' 'select_ln45_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 303 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 303 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 304 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 304 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 305 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 305 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_1_VITIS_LOOP_45_2_VITIS_LOOP_47_3_str"   --->   Operation 306 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 4261413375, i64 0"   --->   Operation 307 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr"   --->   Operation 308 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln1057 = bitcast i32 %gmem_addr_read"   --->   Operation 309 'bitcast' 'bitcast_ln1057' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_2_VITIS_LOOP_47_3_str"   --->   Operation 310 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../conv_core.cpp:47]   --->   Operation 311 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (0.42ns)   --->   "%br_ln50 = br void" [../conv_core.cpp:50]   --->   Operation 312 'br' 'br_ln50' <Predicate = true> <Delay = 0.42>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 313 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void %._crit_edge1104.loopexit, i16 %add_ln1057_2, void %._crit_edge"   --->   Operation 313 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 314 [1/1] (0.00ns)   --->   "%ii = phi i8 0, void %._crit_edge1104.loopexit, i8 %select_ln49_2, void %._crit_edge" [../conv_core.cpp:49]   --->   Operation 314 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 315 [1/1] (0.00ns)   --->   "%jj_1 = phi i8 0, void %._crit_edge1104.loopexit, i8 %jj, void %._crit_edge"   --->   Operation 315 'phi' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 316 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 0, void %._crit_edge1104.loopexit, i32 %sum_3, void %._crit_edge"   --->   Operation 316 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 317 [1/1] (0.00ns)   --->   "%ii_cast19 = zext i8 %ii" [../conv_core.cpp:49]   --->   Operation 317 'zext' 'ii_cast19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 318 [1/1] (0.85ns)   --->   "%h_V = add i16 %sub_ln45, i16 %ii_cast19" [../conv_core.cpp:45]   --->   Operation 318 'add' 'h_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 319 [1/1] (0.00ns)   --->   "%h_V_cast = sext i16 %h_V" [../conv_core.cpp:45]   --->   Operation 319 'sext' 'h_V_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 320 [1/1] (1.10ns)   --->   "%icmp_ln56 = icmp_slt  i17 %h_V_cast, i17 %zext_ln1543_8" [../conv_core.cpp:56]   --->   Operation 320 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 321 [1/1] (1.10ns)   --->   "%icmp_ln1057_4 = icmp_eq  i16 %indvar_flatten, i16 %bound"   --->   Operation 321 'icmp' 'icmp_ln1057_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 322 [1/1] (0.85ns)   --->   "%add_ln1057_2 = add i16 %indvar_flatten, i16 1"   --->   Operation 322 'add' 'add_ln1057_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_4, void %._crit_edge1086.loopexit, void %._crit_edge1093.loopexit"   --->   Operation 323 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (0.84ns)   --->   "%icmp_ln1057_6 = icmp_eq  i8 %jj_1, i8 %Kx_read"   --->   Operation 324 'icmp' 'icmp_ln1057_6' <Predicate = (!icmp_ln1057_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 325 [1/1] (0.39ns)   --->   "%select_ln49 = select i1 %icmp_ln1057_6, i8 0, i8 %jj_1" [../conv_core.cpp:49]   --->   Operation 325 'select' 'select_ln49' <Predicate = (!icmp_ln1057_4)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 326 [1/1] (0.76ns)   --->   "%add_ln50 = add i8 %ii, i8 1" [../conv_core.cpp:50]   --->   Operation 326 'add' 'add_ln50' <Predicate = (!icmp_ln1057_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%ii_cast19_mid1 = zext i8 %add_ln50" [../conv_core.cpp:50]   --->   Operation 327 'zext' 'ii_cast19_mid1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 328 [1/1] (0.85ns)   --->   "%h_V_mid1 = add i16 %sub_ln45, i16 %ii_cast19_mid1" [../conv_core.cpp:45]   --->   Operation 328 'add' 'h_V_mid1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 329 [1/1] (0.35ns)   --->   "%select_ln49_1 = select i1 %icmp_ln1057_6, i16 %h_V_mid1, i16 %h_V" [../conv_core.cpp:49]   --->   Operation 329 'select' 'select_ln49_1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%h_V_cast_mid1 = sext i16 %h_V_mid1" [../conv_core.cpp:45]   --->   Operation 330 'sext' 'h_V_cast_mid1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %select_ln49_1" [../conv_core.cpp:49]   --->   Operation 331 'sext' 'sext_ln49' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 332 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i32 %sext_ln49, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 332 'mul' 'mul_ln49' <Predicate = (!icmp_ln1057_4)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 333 [1/1] (0.39ns)   --->   "%select_ln49_2 = select i1 %icmp_ln1057_6, i8 %add_ln50, i8 %ii" [../conv_core.cpp:49]   --->   Operation 333 'select' 'select_ln49_2' <Predicate = (!icmp_ln1057_4)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i8 %select_ln49_2" [../conv_core.cpp:49]   --->   Operation 334 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 335 [1/1] (1.65ns)   --->   "%mul_ln49_2 = mul i16 %zext_ln49_2, i16 %Kx_cast7" [../conv_core.cpp:49]   --->   Operation 335 'mul' 'mul_ln49_2' <Predicate = (!icmp_ln1057_4)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 336 [1/1] (1.10ns)   --->   "%icmp_ln56_1 = icmp_slt  i17 %h_V_cast_mid1, i17 %zext_ln1543_8" [../conv_core.cpp:56]   --->   Operation 336 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln1057_4)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%select_ln49_3 = select i1 %icmp_ln1057_6, i1 %icmp_ln56_1, i1 %icmp_ln56" [../conv_core.cpp:49]   --->   Operation 337 'select' 'select_ln49_3' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i8 %select_ln49"   --->   Operation 338 'zext' 'zext_ln225' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 339 [1/1] (0.85ns)   --->   "%w_V = add i16 %sub_ln1525, i16 %zext_ln225"   --->   Operation 339 'add' 'w_V' <Predicate = (!icmp_ln1057_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i16 %w_V"   --->   Operation 340 'sext' 'sext_ln225_1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%or_ln56 = or i16 %w_V, i16 %select_ln49_1" [../conv_core.cpp:56]   --->   Operation 341 'or' 'or_ln56' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %or_ln56, i32 15" [../conv_core.cpp:56]   --->   Operation 342 'bitselect' 'tmp_6' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%xor_ln56 = xor i1 %tmp_6, i1 1" [../conv_core.cpp:56]   --->   Operation 343 'xor' 'xor_ln56' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 344 [1/1] (1.10ns)   --->   "%icmp_ln1057_5 = icmp_slt  i17 %sext_ln225_1, i17 %zext_ln1543_3"   --->   Operation 344 'icmp' 'icmp_ln1057_5' <Predicate = (!icmp_ln1057_4)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%and_ln56 = and i1 %icmp_ln1057_5, i1 %xor_ln56" [../conv_core.cpp:56]   --->   Operation 345 'and' 'and_ln56' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 346 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln56_1 = and i1 %and_ln56, i1 %select_ln49_3" [../conv_core.cpp:56]   --->   Operation 346 'and' 'and_ln56_1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 347 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i32 %indvar_flatten13"   --->   Operation 347 'load' 'indvar_flatten13_load' <Predicate = (icmp_ln1057_4 & !icmp_ln1057_2)> <Delay = 0.00>
ST_38 : Operation 348 [4/4] (6.43ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1057" [../conv_core.cpp:72]   --->   Operation 348 'fadd' 'sum' <Predicate = (icmp_ln1057_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1524 = zext i16 %select_ln45"   --->   Operation 349 'zext' 'zext_ln1524' <Predicate = (icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 350 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_1)   --->   "%ret_1 = mul i32 %zext_ln1524, i32 %CHout_cast6"   --->   Operation 350 'mul' 'ret_1' <Predicate = (icmp_ln1057_4)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 351 [1/1] (0.85ns)   --->   "%j = add i16 %select_ln45, i16 1" [../conv_core.cpp:47]   --->   Operation 351 'add' 'j' <Predicate = (icmp_ln1057_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 352 [1/1] (1.01ns)   --->   "%add_ln1057 = add i32 %indvar_flatten13_load, i32 1"   --->   Operation 352 'add' 'add_ln1057' <Predicate = (icmp_ln1057_4 & !icmp_ln1057_2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 353 [1/1] (0.44ns)   --->   "%select_ln1057_7 = select i1 %icmp_ln1057_2, i32 1, i32 %add_ln1057"   --->   Operation 353 'select' 'select_ln1057_7' <Predicate = (icmp_ln1057_4)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 354 [1/1] (0.42ns)   --->   "%store_ln1057 = store i48 %add_ln1057_1, i48 %indvar_flatten52"   --->   Operation 354 'store' 'store_ln1057' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>
ST_38 : Operation 355 [1/1] (0.42ns)   --->   "%store_ln1057 = store i16 %select_ln1057_1, i16 %cout"   --->   Operation 355 'store' 'store_ln1057' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>
ST_38 : Operation 356 [1/1] (0.42ns)   --->   "%store_ln1057 = store i32 %select_ln1057_7, i32 %indvar_flatten13"   --->   Operation 356 'store' 'store_ln1057' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>
ST_38 : Operation 357 [1/1] (0.42ns)   --->   "%store_ln1057 = store i16 %select_ln1057_6, i16 %i"   --->   Operation 357 'store' 'store_ln1057' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>
ST_38 : Operation 358 [1/1] (0.42ns)   --->   "%store_ln47 = store i16 %j, i16 %lhs_V_1" [../conv_core.cpp:47]   --->   Operation 358 'store' 'store_ln47' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>

State 39 <SV = 38> <Delay = 0.99>
ST_39 : Operation 359 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i32 %sext_ln49, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 359 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i16 %mul_ln49_2" [../conv_core.cpp:49]   --->   Operation 360 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 361 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49_3 = mul i32 %zext_ln49_1, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 361 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i16 %w_V"   --->   Operation 362 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 363 [3/3] (0.99ns) (grouped into DSP with root node add_ln225_1)   --->   "%mul_ln225 = mul i32 %sext_ln225, i32 %conv_i_i282"   --->   Operation 363 'mul' 'mul_ln225' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 0.99>
ST_40 : Operation 364 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i32 %sext_ln49, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 364 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 365 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49_3 = mul i32 %zext_ln49_1, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 365 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 366 [2/3] (0.99ns) (grouped into DSP with root node add_ln225_1)   --->   "%mul_ln225 = mul i32 %sext_ln225, i32 %conv_i_i282"   --->   Operation 366 'mul' 'mul_ln225' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 4.06>
ST_41 : Operation 367 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49 = mul i32 %sext_ln49, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 367 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i32 %mul_ln49" [../conv_core.cpp:49]   --->   Operation 368 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 369 [1/1] (3.42ns)   --->   "%mul_ln49_1 = mul i48 %sext_ln49_1, i48 %rhs_2" [../conv_core.cpp:49]   --->   Operation 369 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 370 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49_3 = mul i32 %zext_ln49_1, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 370 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 371 [1/3] (0.00ns) (grouped into DSP with root node add_ln225_1)   --->   "%mul_ln225 = mul i32 %sext_ln225, i32 %conv_i_i282"   --->   Operation 371 'mul' 'mul_ln225' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 372 [1/1] (0.00ns) (grouped into DSP with root node add_ln225_1)   --->   "%sext_ln225_2 = sext i32 %mul_ln225"   --->   Operation 372 'sext' 'sext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 373 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln225_1 = add i48 %mul_ln49_1, i48 %sext_ln225_2"   --->   Operation 373 'add' 'add_ln225_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 1.73>
ST_42 : Operation 374 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_4_VITIS_LOOP_52_5_str"   --->   Operation 374 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 375 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49_3 = mul i32 %zext_ln49_1, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 375 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 376 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../conv_core.cpp:49]   --->   Operation 376 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 377 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln225_1 = add i48 %mul_ln49_1, i48 %sext_ln225_2"   --->   Operation 377 'add' 'add_ln225_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln225_1, i2 0"   --->   Operation 378 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln225_3 = sext i50 %shl_ln2"   --->   Operation 379 'sext' 'sext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 380 [1/1] (1.08ns)   --->   "%add_ln225_2 = add i64 %sext_ln225_3, i64 %feature_in_read"   --->   Operation 380 'add' 'add_ln225_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 381 [1/1] (0.42ns)   --->   "%br_ln56 = br i1 %and_ln56_1, void %._crit_edge, void" [../conv_core.cpp:56]   --->   Operation 381 'br' 'br_ln56' <Predicate = true> <Delay = 0.42>
ST_42 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln225_cast = zext i8 %select_ln49" [../conv_core.cpp:49]   --->   Operation 382 'zext' 'trunc_ln225_cast' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_42 : Operation 383 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i24 %trunc_ln225_cast, i24 %CHin_cast10" [../conv_core.cpp:49]   --->   Operation 383 'mul' 'ret_2' <Predicate = (and_ln56_1)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 0.53>
ST_43 : Operation 384 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i24 %trunc_ln225_cast, i24 %CHin_cast10" [../conv_core.cpp:49]   --->   Operation 384 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 0.53>
ST_44 : Operation 385 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i24 %trunc_ln225_cast, i24 %CHin_cast10" [../conv_core.cpp:49]   --->   Operation 385 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 5.96>
ST_45 : Operation 386 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_2 = mul i24 %trunc_ln225_cast, i24 %CHin_cast10" [../conv_core.cpp:49]   --->   Operation 386 'mul' 'ret_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i24 %ret_2" [../conv_core.cpp:49]   --->   Operation 387 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 388 [1/1] (0.42ns)   --->   "%br_ln59 = br i1 %cmp_i_i2831078, void %.lr.ph, void %._crit_edge" [../conv_core.cpp:59]   --->   Operation 388 'br' 'br_ln59' <Predicate = true> <Delay = 0.42>
ST_45 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_2, i32 2, i32 63" [../conv_core.cpp:59]   --->   Operation 389 'partselect' 'trunc_ln4' <Predicate = (!cmp_i_i2831078)> <Delay = 0.00>
ST_45 : Operation 390 [1/1] (1.01ns)   --->   "%tmp = add i32 %mul_ln49_3, i32 %zext_ln49" [../conv_core.cpp:49]   --->   Operation 390 'add' 'tmp' <Predicate = (!cmp_i_i2831078)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_cast = zext i32 %tmp" [../conv_core.cpp:49]   --->   Operation 391 'zext' 'tmp_cast' <Predicate = (!cmp_i_i2831078)> <Delay = 0.00>
ST_45 : Operation 392 [1/1] (3.42ns)   --->   "%tmp9 = mul i48 %tmp_cast, i48 %CHout_cast" [../conv_core.cpp:49]   --->   Operation 392 'mul' 'tmp9' <Predicate = (!cmp_i_i2831078)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 393 [2/2] (1.52ns)   --->   "%call_ln59 = call void @Conv_Pipeline_Input_Channel, i32 %sum_1, i16 %CHin_read, i62 %trunc_ln4, i32 %gmem, i16 %CHout_read, i16 %select_ln1057_1, i48 %tmp9, i64 %W_read, i32 %sum_2_loc" [../conv_core.cpp:59]   --->   Operation 393 'call' 'call_ln59' <Predicate = (!cmp_i_i2831078)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 394 [1/2] (0.00ns)   --->   "%call_ln59 = call void @Conv_Pipeline_Input_Channel, i32 %sum_1, i16 %CHin_read, i62 %trunc_ln4, i32 %gmem, i16 %CHout_read, i16 %select_ln1057_1, i48 %tmp9, i64 %W_read, i32 %sum_2_loc" [../conv_core.cpp:59]   --->   Operation 394 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.76>
ST_47 : Operation 395 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i32 %sum_2_loc"   --->   Operation 395 'load' 'sum_2_loc_load' <Predicate = (and_ln56_1 & !cmp_i_i2831078)> <Delay = 0.00>
ST_47 : Operation 396 [1/1] (0.42ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 396 'br' 'br_ln0' <Predicate = (and_ln56_1 & !cmp_i_i2831078)> <Delay = 0.42>
ST_47 : Operation 397 [1/1] (0.76ns)   --->   "%jj = add i8 %select_ln49, i8 1" [../conv_core.cpp:52]   --->   Operation 397 'add' 'jj' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 398 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 %sum_2_loc_load, void %.lr.ph, i32 %sum_1, void, i32 %sum_1, void %._crit_edge1086.loopexit"   --->   Operation 398 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 399 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 49 <SV = 38> <Delay = 6.43>
ST_49 : Operation 400 [3/4] (6.43ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1057" [../conv_core.cpp:72]   --->   Operation 400 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 401 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_1)   --->   "%ret_1 = mul i32 %zext_ln1524, i32 %CHout_cast6"   --->   Operation 401 'mul' 'ret_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 39> <Delay = 6.43>
ST_50 : Operation 402 [2/4] (6.43ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1057" [../conv_core.cpp:72]   --->   Operation 402 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 403 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_1)   --->   "%ret_1 = mul i32 %zext_ln1524, i32 %CHout_cast6"   --->   Operation 403 'mul' 'ret_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 404 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_1)   --->   "%zext_ln76 = zext i32 %ret_1" [../conv_core.cpp:76]   --->   Operation 404 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 405 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_1 = add i48 %select_ln45_2, i48 %zext_ln76" [../conv_core.cpp:76]   --->   Operation 405 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 40> <Delay = 6.43>
ST_51 : Operation 406 [1/4] (6.43ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1057" [../conv_core.cpp:72]   --->   Operation 406 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 407 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_1 = add i48 %select_ln45_2, i48 %zext_ln76" [../conv_core.cpp:76]   --->   Operation 407 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln76_1, i2 0" [../conv_core.cpp:76]   --->   Operation 408 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i50 %shl_ln1" [../conv_core.cpp:76]   --->   Operation 409 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 410 [1/1] (1.08ns)   --->   "%add_ln76 = add i64 %zext_ln76_1, i64 %feature_out_read" [../conv_core.cpp:76]   --->   Operation 410 'add' 'add_ln76' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln76, i32 2, i32 63" [../conv_core.cpp:76]   --->   Operation 411 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i62 %trunc_ln3" [../conv_core.cpp:76]   --->   Operation 412 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 413 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln76" [../conv_core.cpp:76]   --->   Operation 413 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 52 <SV = 41> <Delay = 7.30>
ST_52 : Operation 414 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %sum, i32 0" [../conv_core.cpp:73]   --->   Operation 414 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 415 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [../conv_core.cpp:76]   --->   Operation 415 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 42> <Delay = 3.23>
ST_53 : Operation 416 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %sum" [../conv_core.cpp:73]   --->   Operation 416 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln73, i32 23, i32 30" [../conv_core.cpp:73]   --->   Operation 417 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %bitcast_ln73" [../conv_core.cpp:73]   --->   Operation 418 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 419 [1/1] (0.84ns)   --->   "%icmp_ln73 = icmp_ne  i8 %tmp_1, i8 255" [../conv_core.cpp:73]   --->   Operation 419 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 420 [1/1] (1.05ns)   --->   "%icmp_ln73_1 = icmp_eq  i23 %trunc_ln73, i23 0" [../conv_core.cpp:73]   --->   Operation 420 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln73 = or i1 %icmp_ln73_1, i1 %icmp_ln73" [../conv_core.cpp:73]   --->   Operation 421 'or' 'or_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 422 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %sum, i32 0" [../conv_core.cpp:73]   --->   Operation 422 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%and_ln73_1 = and i1 %or_ln73, i1 %tmp_2" [../conv_core.cpp:73]   --->   Operation 423 'and' 'and_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%and_ln73 = and i1 %and_ln73_1, i1 %relu_en_read" [../conv_core.cpp:73]   --->   Operation 424 'and' 'and_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 425 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %and_ln73, i32 0, i32 %bitcast_ln73" [../conv_core.cpp:76]   --->   Operation 425 'select' 'select_ln76' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 43> <Delay = 7.30>
ST_54 : Operation 426 [1/1] (7.30ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_1, i32 %select_ln76, i4 15" [../conv_core.cpp:76]   --->   Operation 426 'write' 'write_ln76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 44> <Delay = 7.30>
ST_55 : Operation 427 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 427 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 45> <Delay = 7.30>
ST_56 : Operation 428 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 428 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 46> <Delay = 7.30>
ST_57 : Operation 429 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 429 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 47> <Delay = 7.30>
ST_58 : Operation 430 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 430 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 48> <Delay = 7.30>
ST_59 : Operation 431 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 431 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 432 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ CHin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Hin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Win]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CHout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ky]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Sx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Sy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs_V_1                 (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111]
i                       (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111]
indvar_flatten13        (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111]
cout                    (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111]
indvar_flatten52        (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111]
feature_out_read        (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
bias_read               (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
W_read                  (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
feature_in_read         (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
relu_en_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
mode_read               (read             ) [ 000000000000000000000000000000000000000000000000000000000000]
Sy_read                 (read             ) [ 001111111111111111111111110000000000000000000000000000000000]
Sx_read                 (read             ) [ 001111111111111111111111110000000000000000000000000000000000]
Ky_read                 (read             ) [ 001111111111111111111111110000000000000000000000000000000000]
Kx_read                 (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
CHout_read              (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
Win_read                (read             ) [ 001111111111111111111111110000000000000000000000000000000000]
Hin_read                (read             ) [ 000000000000000000000000000000000000000000000000000000000000]
CHin_read               (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
sum_2_loc               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111]
zext_ln1543             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln1543              (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_4                   (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln1543              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln1543_1          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln1543_1            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln1543_2          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
pad_x_V                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1543_1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln1543_1            (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_5                   (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln1543_2            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln1543_4          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln1543_3            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln1543_5          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
pad_y_V                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
pad_x_V_1               (select           ) [ 001111111111111111111111110000000000000000000000000000000000]
pad_y_V_1               (select           ) [ 001111111111111111111111110000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1543_2           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1543_3           (zext             ) [ 001111111111111111111111111111111111111111111111111111111111]
add_ln1543_2            (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1543_4           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1543_5           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln1543_4            (sub              ) [ 001111111111111111111110000000000000000000000000000000000000]
zext_ln1543_6           (zext             ) [ 001111111111111111111110000000000000000000000000000000000000]
shl_ln1543_1            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1543_7           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1543_8           (zext             ) [ 001111111111111111111111111111111111111111111111111111111111]
add_ln1543_3            (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1543_9           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1543_10          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln1543_5            (sub              ) [ 001111111111111111111110000000000000000000000000000000000000]
zext_ln1543_11          (zext             ) [ 001111111111111111111110000000000000000000000000000000000000]
store_ln43              (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln43              (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln43              (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln43              (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln43              (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
sdiv_ln1543             (sdiv             ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln223             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
Wout_V                  (add              ) [ 000000000000000000000001111111111111111111111111111111111111]
sdiv_ln1543_1           (sdiv             ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln223_1           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
Hout_V                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
Wout_V_cast             (zext             ) [ 000000000000000000000001111111111111111111111111111111111111]
cast8                   (zext             ) [ 000000000000000000000001110000000000000000000000000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
rhs_8                   (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
conv_i9_i381            (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
zext_ln1525             (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
zext_ln1525_1           (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
conv_i_i282             (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
rhs_2                   (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
Kx_cast7                (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
CHout_cast              (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
CHin_cast10             (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
CHout_cast6             (zext             ) [ 000000000000000000000000001111111111111111111111111111111111]
cmp_i_i2831078          (icmp             ) [ 000000000000000000000000001111111111111111111111111111111111]
cast                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
bound                   (mul              ) [ 000000000000000000000000001111111111111111111111111111111111]
bound10                 (mul              ) [ 000000000000000000000000001111111111111111111111111111111111]
cast18                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
bound19                 (mul              ) [ 000000000000000000000000001111111111111111111111111111111111]
icmp_ln1057             (icmp             ) [ 000000000000000000000000001111111111111111111111111111111111]
br_ln43                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
i_3                     (load             ) [ 000000000000000000000000000111111100000000000000000000000000]
i_cast                  (zext             ) [ 000000000000000000000000000111000000000000000000000000000000]
cout_1                  (load             ) [ 000000000000000000000000000000111100000000000000000000000000]
indvar_flatten52_load   (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1057             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_3                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast18                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
empty                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
ret                     (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
mul_i                   (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln573               (add              ) [ 000000000000000000000000000000111100000000000000000000000000]
icmp_ln1057_1           (icmp             ) [ 000000000000000000000000001111111111111111111111111111111111]
add_ln1057_1            (add              ) [ 000000000000000000000000000000111111111111111111100000000000]
br_ln1057               (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
lhs_V_1_load            (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
indvar_flatten13_load_1 (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln1057_2           (icmp             ) [ 000000000000000000000000000000111111111111111111100000000000]
add_ln43                (add              ) [ 000000000000000000000000000000111100000000000000000000000000]
p_mid                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast18_mid1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
p_mid130                (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast_mid1             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln1057_2         (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln1057             (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 000000000000000000000000000000111111110000000000000000000000]
icmp_ln1057_3           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln1057_5         (select           ) [ 000000000000000000000000000000111100000000000000000000000000]
or_ln45                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln45             (select           ) [ 000000000000000000000000000000111111111111111111100000000000]
ret_ln81                (ret              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln1057           (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
i_4                     (add              ) [ 000000000000000000000000000000011100000000000000000000000000]
i_cast_mid1             (zext             ) [ 000000000000000000000000000000011100000000000000000000000000]
select_ln1057_6         (select           ) [ 000000000000000000000000000000011111111111111111100000000000]
mul_ln1525              (mul              ) [ 000000000000000000000000000000001000000000000000000000000000]
sub_ln1525              (sub              ) [ 000000000000000000000000000000000111111111111111100000000000]
select_ln1057_1         (select           ) [ 000000000000000000000000000000000011111111111111100000000000]
zext_ln1057_1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln1057_2_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_1274                (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln1057_3         (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln1057_4         (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_12_mid1             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln45_1           (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln45                (sub              ) [ 000000000000000000000000000000000011111111111111100000000000]
ret_mid1                (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_cast_mid1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
mul_i_mid1              (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln573_2             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln45_2           (select           ) [ 000000000000000000000000000000000011111111111111111100000000]
gmem_load_req           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_52                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read          (read             ) [ 000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1057          (bitcast          ) [ 000000000000000000000000000000000000001111111111111100000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln47       (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln50                 (br               ) [ 000000000000000000000000001111111111111111111111111111111111]
indvar_flatten          (phi              ) [ 000000000000000000000000000000000000001000000000000000000000]
ii                      (phi              ) [ 000000000000000000000000000000000000001000000000000000000000]
jj_1                    (phi              ) [ 000000000000000000000000000000000000001000000000000000000000]
sum_1                   (phi              ) [ 000000000000000000000000000000000000001111111111111100000000]
ii_cast19               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
h_V                     (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
h_V_cast                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln56               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln1057_4           (icmp             ) [ 000000000000000000000000001111111111111111111111111111111111]
add_ln1057_2            (add              ) [ 000000000000000000000000001111111111111111111111111111111111]
br_ln1057               (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln1057_6           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln49             (select           ) [ 000000000000000000000000000000000000000111111111000000000000]
add_ln50                (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
ii_cast19_mid1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
h_V_mid1                (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln49_1           (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
h_V_cast_mid1           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln49               (sext             ) [ 000000000000000000000000000000000000000111000000000000000000]
select_ln49_2           (select           ) [ 000000000000000000000000001111111111111111111111111111111111]
zext_ln49_2             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
mul_ln49_2              (mul              ) [ 000000000000000000000000000000000000000100000000000000000000]
icmp_ln56_1             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln49_3           (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln225              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
w_V                     (add              ) [ 000000000000000000000000000000000000000100000000000000000000]
sext_ln225_1            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
or_ln56                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_6                   (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000]
xor_ln56                (xor              ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln1057_5           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
and_ln56                (and              ) [ 000000000000000000000000000000000000000000000000000000000000]
and_ln56_1              (and              ) [ 000000000000000000000000000000000000000111111111000000000000]
indvar_flatten13_load   (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1524             (zext             ) [ 000000000000000000000000000000000000000000000000011000000000]
j                       (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln1057              (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln1057_7         (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln1057            (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln1057            (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln1057            (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln1057            (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln47              (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln49_1             (zext             ) [ 000000000000000000000000000000000000000011100000000000000000]
sext_ln225              (sext             ) [ 000000000000000000000000000000000000000011000000000000000000]
mul_ln49                (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln49_1             (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
mul_ln49_1              (mul              ) [ 000000000000000000000000000000000000000000100000000000000000]
mul_ln225               (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln225_2            (sext             ) [ 000000000000000000000000000000000000000000100000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
mul_ln49_3              (mul              ) [ 000000000000000000000000000000000000000000011100000000000000]
specloopname_ln49       (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln225_1             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
shl_ln2                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln225_3            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln225_2             (add              ) [ 000000000000000000000000000000000000000000011100000000000000]
br_ln56                 (br               ) [ 000000000000000000000000001111111111111111111111111111111111]
trunc_ln225_cast        (zext             ) [ 000000000000000000000000000000000000000000011100000000000000]
ret_2                   (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln49               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln59                 (br               ) [ 000000000000000000000000001111111111111111111111111111111111]
trunc_ln4               (partselect       ) [ 000000000000000000000000000000000000000000000010000000000000]
tmp                     (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp9                    (mul              ) [ 000000000000000000000000000000000000000000000010000000000000]
call_ln59               (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum_2_loc_load          (load             ) [ 000000000000000000000000001111111111111111111111111111111111]
br_ln0                  (br               ) [ 000000000000000000000000001111111111111111111111111111111111]
jj                      (add              ) [ 000000000000000000000000001111111111111000000000111111111111]
sum_3                   (phi              ) [ 000000000000000000000000001111111111111000000000111111111111]
br_ln0                  (br               ) [ 000000000000000000000000001111111111111111111111111111111111]
ret_1                   (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln76               (zext             ) [ 000000000000000000000000000000000000000000000000000100000000]
sum                     (fadd             ) [ 000000000000000000000000000000000000000000000000000011000000]
add_ln76_1              (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
shl_ln1                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln76_1             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln76                (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln3               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln76               (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000011111111]
gmem_addr_1_req         (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000]
bitcast_ln73            (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_1                   (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln73              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln73               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln73_1             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
or_ln73                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_2                   (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
and_ln73_1              (and              ) [ 000000000000000000000000000000000000000000000000000000000000]
and_ln73                (and              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln76             (select           ) [ 000000000000000000000000000000000000000000000000000000100000]
write_ln76              (write            ) [ 000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_resp        (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="CHin">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHin"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Hin">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Win">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Win"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="CHout">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHout"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Kx">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kx"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Ky">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ky"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Sx">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sx"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Sy">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sy"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mode">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="relu_en">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_en"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="feature_in">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="W">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="feature_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_43_1_VITIS_LOOP_45_2_VITIS_LOOP_47_3_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_45_2_VITIS_LOOP_47_3_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_50_4_VITIS_LOOP_52_5_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i48.i2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_Pipeline_Input_Channel"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="lhs_V_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten13_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="cout_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cout/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten52_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten52/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sum_2_loc_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_loc/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="feature_out_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="40"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_out_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bias_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="W_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="44"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="feature_in_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="41"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_in_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="relu_en_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="42"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu_en_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mode_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="Sy_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Sy_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="Sx_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Sx_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="Ky_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ky_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="Kx_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kx_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="CHout_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHout_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="Win_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Win_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="Hin_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Hin_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="CHin_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHin_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_readreq_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/30 "/>
</bind>
</comp>

<comp id="303" class="1004" name="gmem_addr_read_read_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="8"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/37 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_writeresp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/52 gmem_addr_1_resp/55 "/>
</bind>
</comp>

<comp id="315" class="1004" name="write_ln76_write_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="3"/>
<pin id="318" dir="0" index="2" bw="32" slack="1"/>
<pin id="319" dir="0" index="3" bw="1" slack="0"/>
<pin id="320" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/54 "/>
</bind>
</comp>

<comp id="324" class="1005" name="indvar_flatten_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="indvar_flatten_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="16" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/38 "/>
</bind>
</comp>

<comp id="335" class="1005" name="ii_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="ii_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/38 "/>
</bind>
</comp>

<comp id="346" class="1005" name="jj_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="jj_1 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="jj_1_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="8" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj_1/38 "/>
</bind>
</comp>

<comp id="357" class="1005" name="sum_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="sum_1_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="32" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/38 "/>
</bind>
</comp>

<comp id="369" class="1005" name="sum_3_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="sum_3_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="32" slack="10"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="4" bw="32" slack="10"/>
<pin id="379" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/48 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_Conv_Pipeline_Input_Channel_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="7"/>
<pin id="387" dir="0" index="2" bw="16" slack="44"/>
<pin id="388" dir="0" index="3" bw="62" slack="0"/>
<pin id="389" dir="0" index="4" bw="32" slack="0"/>
<pin id="390" dir="0" index="5" bw="16" slack="44"/>
<pin id="391" dir="0" index="6" bw="16" slack="12"/>
<pin id="392" dir="0" index="7" bw="48" slack="0"/>
<pin id="393" dir="0" index="8" bw="64" slack="44"/>
<pin id="394" dir="0" index="9" bw="32" slack="44"/>
<pin id="395" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/45 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/38 sum_2/14 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/52 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="28"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load_1/29 indvar_flatten13_load/38 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln1543_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln1543_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1543/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="9" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln1543_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1543/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln1543_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="9" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="0" index="3" bw="5" slack="0"/>
<pin id="441" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1543_1/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sub_ln1543_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1543_1/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln1543_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="9" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="5" slack="0"/>
<pin id="457" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1543_2/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="pad_x_V_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pad_x_V/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln1543_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_1/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln1543_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1543_1/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="9" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln1543_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1543_2/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln1543_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="9" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="0" index="3" bw="5" slack="0"/>
<pin id="499" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1543_4/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sub_ln1543_3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1543_3/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln1543_5_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="9" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="0" index="3" bw="5" slack="0"/>
<pin id="515" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1543_5/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="pad_y_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="0" index="2" bw="8" slack="0"/>
<pin id="524" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pad_y_V/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="pad_x_V_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="0" index="2" bw="8" slack="0"/>
<pin id="532" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pad_x_V_1/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="pad_y_V_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pad_y_V_1/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="shl_ln_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln1543_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="0"/>
<pin id="554" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_2/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln1543_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_3/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln1543_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1543_2/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln1543_4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="17" slack="0"/>
<pin id="568" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_4/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln1543_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_5/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sub_ln1543_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="17" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1543_4/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln1543_6_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_6/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="18" slack="0"/>
<pin id="586" dir="0" index="1" bw="9" slack="0"/>
<pin id="587" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1543/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="shl_ln1543_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1543_1/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln1543_7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="0"/>
<pin id="600" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_7/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln1543_8_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="0"/>
<pin id="604" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_8/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln1543_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="0"/>
<pin id="608" dir="0" index="1" bw="16" slack="0"/>
<pin id="609" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1543_3/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln1543_9_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="17" slack="0"/>
<pin id="614" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_9/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln1543_10_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_10/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sub_ln1543_5_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="17" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1543_5/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln1543_11_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1543_11/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="18" slack="0"/>
<pin id="632" dir="0" index="1" bw="9" slack="0"/>
<pin id="633" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1543_1/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln43_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="48" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln43_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln43_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln43_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln43_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln223_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln223/22 "/>
</bind>
</comp>

<comp id="665" class="1004" name="Wout_V_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Wout_V/22 "/>
</bind>
</comp>

<comp id="671" class="1004" name="trunc_ln223_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln223_1/22 "/>
</bind>
</comp>

<comp id="675" class="1004" name="Hout_V_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Hout_V/22 "/>
</bind>
</comp>

<comp id="681" class="1004" name="Wout_V_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Wout_V_cast/22 "/>
</bind>
</comp>

<comp id="685" class="1004" name="cast8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="0"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast8/22 "/>
</bind>
</comp>

<comp id="689" class="1004" name="rhs_8_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="24"/>
<pin id="691" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_8/25 "/>
</bind>
</comp>

<comp id="692" class="1004" name="conv_i9_i381_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="24"/>
<pin id="694" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i9_i381/25 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln1525_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="24"/>
<pin id="697" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1525/25 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln1525_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="24"/>
<pin id="700" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1525_1/25 "/>
</bind>
</comp>

<comp id="701" class="1004" name="conv_i_i282_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="24"/>
<pin id="703" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i_i282/25 "/>
</bind>
</comp>

<comp id="704" class="1004" name="rhs_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="24"/>
<pin id="706" dir="1" index="1" bw="48" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_2/25 "/>
</bind>
</comp>

<comp id="707" class="1004" name="Kx_cast7_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="24"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Kx_cast7/25 "/>
</bind>
</comp>

<comp id="710" class="1004" name="CHout_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="24"/>
<pin id="712" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="CHout_cast/25 "/>
</bind>
</comp>

<comp id="713" class="1004" name="CHin_cast10_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="24"/>
<pin id="715" dir="1" index="1" bw="24" slack="17"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="CHin_cast10/25 "/>
</bind>
</comp>

<comp id="716" class="1004" name="CHout_cast6_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="24"/>
<pin id="718" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="CHout_cast6/25 "/>
</bind>
</comp>

<comp id="719" class="1004" name="cmp_i_i2831078_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="24"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i2831078/25 "/>
</bind>
</comp>

<comp id="724" class="1004" name="cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="24"/>
<pin id="726" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/25 "/>
</bind>
</comp>

<comp id="727" class="1004" name="bound_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="0" index="1" bw="8" slack="0"/>
<pin id="730" dir="1" index="2" bw="16" slack="13"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/25 "/>
</bind>
</comp>

<comp id="733" class="1004" name="cast18_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast18/25 "/>
</bind>
</comp>

<comp id="736" class="1004" name="bound19_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="48" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound19/25 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln1057_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="3"/>
<pin id="744" dir="0" index="1" bw="16" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/25 "/>
</bind>
</comp>

<comp id="747" class="1004" name="i_3_load_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="25"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/26 "/>
</bind>
</comp>

<comp id="750" class="1004" name="i_cast_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/26 "/>
</bind>
</comp>

<comp id="754" class="1004" name="cout_1_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="28"/>
<pin id="756" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cout_1/29 "/>
</bind>
</comp>

<comp id="757" class="1004" name="indvar_flatten52_load_load_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="48" slack="28"/>
<pin id="759" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten52_load/29 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln1057_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057/29 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="18" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/29 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_cast18_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="18" slack="0"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18/29 "/>
</bind>
</comp>

<comp id="776" class="1004" name="empty_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="18" slack="0"/>
<pin id="778" dir="0" index="1" bw="64" slack="28"/>
<pin id="779" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/29 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="62" slack="0"/>
<pin id="783" dir="0" index="1" bw="64" slack="0"/>
<pin id="784" dir="0" index="2" bw="3" slack="0"/>
<pin id="785" dir="0" index="3" bw="7" slack="0"/>
<pin id="786" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/29 "/>
</bind>
</comp>

<comp id="791" class="1004" name="ret_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_cast/29 "/>
</bind>
</comp>

<comp id="794" class="1004" name="mul_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="16" slack="4"/>
<pin id="797" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i/29 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln573_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="48" slack="0"/>
<pin id="801" dir="0" index="1" bw="16" slack="0"/>
<pin id="802" dir="1" index="2" bw="48" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln573/29 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln1057_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="48" slack="0"/>
<pin id="807" dir="0" index="1" bw="48" slack="4"/>
<pin id="808" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_1/29 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln1057_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="48" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="48" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057_1/29 "/>
</bind>
</comp>

<comp id="816" class="1004" name="lhs_V_1_load_load_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="28"/>
<pin id="818" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_1_load/29 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln1057_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="4"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_2/29 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln43_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/29 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_mid_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="18" slack="0"/>
<pin id="832" dir="0" index="1" bw="16" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/29 "/>
</bind>
</comp>

<comp id="838" class="1004" name="p_cast18_mid1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="18" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18_mid1/29 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_mid130_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="18" slack="0"/>
<pin id="844" dir="0" index="1" bw="64" slack="28"/>
<pin id="845" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid130/29 "/>
</bind>
</comp>

<comp id="847" class="1004" name="p_cast_mid1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="62" slack="0"/>
<pin id="849" dir="0" index="1" bw="64" slack="0"/>
<pin id="850" dir="0" index="2" bw="3" slack="0"/>
<pin id="851" dir="0" index="3" bw="7" slack="0"/>
<pin id="852" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast_mid1/29 "/>
</bind>
</comp>

<comp id="857" class="1004" name="select_ln1057_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="62" slack="0"/>
<pin id="860" dir="0" index="2" bw="62" slack="0"/>
<pin id="861" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_2/29 "/>
</bind>
</comp>

<comp id="865" class="1004" name="sext_ln1057_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="62" slack="0"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1057/29 "/>
</bind>
</comp>

<comp id="869" class="1004" name="gmem_addr_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="0"/>
<pin id="871" dir="0" index="1" bw="64" slack="0"/>
<pin id="872" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/29 "/>
</bind>
</comp>

<comp id="875" class="1004" name="icmp_ln1057_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="0"/>
<pin id="877" dir="0" index="1" bw="16" slack="7"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_3/29 "/>
</bind>
</comp>

<comp id="880" class="1004" name="select_ln1057_5_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="4"/>
<pin id="883" dir="0" index="2" bw="1" slack="0"/>
<pin id="884" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_5/29 "/>
</bind>
</comp>

<comp id="887" class="1004" name="or_ln45_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/29 "/>
</bind>
</comp>

<comp id="893" class="1004" name="select_ln45_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="16" slack="0"/>
<pin id="896" dir="0" index="2" bw="16" slack="0"/>
<pin id="897" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/29 "/>
</bind>
</comp>

<comp id="901" class="1004" name="select_ln1057_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="0" index="1" bw="16" slack="0"/>
<pin id="904" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="905" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/30 "/>
</bind>
</comp>

<comp id="907" class="1004" name="i_4_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/30 "/>
</bind>
</comp>

<comp id="913" class="1004" name="i_cast_mid1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="0"/>
<pin id="915" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_mid1/30 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln1057_6_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="0" index="1" bw="16" slack="0"/>
<pin id="920" dir="0" index="2" bw="16" slack="0"/>
<pin id="921" dir="1" index="3" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_6/30 "/>
</bind>
</comp>

<comp id="924" class="1004" name="select_ln1057_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="4"/>
<pin id="926" dir="0" index="1" bw="16" slack="4"/>
<pin id="927" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="928" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_1/33 "/>
</bind>
</comp>

<comp id="929" class="1004" name="zext_ln1057_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="16" slack="4"/>
<pin id="931" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057_1/33 "/>
</bind>
</comp>

<comp id="932" class="1004" name="select_ln1057_2_cast_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln1057_2_cast/33 "/>
</bind>
</comp>

<comp id="936" class="1004" name="select_ln1057_3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="4"/>
<pin id="938" dir="0" index="1" bw="16" slack="0"/>
<pin id="939" dir="0" index="2" bw="16" slack="0"/>
<pin id="940" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_3/33 "/>
</bind>
</comp>

<comp id="942" class="1004" name="select_ln1057_4_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="4"/>
<pin id="944" dir="0" index="1" bw="48" slack="0"/>
<pin id="945" dir="0" index="2" bw="48" slack="4"/>
<pin id="946" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_4/33 "/>
</bind>
</comp>

<comp id="948" class="1004" name="select_ln45_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="4"/>
<pin id="950" dir="0" index="1" bw="16" slack="0"/>
<pin id="951" dir="0" index="2" bw="16" slack="0"/>
<pin id="952" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/33 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sub_ln45_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="8"/>
<pin id="957" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45/33 "/>
</bind>
</comp>

<comp id="959" class="1004" name="ret_cast_mid1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_cast_mid1/33 "/>
</bind>
</comp>

<comp id="962" class="1004" name="mul_i_mid1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="0" index="1" bw="16" slack="8"/>
<pin id="965" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i_mid1/33 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln573_2_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="48" slack="0"/>
<pin id="969" dir="0" index="1" bw="16" slack="0"/>
<pin id="970" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln573_2/33 "/>
</bind>
</comp>

<comp id="973" class="1004" name="select_ln45_2_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="4"/>
<pin id="975" dir="0" index="1" bw="48" slack="0"/>
<pin id="976" dir="0" index="2" bw="48" slack="0"/>
<pin id="977" dir="1" index="3" bw="48" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/33 "/>
</bind>
</comp>

<comp id="980" class="1004" name="bitcast_ln1057_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1057/37 "/>
</bind>
</comp>

<comp id="984" class="1004" name="ii_cast19_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast19/38 "/>
</bind>
</comp>

<comp id="988" class="1004" name="h_V_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="5"/>
<pin id="990" dir="0" index="1" bw="8" slack="0"/>
<pin id="991" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_V/38 "/>
</bind>
</comp>

<comp id="993" class="1004" name="h_V_cast_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="0"/>
<pin id="995" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="h_V_cast/38 "/>
</bind>
</comp>

<comp id="997" class="1004" name="icmp_ln56_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="16" slack="0"/>
<pin id="999" dir="0" index="1" bw="16" slack="37"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/38 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="icmp_ln1057_4_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="0"/>
<pin id="1004" dir="0" index="1" bw="16" slack="13"/>
<pin id="1005" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_4/38 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="add_ln1057_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057_2/38 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="icmp_ln1057_6_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="0"/>
<pin id="1015" dir="0" index="1" bw="8" slack="37"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_6/38 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="select_ln49_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="8" slack="0"/>
<pin id="1021" dir="0" index="2" bw="8" slack="0"/>
<pin id="1022" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/38 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="add_ln50_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/38 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="ii_cast19_mid1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast19_mid1/38 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="h_V_mid1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="5"/>
<pin id="1038" dir="0" index="1" bw="8" slack="0"/>
<pin id="1039" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_V_mid1/38 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="select_ln49_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="16" slack="0"/>
<pin id="1044" dir="0" index="2" bw="16" slack="0"/>
<pin id="1045" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/38 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="h_V_cast_mid1_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="16" slack="0"/>
<pin id="1051" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="h_V_cast_mid1/38 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="sext_ln49_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="16" slack="0"/>
<pin id="1055" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/38 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="select_ln49_2_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="8" slack="0"/>
<pin id="1060" dir="0" index="2" bw="8" slack="0"/>
<pin id="1061" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_2/38 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="zext_ln49_2_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="0"/>
<pin id="1067" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/38 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="mul_ln49_2_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="0"/>
<pin id="1071" dir="0" index="1" bw="8" slack="13"/>
<pin id="1072" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_2/38 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="icmp_ln56_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1076" dir="0" index="1" bw="16" slack="37"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_1/38 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="select_ln49_3_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="0" index="2" bw="1" slack="0"/>
<pin id="1083" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_3/38 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="zext_ln225_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/38 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="w_V_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="6"/>
<pin id="1093" dir="0" index="1" bw="8" slack="0"/>
<pin id="1094" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_V/38 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="sext_ln225_1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="0"/>
<pin id="1098" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln225_1/38 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="or_ln56_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="16" slack="0"/>
<pin id="1102" dir="0" index="1" bw="16" slack="0"/>
<pin id="1103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/38 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_6_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="0" index="2" bw="5" slack="0"/>
<pin id="1110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/38 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="xor_ln56_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/38 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="icmp_ln1057_5_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="16" slack="0"/>
<pin id="1122" dir="0" index="1" bw="16" slack="37"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_5/38 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="and_ln56_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56/38 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="and_ln56_1_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56_1/38 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="zext_ln1524_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="9"/>
<pin id="1139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1524/38 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="j_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="9"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/38 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="add_ln1057_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/38 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="select_ln1057_7_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="9"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="0" index="2" bw="32" slack="0"/>
<pin id="1155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_7/38 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="store_ln1057_store_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="48" slack="9"/>
<pin id="1160" dir="0" index="1" bw="48" slack="37"/>
<pin id="1161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/38 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="store_ln1057_store_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="5"/>
<pin id="1164" dir="0" index="1" bw="16" slack="37"/>
<pin id="1165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/38 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="store_ln1057_store_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="0" index="1" bw="32" slack="37"/>
<pin id="1169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/38 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="store_ln1057_store_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="8"/>
<pin id="1173" dir="0" index="1" bw="16" slack="37"/>
<pin id="1174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/38 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="store_ln47_store_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="0"/>
<pin id="1177" dir="0" index="1" bw="16" slack="37"/>
<pin id="1178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/38 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="zext_ln49_1_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="16" slack="1"/>
<pin id="1182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/39 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="sext_ln225_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="16" slack="1"/>
<pin id="1185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln225/39 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="sext_ln49_1_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="0"/>
<pin id="1188" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/41 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="mul_ln49_1_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="0"/>
<pin id="1191" dir="0" index="1" bw="16" slack="16"/>
<pin id="1192" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_1/41 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="shl_ln2_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="50" slack="0"/>
<pin id="1196" dir="0" index="1" bw="48" slack="0"/>
<pin id="1197" dir="0" index="2" bw="1" slack="0"/>
<pin id="1198" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/42 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="sext_ln225_3_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="50" slack="0"/>
<pin id="1203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln225_3/42 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln225_2_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="50" slack="0"/>
<pin id="1207" dir="0" index="1" bw="64" slack="41"/>
<pin id="1208" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225_2/42 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="trunc_ln225_cast_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="4"/>
<pin id="1212" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln225_cast/42 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="zext_ln49_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="24" slack="0"/>
<pin id="1215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/45 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="trunc_ln4_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="62" slack="0"/>
<pin id="1218" dir="0" index="1" bw="64" slack="3"/>
<pin id="1219" dir="0" index="2" bw="3" slack="0"/>
<pin id="1220" dir="0" index="3" bw="7" slack="0"/>
<pin id="1221" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/45 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="tmp_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="3"/>
<pin id="1228" dir="0" index="1" bw="24" slack="0"/>
<pin id="1229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/45 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_cast_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/45 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp9_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="0"/>
<pin id="1237" dir="0" index="1" bw="16" slack="20"/>
<pin id="1238" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp9/45 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="sum_2_loc_load_load_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="46"/>
<pin id="1243" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_loc_load/47 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="jj_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="8" slack="9"/>
<pin id="1246" dir="0" index="1" bw="1" slack="0"/>
<pin id="1247" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj/47 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="shl_ln1_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="50" slack="0"/>
<pin id="1251" dir="0" index="1" bw="48" slack="0"/>
<pin id="1252" dir="0" index="2" bw="1" slack="0"/>
<pin id="1253" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/51 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="zext_ln76_1_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="50" slack="0"/>
<pin id="1258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/51 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="add_ln76_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="50" slack="0"/>
<pin id="1262" dir="0" index="1" bw="64" slack="40"/>
<pin id="1263" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/51 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="trunc_ln3_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="62" slack="0"/>
<pin id="1267" dir="0" index="1" bw="64" slack="0"/>
<pin id="1268" dir="0" index="2" bw="3" slack="0"/>
<pin id="1269" dir="0" index="3" bw="7" slack="0"/>
<pin id="1270" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/51 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="sext_ln76_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="62" slack="0"/>
<pin id="1277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/51 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="gmem_addr_1_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="64" slack="0"/>
<pin id="1281" dir="0" index="1" bw="64" slack="0"/>
<pin id="1282" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/51 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="bitcast_ln73_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="2"/>
<pin id="1287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln73/53 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="tmp_1_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="8" slack="0"/>
<pin id="1290" dir="0" index="1" bw="32" slack="0"/>
<pin id="1291" dir="0" index="2" bw="6" slack="0"/>
<pin id="1292" dir="0" index="3" bw="6" slack="0"/>
<pin id="1293" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/53 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="trunc_ln73_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="0"/>
<pin id="1300" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/53 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="icmp_ln73_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="0"/>
<pin id="1304" dir="0" index="1" bw="8" slack="0"/>
<pin id="1305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/53 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="icmp_ln73_1_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="23" slack="0"/>
<pin id="1310" dir="0" index="1" bw="23" slack="0"/>
<pin id="1311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/53 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="or_ln73_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="0"/>
<pin id="1316" dir="0" index="1" bw="1" slack="0"/>
<pin id="1317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/53 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="and_ln73_1_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="0"/>
<pin id="1322" dir="0" index="1" bw="1" slack="0"/>
<pin id="1323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_1/53 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="and_ln73_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="0"/>
<pin id="1328" dir="0" index="1" bw="1" slack="42"/>
<pin id="1329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/53 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="select_ln76_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="0"/>
<pin id="1333" dir="0" index="1" bw="32" slack="0"/>
<pin id="1334" dir="0" index="2" bw="32" slack="0"/>
<pin id="1335" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/53 "/>
</bind>
</comp>

<comp id="1339" class="1007" name="grp_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="16" slack="0"/>
<pin id="1341" dir="0" index="1" bw="16" slack="0"/>
<pin id="1342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound10/22 "/>
</bind>
</comp>

<comp id="1346" class="1007" name="grp_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="0"/>
<pin id="1348" dir="0" index="1" bw="16" slack="4"/>
<pin id="1349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/26 "/>
</bind>
</comp>

<comp id="1352" class="1007" name="grp_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="16" slack="0"/>
<pin id="1354" dir="0" index="1" bw="8" slack="4"/>
<pin id="1355" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="1356" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln1525/29 sub_ln1525/31 "/>
</bind>
</comp>

<comp id="1358" class="1007" name="grp_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="1360" dir="0" index="1" bw="8" slack="5"/>
<pin id="1361" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_1274/30 "/>
</bind>
</comp>

<comp id="1363" class="1007" name="grp_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="16" slack="0"/>
<pin id="1365" dir="0" index="1" bw="8" slack="5"/>
<pin id="1366" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_12_mid1/30 "/>
</bind>
</comp>

<comp id="1369" class="1007" name="grp_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="16" slack="0"/>
<pin id="1371" dir="0" index="1" bw="16" slack="8"/>
<pin id="1372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_mid1/30 "/>
</bind>
</comp>

<comp id="1375" class="1007" name="grp_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="16" slack="0"/>
<pin id="1377" dir="0" index="1" bw="16" slack="13"/>
<pin id="1378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49/38 "/>
</bind>
</comp>

<comp id="1381" class="1007" name="grp_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="16" slack="0"/>
<pin id="1383" dir="0" index="1" bw="16" slack="13"/>
<pin id="1384" dir="0" index="2" bw="48" slack="2147483647"/>
<pin id="1385" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_1/38 zext_ln76/50 add_ln76_1/50 "/>
</bind>
</comp>

<comp id="1388" class="1007" name="grp_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="16" slack="0"/>
<pin id="1390" dir="0" index="1" bw="16" slack="14"/>
<pin id="1391" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_3/39 "/>
</bind>
</comp>

<comp id="1393" class="1007" name="grp_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="16" slack="0"/>
<pin id="1395" dir="0" index="1" bw="16" slack="14"/>
<pin id="1396" dir="0" index="2" bw="48" slack="0"/>
<pin id="1397" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln225/39 sext_ln225_2/41 add_ln225_1/41 "/>
</bind>
</comp>

<comp id="1401" class="1007" name="grp_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="0"/>
<pin id="1403" dir="0" index="1" bw="16" slack="17"/>
<pin id="1404" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_2/42 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="lhs_V_1_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="0"/>
<pin id="1409" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_1 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="i_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="16" slack="0"/>
<pin id="1416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1421" class="1005" name="indvar_flatten13_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="32" slack="0"/>
<pin id="1423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="cout_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="16" slack="0"/>
<pin id="1430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="cout "/>
</bind>
</comp>

<comp id="1435" class="1005" name="indvar_flatten52_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="48" slack="0"/>
<pin id="1437" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten52 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="feature_out_read_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="64" slack="40"/>
<pin id="1444" dir="1" index="1" bw="64" slack="40"/>
</pin_list>
<bind>
<opset="feature_out_read "/>
</bind>
</comp>

<comp id="1447" class="1005" name="bias_read_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="64" slack="28"/>
<pin id="1449" dir="1" index="1" bw="64" slack="28"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="1453" class="1005" name="W_read_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="64" slack="44"/>
<pin id="1455" dir="1" index="1" bw="64" slack="44"/>
</pin_list>
<bind>
<opset="W_read "/>
</bind>
</comp>

<comp id="1458" class="1005" name="feature_in_read_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="64" slack="41"/>
<pin id="1460" dir="1" index="1" bw="64" slack="41"/>
</pin_list>
<bind>
<opset="feature_in_read "/>
</bind>
</comp>

<comp id="1463" class="1005" name="relu_en_read_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="42"/>
<pin id="1465" dir="1" index="1" bw="1" slack="42"/>
</pin_list>
<bind>
<opset="relu_en_read "/>
</bind>
</comp>

<comp id="1468" class="1005" name="Sy_read_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="8" slack="24"/>
<pin id="1470" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="Sy_read "/>
</bind>
</comp>

<comp id="1473" class="1005" name="Sx_read_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="8" slack="24"/>
<pin id="1475" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="Sx_read "/>
</bind>
</comp>

<comp id="1478" class="1005" name="Ky_read_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="24"/>
<pin id="1480" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="Ky_read "/>
</bind>
</comp>

<comp id="1483" class="1005" name="Kx_read_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="8" slack="24"/>
<pin id="1485" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="Kx_read "/>
</bind>
</comp>

<comp id="1489" class="1005" name="CHout_read_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="16" slack="24"/>
<pin id="1491" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opset="CHout_read "/>
</bind>
</comp>

<comp id="1496" class="1005" name="Win_read_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="16" slack="24"/>
<pin id="1498" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opset="Win_read "/>
</bind>
</comp>

<comp id="1501" class="1005" name="CHin_read_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="16" slack="24"/>
<pin id="1503" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opset="CHin_read "/>
</bind>
</comp>

<comp id="1509" class="1005" name="sum_2_loc_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="32" slack="44"/>
<pin id="1511" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="sum_2_loc "/>
</bind>
</comp>

<comp id="1515" class="1005" name="pad_x_V_1_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="24"/>
<pin id="1517" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="pad_x_V_1 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="pad_y_V_1_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="8" slack="24"/>
<pin id="1522" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="pad_y_V_1 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="zext_ln1543_3_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="17" slack="37"/>
<pin id="1527" dir="1" index="1" bw="17" slack="37"/>
</pin_list>
<bind>
<opset="zext_ln1543_3 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="sub_ln1543_4_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="18" slack="1"/>
<pin id="1532" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1543_4 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="zext_ln1543_6_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="18" slack="1"/>
<pin id="1537" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1543_6 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="zext_ln1543_8_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="17" slack="37"/>
<pin id="1542" dir="1" index="1" bw="17" slack="37"/>
</pin_list>
<bind>
<opset="zext_ln1543_8 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="sub_ln1543_5_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="18" slack="1"/>
<pin id="1548" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1543_5 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="zext_ln1543_11_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="18" slack="1"/>
<pin id="1553" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1543_11 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="Wout_V_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="16" slack="3"/>
<pin id="1558" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="Wout_V "/>
</bind>
</comp>

<comp id="1562" class="1005" name="Wout_V_cast_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="1"/>
<pin id="1564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Wout_V_cast "/>
</bind>
</comp>

<comp id="1569" class="1005" name="cast8_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="32" slack="1"/>
<pin id="1571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast8 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="rhs_8_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="16" slack="5"/>
<pin id="1576" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="rhs_8 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="conv_i9_i381_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="16" slack="8"/>
<pin id="1582" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="conv_i9_i381 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="zext_ln1525_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="16" slack="4"/>
<pin id="1587" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1525 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="zext_ln1525_1_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="16" slack="6"/>
<pin id="1592" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln1525_1 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="conv_i_i282_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="13"/>
<pin id="1597" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="conv_i_i282 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="rhs_2_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="48" slack="16"/>
<pin id="1604" dir="1" index="1" bw="48" slack="16"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="Kx_cast7_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="16" slack="13"/>
<pin id="1609" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="Kx_cast7 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="CHout_cast_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="48" slack="4"/>
<pin id="1614" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="CHout_cast "/>
</bind>
</comp>

<comp id="1619" class="1005" name="CHin_cast10_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="24" slack="17"/>
<pin id="1621" dir="1" index="1" bw="24" slack="17"/>
</pin_list>
<bind>
<opset="CHin_cast10 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="CHout_cast6_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="32" slack="13"/>
<pin id="1626" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="CHout_cast6 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="cmp_i_i2831078_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="1" slack="20"/>
<pin id="1631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i2831078 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="bound_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="16" slack="13"/>
<pin id="1635" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1638" class="1005" name="bound10_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="4"/>
<pin id="1640" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="bound10 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="bound19_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="48" slack="4"/>
<pin id="1645" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="bound19 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="icmp_ln1057_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="1" slack="4"/>
<pin id="1650" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="i_cast_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="1"/>
<pin id="1658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="1664" class="1005" name="add_ln573_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="48" slack="4"/>
<pin id="1666" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="add_ln573 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="add_ln1057_1_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="48" slack="9"/>
<pin id="1674" dir="1" index="1" bw="48" slack="9"/>
</pin_list>
<bind>
<opset="add_ln1057_1 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="icmp_ln1057_2_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="1"/>
<pin id="1679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1057_2 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="add_ln43_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="16" slack="4"/>
<pin id="1688" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="gmem_addr_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="1"/>
<pin id="1694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1698" class="1005" name="select_ln1057_5_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="1" slack="1"/>
<pin id="1700" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1057_5 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="select_ln45_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="16" slack="1"/>
<pin id="1707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="i_4_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="16" slack="1"/>
<pin id="1714" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="i_cast_mid1_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="32" slack="1"/>
<pin id="1719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast_mid1 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="select_ln1057_6_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="16" slack="8"/>
<pin id="1724" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="select_ln1057_6 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="sub_ln1525_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="16" slack="6"/>
<pin id="1729" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="sub_ln1525 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="select_ln1057_1_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="16" slack="5"/>
<pin id="1734" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="select_ln1057_1 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="sub_ln45_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="16" slack="5"/>
<pin id="1740" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln45 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="select_ln45_2_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="48" slack="7"/>
<pin id="1746" dir="1" index="1" bw="48" slack="7"/>
</pin_list>
<bind>
<opset="select_ln45_2 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="bitcast_ln1057_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="32" slack="1"/>
<pin id="1751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln1057 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="add_ln1057_2_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="16" slack="0"/>
<pin id="1759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1057_2 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="select_ln49_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="8" slack="4"/>
<pin id="1764" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="select_ln49 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="sext_ln49_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="1"/>
<pin id="1770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="select_ln49_2_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="8" slack="0"/>
<pin id="1775" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln49_2 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="mul_ln49_2_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="16" slack="1"/>
<pin id="1780" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_2 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="w_V_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="16" slack="1"/>
<pin id="1785" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_V "/>
</bind>
</comp>

<comp id="1788" class="1005" name="and_ln56_1_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="1" slack="4"/>
<pin id="1790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln56_1 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="zext_ln1524_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="32" slack="1"/>
<pin id="1794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1524 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="zext_ln49_1_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="1"/>
<pin id="1799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49_1 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="sext_ln225_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="1"/>
<pin id="1804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln225 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="mul_ln49_1_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="48" slack="1"/>
<pin id="1809" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_1 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="mul_ln49_3_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="32" slack="3"/>
<pin id="1814" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln49_3 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="add_ln225_2_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="64" slack="3"/>
<pin id="1819" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="add_ln225_2 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="trunc_ln225_cast_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="24" slack="1"/>
<pin id="1824" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln225_cast "/>
</bind>
</comp>

<comp id="1827" class="1005" name="trunc_ln4_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="62" slack="1"/>
<pin id="1829" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="tmp9_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="48" slack="1"/>
<pin id="1834" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="jj_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="8" slack="1"/>
<pin id="1842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="1845" class="1005" name="sum_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="32" slack="1"/>
<pin id="1847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1851" class="1005" name="gmem_addr_1_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="1"/>
<pin id="1853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="select_ln76_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="32" slack="1"/>
<pin id="1859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="8" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="6" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="2" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="134" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="146" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="170" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="182" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="184" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="323"><net_src comp="186" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="152" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="361" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="381"><net_src comp="357" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="357" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="383"><net_src comp="373" pin="6"/><net_sink comp="369" pin=0"/></net>

<net id="396"><net_src comp="168" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="397"><net_src comp="357" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="398"><net_src comp="0" pin="0"/><net_sink comp="384" pin=4"/></net>

<net id="403"><net_src comp="361" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="152" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="266" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="48" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="412" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="30" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="450"><net_src comp="52" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="436" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="416" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="30" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="46" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="422" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="446" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="452" pin="4"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="260" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="42" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="44" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="46" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="48" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="470" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="50" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="30" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="508"><net_src comp="52" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="494" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="50" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="474" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="46" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="525"><net_src comp="480" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="504" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="510" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="242" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="462" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="52" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="242" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="520" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="52" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="54" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="528" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="56" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="278" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="552" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="266" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="566" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="254" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="574" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="580" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="54" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="536" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="56" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="284" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="598" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="260" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="612" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="248" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="620" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="58" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="60" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="62" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="60" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="60" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="584" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="64" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="630" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="64" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="665" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="675" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="723"><net_src comp="60" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="707" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="740"><net_src comp="710" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="60" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="122" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="754" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="124" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="775"><net_src comp="764" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="787"><net_src comp="126" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="776" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="128" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="130" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="798"><net_src comp="791" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="794" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="760" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="757" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="757" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="132" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="823"><net_src comp="409" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="754" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="64" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="122" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="124" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="841"><net_src comp="830" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="853"><net_src comp="126" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="842" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="128" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="130" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="862"><net_src comp="819" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="847" pin="4"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="781" pin="4"/><net_sink comp="857" pin=2"/></net>

<net id="868"><net_src comp="857" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="0" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="865" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="816" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="885"><net_src comp="819" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="880" pin=2"/></net>

<net id="891"><net_src comp="880" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="819" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="898"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="60" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="816" pin="1"/><net_sink comp="893" pin=2"/></net>

<net id="906"><net_src comp="60" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="901" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="64" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="907" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="923"><net_src comp="901" pin="3"/><net_sink comp="917" pin=2"/></net>

<net id="935"><net_src comp="924" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="60" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="947"><net_src comp="929" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="953"><net_src comp="936" pin="3"/><net_sink comp="948" pin=2"/></net>

<net id="958"><net_src comp="948" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="966"><net_src comp="959" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="971"><net_src comp="962" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="932" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="967" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="979"><net_src comp="942" pin="3"/><net_sink comp="973" pin=2"/></net>

<net id="983"><net_src comp="303" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="339" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="984" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="996"><net_src comp="988" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1006"><net_src comp="328" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1011"><net_src comp="328" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="64" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="350" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1023"><net_src comp="1013" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="52" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="350" pin="4"/><net_sink comp="1018" pin=2"/></net>

<net id="1030"><net_src comp="339" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="154" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="1013" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1036" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="988" pin="2"/><net_sink comp="1041" pin=2"/></net>

<net id="1052"><net_src comp="1036" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="1041" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1062"><net_src comp="1013" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1026" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="339" pin="4"/><net_sink comp="1057" pin=2"/></net>

<net id="1068"><net_src comp="1057" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="1065" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1078"><net_src comp="1049" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1084"><net_src comp="1013" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="1074" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1086"><net_src comp="997" pin="2"/><net_sink comp="1079" pin=2"/></net>

<net id="1090"><net_src comp="1018" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1099"><net_src comp="1091" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1104"><net_src comp="1091" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1041" pin="3"/><net_sink comp="1100" pin=1"/></net>

<net id="1111"><net_src comp="156" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="1100" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="158" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1118"><net_src comp="1106" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="160" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="1096" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1129"><net_src comp="1120" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1114" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="1125" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1079" pin="3"/><net_sink comp="1131" pin=1"/></net>

<net id="1144"><net_src comp="64" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="409" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="30" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1156"><net_src comp="30" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1157"><net_src comp="1145" pin="2"/><net_sink comp="1151" pin=2"/></net>

<net id="1170"><net_src comp="1151" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1179"><net_src comp="1140" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1193"><net_src comp="1186" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1199"><net_src comp="166" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="124" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1204"><net_src comp="1194" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="1201" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1222"><net_src comp="126" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="128" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1224"><net_src comp="130" pin="0"/><net_sink comp="1216" pin=3"/></net>

<net id="1225"><net_src comp="1216" pin="4"/><net_sink comp="384" pin=3"/></net>

<net id="1230"><net_src comp="1213" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1234"><net_src comp="1226" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1239"><net_src comp="1231" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1235" pin="2"/><net_sink comp="384" pin=7"/></net>

<net id="1248"><net_src comp="154" pin="0"/><net_sink comp="1244" pin=1"/></net>

<net id="1254"><net_src comp="166" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1255"><net_src comp="124" pin="0"/><net_sink comp="1249" pin=2"/></net>

<net id="1259"><net_src comp="1249" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1264"><net_src comp="1256" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1271"><net_src comp="126" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1272"><net_src comp="1260" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1273"><net_src comp="128" pin="0"/><net_sink comp="1265" pin=2"/></net>

<net id="1274"><net_src comp="130" pin="0"/><net_sink comp="1265" pin=3"/></net>

<net id="1278"><net_src comp="1265" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1283"><net_src comp="0" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1275" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1294"><net_src comp="172" pin="0"/><net_sink comp="1288" pin=0"/></net>

<net id="1295"><net_src comp="1285" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1296"><net_src comp="174" pin="0"/><net_sink comp="1288" pin=2"/></net>

<net id="1297"><net_src comp="176" pin="0"/><net_sink comp="1288" pin=3"/></net>

<net id="1301"><net_src comp="1285" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="1288" pin="4"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="178" pin="0"/><net_sink comp="1302" pin=1"/></net>

<net id="1312"><net_src comp="1298" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="180" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1318"><net_src comp="1308" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="1302" pin="2"/><net_sink comp="1314" pin=1"/></net>

<net id="1324"><net_src comp="1314" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="404" pin="2"/><net_sink comp="1320" pin=1"/></net>

<net id="1330"><net_src comp="1320" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1336"><net_src comp="1326" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1337"><net_src comp="62" pin="0"/><net_sink comp="1331" pin=1"/></net>

<net id="1338"><net_src comp="1285" pin="1"/><net_sink comp="1331" pin=2"/></net>

<net id="1343"><net_src comp="685" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="681" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1345"><net_src comp="1339" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="1350"><net_src comp="750" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1346" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="1357"><net_src comp="893" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="2"/><net_sink comp="936" pin=2"/></net>

<net id="1367"><net_src comp="907" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="1373"><net_src comp="913" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="1369" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="1379"><net_src comp="1053" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1375" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1386"><net_src comp="1137" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1387"><net_src comp="1381" pin="3"/><net_sink comp="1249" pin=1"/></net>

<net id="1392"><net_src comp="1180" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1398"><net_src comp="1183" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="1189" pin="2"/><net_sink comp="1393" pin=2"/></net>

<net id="1400"><net_src comp="1393" pin="3"/><net_sink comp="1194" pin=1"/></net>

<net id="1405"><net_src comp="1210" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1410"><net_src comp="188" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1413"><net_src comp="1407" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1417"><net_src comp="192" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1420"><net_src comp="1414" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1424"><net_src comp="196" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1427"><net_src comp="1421" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1431"><net_src comp="200" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1434"><net_src comp="1428" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1438"><net_src comp="204" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1441"><net_src comp="1435" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1445"><net_src comp="212" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1450"><net_src comp="218" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1456"><net_src comp="224" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="384" pin=8"/></net>

<net id="1461"><net_src comp="230" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1466"><net_src comp="236" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1471"><net_src comp="248" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1476"><net_src comp="254" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1481"><net_src comp="260" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1486"><net_src comp="266" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1492"><net_src comp="272" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1495"><net_src comp="1489" pin="1"/><net_sink comp="384" pin=5"/></net>

<net id="1499"><net_src comp="278" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1504"><net_src comp="290" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1507"><net_src comp="1501" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1508"><net_src comp="1501" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1512"><net_src comp="208" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="384" pin=9"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1518"><net_src comp="528" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1523"><net_src comp="536" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1528"><net_src comp="556" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1533"><net_src comp="574" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1538"><net_src comp="580" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1543"><net_src comp="602" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1549"><net_src comp="620" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1554"><net_src comp="626" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1559"><net_src comp="665" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1565"><net_src comp="681" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1568"><net_src comp="1562" pin="1"/><net_sink comp="1369" pin=1"/></net>

<net id="1572"><net_src comp="685" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1577"><net_src comp="689" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1579"><net_src comp="1574" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1583"><net_src comp="692" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1588"><net_src comp="695" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1593"><net_src comp="698" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1598"><net_src comp="701" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="1600"><net_src comp="1595" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1601"><net_src comp="1595" pin="1"/><net_sink comp="1393" pin=1"/></net>

<net id="1605"><net_src comp="704" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1610"><net_src comp="707" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1615"><net_src comp="710" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1618"><net_src comp="1612" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1622"><net_src comp="713" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1401" pin=1"/></net>

<net id="1627"><net_src comp="716" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1381" pin=1"/></net>

<net id="1632"><net_src comp="719" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1636"><net_src comp="727" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1641"><net_src comp="1339" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1646"><net_src comp="736" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1651"><net_src comp="742" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1659"><net_src comp="750" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1667"><net_src comp="799" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="942" pin=2"/></net>

<net id="1675"><net_src comp="810" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1680"><net_src comp="819" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1683"><net_src comp="1677" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1684"><net_src comp="1677" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1685"><net_src comp="1677" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1689"><net_src comp="824" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1695"><net_src comp="869" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1697"><net_src comp="1692" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1701"><net_src comp="880" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1703"><net_src comp="1698" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1704"><net_src comp="1698" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1708"><net_src comp="893" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1710"><net_src comp="1705" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1711"><net_src comp="1705" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1715"><net_src comp="907" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1720"><net_src comp="913" pin="1"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1725"><net_src comp="917" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1730"><net_src comp="1352" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1735"><net_src comp="924" pin="3"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1737"><net_src comp="1732" pin="1"/><net_sink comp="384" pin=6"/></net>

<net id="1741"><net_src comp="954" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1743"><net_src comp="1738" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1747"><net_src comp="973" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1752"><net_src comp="980" pin="1"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1760"><net_src comp="1007" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1765"><net_src comp="1018" pin="3"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1767"><net_src comp="1762" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1771"><net_src comp="1053" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1776"><net_src comp="1057" pin="3"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1781"><net_src comp="1069" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1786"><net_src comp="1091" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1791"><net_src comp="1131" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1795"><net_src comp="1137" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1800"><net_src comp="1180" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1805"><net_src comp="1183" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1810"><net_src comp="1189" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1815"><net_src comp="1388" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1820"><net_src comp="1205" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1825"><net_src comp="1210" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1830"><net_src comp="1216" pin="4"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="1835"><net_src comp="1235" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="384" pin=7"/></net>

<net id="1843"><net_src comp="1244" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1848"><net_src comp="399" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1850"><net_src comp="1845" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1854"><net_src comp="1279" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1856"><net_src comp="1851" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1860"><net_src comp="1331" pin="3"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="315" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {52 54 55 56 57 58 59 }
 - Input state : 
	Port: Conv : gmem | {30 31 32 33 34 35 36 37 45 46 }
	Port: Conv : CHin | {1 }
	Port: Conv : Hin | {1 }
	Port: Conv : Win | {1 }
	Port: Conv : CHout | {1 }
	Port: Conv : Kx | {1 }
	Port: Conv : Ky | {1 }
	Port: Conv : Sx | {1 }
	Port: Conv : Sy | {1 }
	Port: Conv : mode | {1 }
	Port: Conv : relu_en | {1 }
	Port: Conv : feature_in | {1 }
	Port: Conv : W | {1 }
	Port: Conv : bias | {1 }
	Port: Conv : feature_out | {1 }
  - Chain level:
	State 1
		add_ln1543 : 1
		tmp_4 : 2
		sub_ln1543 : 1
		trunc_ln1543_1 : 2
		sub_ln1543_1 : 3
		trunc_ln1543_2 : 2
		pad_x_V : 4
		add_ln1543_1 : 1
		tmp_5 : 2
		sub_ln1543_2 : 1
		trunc_ln1543_4 : 2
		sub_ln1543_3 : 3
		trunc_ln1543_5 : 2
		pad_y_V : 4
		pad_x_V_1 : 5
		pad_y_V_1 : 5
		shl_ln : 6
		zext_ln1543_2 : 7
		add_ln1543_2 : 8
		zext_ln1543_4 : 9
		sub_ln1543_4 : 10
		sdiv_ln1543 : 11
		shl_ln1543_1 : 6
		zext_ln1543_7 : 7
		add_ln1543_3 : 8
		zext_ln1543_9 : 9
		sub_ln1543_5 : 10
		sdiv_ln1543_1 : 11
		store_ln43 : 1
		store_ln43 : 1
		store_ln43 : 1
		store_ln43 : 1
		store_ln43 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		trunc_ln223 : 1
		Wout_V : 2
		trunc_ln223_1 : 1
		Hout_V : 2
		Wout_V_cast : 3
		cast8 : 3
		bound10 : 4
	State 23
	State 24
	State 25
		bound : 1
		cast18 : 1
		bound19 : 2
	State 26
		i_cast : 1
		ret : 2
	State 27
	State 28
	State 29
		zext_ln1057 : 1
		tmp_3 : 1
		p_cast18 : 2
		empty : 3
		p_cast : 4
		ret_cast : 1
		mul_i : 2
		add_ln573 : 3
		icmp_ln1057_1 : 1
		add_ln1057_1 : 1
		br_ln1057 : 2
		icmp_ln1057_2 : 1
		add_ln43 : 1
		p_mid : 2
		p_cast18_mid1 : 3
		p_mid130 : 4
		p_cast_mid1 : 5
		select_ln1057_2 : 6
		sext_ln1057 : 7
		gmem_addr : 8
		icmp_ln1057_3 : 1
		select_ln1057_5 : 2
		or_ln45 : 3
		select_ln45 : 3
		mul_ln1525 : 4
	State 30
		i_4 : 1
		ret_12_mid1 : 2
		i_cast_mid1 : 2
		ret_mid1 : 3
		select_ln1057_6 : 2
	State 31
		sub_ln1525 : 1
	State 32
	State 33
		select_ln1057_2_cast : 1
		select_ln1057_3 : 1
		select_ln1057_4 : 1
		select_ln45_1 : 2
		sub_ln45 : 3
		ret_cast_mid1 : 1
		mul_i_mid1 : 2
		add_ln573_2 : 3
		select_ln45_2 : 4
	State 34
	State 35
	State 36
	State 37
	State 38
		ii_cast19 : 1
		h_V : 2
		h_V_cast : 3
		icmp_ln56 : 4
		icmp_ln1057_4 : 1
		add_ln1057_2 : 1
		br_ln1057 : 2
		icmp_ln1057_6 : 1
		select_ln49 : 2
		add_ln50 : 1
		ii_cast19_mid1 : 2
		h_V_mid1 : 3
		select_ln49_1 : 4
		h_V_cast_mid1 : 4
		sext_ln49 : 5
		mul_ln49 : 6
		select_ln49_2 : 2
		zext_ln49_2 : 3
		mul_ln49_2 : 4
		icmp_ln56_1 : 5
		select_ln49_3 : 6
		zext_ln225 : 3
		w_V : 4
		sext_ln225_1 : 5
		or_ln56 : 5
		tmp_6 : 5
		xor_ln56 : 6
		icmp_ln1057_5 : 6
		and_ln56 : 6
		and_ln56_1 : 6
		sum : 1
		ret_1 : 1
		add_ln1057 : 1
		select_ln1057_7 : 2
		store_ln1057 : 3
		store_ln47 : 1
	State 39
		mul_ln49_3 : 1
		mul_ln225 : 1
	State 40
	State 41
		sext_ln49_1 : 1
		mul_ln49_1 : 2
		sext_ln225_2 : 1
		add_ln225_1 : 3
	State 42
		shl_ln2 : 1
		sext_ln225_3 : 2
		add_ln225_2 : 3
		ret_2 : 1
	State 43
	State 44
	State 45
		zext_ln49 : 1
		tmp : 2
		tmp_cast : 3
		tmp9 : 4
		call_ln59 : 5
	State 46
	State 47
	State 48
	State 49
	State 50
		zext_ln76 : 1
		add_ln76_1 : 2
	State 51
		shl_ln1 : 1
		zext_ln76_1 : 2
		add_ln76 : 3
		trunc_ln3 : 4
		sext_ln76 : 5
		gmem_addr_1 : 6
	State 52
	State 53
		tmp_1 : 1
		trunc_ln73 : 1
		icmp_ln73 : 2
		icmp_ln73_1 : 2
		or_ln73 : 3
		and_ln73_1 : 3
		and_ln73 : 3
		select_ln76 : 3
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_Conv_Pipeline_Input_Channel_fu_384 |    5    |  1.281  |   868   |   685   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            add_ln1543_fu_416           |    0    |    0    |    0    |    15   |
|          |           add_ln1543_1_fu_474          |    0    |    0    |    0    |    15   |
|          |           add_ln1543_2_fu_560          |    0    |    0    |    0    |    23   |
|          |           add_ln1543_3_fu_606          |    0    |    0    |    0    |    23   |
|          |              Wout_V_fu_665             |    0    |    0    |    0    |    23   |
|          |              Hout_V_fu_675             |    0    |    0    |    0    |    23   |
|          |              empty_fu_776              |    0    |    0    |    0    |    71   |
|          |            add_ln573_fu_799            |    0    |    0    |    0    |    55   |
|          |           add_ln1057_1_fu_810          |    0    |    0    |    0    |    55   |
|          |             add_ln43_fu_824            |    0    |    0    |    0    |    23   |
|          |             p_mid130_fu_842            |    0    |    0    |    0    |    71   |
|    add   |               i_4_fu_907               |    0    |    0    |    0    |    23   |
|          |           add_ln573_2_fu_967           |    0    |    0    |    0    |    55   |
|          |               h_V_fu_988               |    0    |    0    |    0    |    23   |
|          |          add_ln1057_2_fu_1007          |    0    |    0    |    0    |    23   |
|          |            add_ln50_fu_1026            |    0    |    0    |    0    |    15   |
|          |            h_V_mid1_fu_1036            |    0    |    0    |    0    |    23   |
|          |               w_V_fu_1091              |    0    |    0    |    0    |    23   |
|          |                j_fu_1140               |    0    |    0    |    0    |    23   |
|          |           add_ln1057_fu_1145           |    0    |    0    |    0    |    39   |
|          |           add_ln225_2_fu_1205          |    0    |    0    |    0    |    71   |
|          |               tmp_fu_1226              |    0    |    0    |    0    |    39   |
|          |               jj_fu_1244               |    0    |    0    |    0    |    15   |
|          |            add_ln76_fu_1260            |    0    |    0    |    0    |    71   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   sdiv   |               grp_fu_584               |    0    |    0    |   226   |   110   |
|          |               grp_fu_630               |    0    |    0    |   226   |   110   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fadd   |               grp_fu_399               |    2    |    0    |   227   |   214   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |             pad_x_V_fu_462             |    0    |    0    |    0    |    8    |
|          |             pad_y_V_fu_520             |    0    |    0    |    0    |    8    |
|          |            pad_x_V_1_fu_528            |    0    |    0    |    0    |    8    |
|          |            pad_y_V_1_fu_536            |    0    |    0    |    0    |    8    |
|          |         select_ln1057_2_fu_857         |    0    |    0    |    0    |    61   |
|          |         select_ln1057_5_fu_880         |    0    |    0    |    0    |    2    |
|          |           select_ln45_fu_893           |    0    |    0    |    0    |    16   |
|          |          select_ln1057_fu_901          |    0    |    0    |    0    |    16   |
|          |         select_ln1057_6_fu_917         |    0    |    0    |    0    |    16   |
|  select  |         select_ln1057_1_fu_924         |    0    |    0    |    0    |    16   |
|          |         select_ln1057_3_fu_936         |    0    |    0    |    0    |    16   |
|          |         select_ln1057_4_fu_942         |    0    |    0    |    0    |    45   |
|          |          select_ln45_1_fu_948          |    0    |    0    |    0    |    16   |
|          |          select_ln45_2_fu_973          |    0    |    0    |    0    |    45   |
|          |           select_ln49_fu_1018          |    0    |    0    |    0    |    8    |
|          |          select_ln49_1_fu_1041         |    0    |    0    |    0    |    16   |
|          |          select_ln49_2_fu_1057         |    0    |    0    |    0    |    8    |
|          |          select_ln49_3_fu_1079         |    0    |    0    |    0    |    2    |
|          |         select_ln1057_7_fu_1151        |    0    |    0    |    0    |    32   |
|          |           select_ln76_fu_1331          |    0    |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |              bound_fu_727              |    0    |    0    |    0    |    40   |
|          |             bound19_fu_736             |    2    |    0    |    0    |    20   |
|          |              mul_i_fu_794              |    2    |    0    |    0    |    20   |
|          |            mul_i_mid1_fu_962           |    2    |    0    |    0    |    20   |
|          |           mul_ln49_2_fu_1069           |    0    |    0    |    0    |    40   |
|          |           mul_ln49_1_fu_1189           |    2    |    0    |    0    |    20   |
|          |              tmp9_fu_1235              |    2    |    0    |    0    |    20   |
|    mul   |               grp_fu_1339              |    1    |    0    |    0    |    0    |
|          |               grp_fu_1346              |    1    |    0    |    0    |    0    |
|          |               grp_fu_1358              |    1    |    0    |    0    |    0    |
|          |               grp_fu_1363              |    1    |    0    |    0    |    0    |
|          |               grp_fu_1369              |    1    |    0    |    0    |    0    |
|          |               grp_fu_1375              |    1    |    0    |    0    |    0    |
|          |               grp_fu_1388              |    1    |    0    |    0    |    0    |
|          |               grp_fu_1401              |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          cmp_i_i2831078_fu_719         |    0    |    0    |    0    |    13   |
|          |           icmp_ln1057_fu_742           |    0    |    0    |    0    |    13   |
|          |          icmp_ln1057_1_fu_805          |    0    |    0    |    0    |    23   |
|          |          icmp_ln1057_2_fu_819          |    0    |    0    |    0    |    20   |
|          |          icmp_ln1057_3_fu_875          |    0    |    0    |    0    |    13   |
|   icmp   |            icmp_ln56_fu_997            |    0    |    0    |    0    |    13   |
|          |          icmp_ln1057_4_fu_1002         |    0    |    0    |    0    |    13   |
|          |          icmp_ln1057_6_fu_1013         |    0    |    0    |    0    |    11   |
|          |           icmp_ln56_1_fu_1074          |    0    |    0    |    0    |    13   |
|          |          icmp_ln1057_5_fu_1120         |    0    |    0    |    0    |    13   |
|          |            icmp_ln73_fu_1302           |    0    |    0    |    0    |    11   |
|          |           icmp_ln73_1_fu_1308          |    0    |    0    |    0    |    16   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            sub_ln1543_fu_430           |    0    |    0    |    0    |    15   |
|          |           sub_ln1543_1_fu_446          |    0    |    0    |    0    |    15   |
|          |           sub_ln1543_2_fu_488          |    0    |    0    |    0    |    15   |
|    sub   |           sub_ln1543_3_fu_504          |    0    |    0    |    0    |    15   |
|          |           sub_ln1543_4_fu_574          |    0    |    0    |    0    |    24   |
|          |           sub_ln1543_5_fu_620          |    0    |    0    |    0    |    24   |
|          |             sub_ln45_fu_954            |    0    |    0    |    0    |    23   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |             or_ln45_fu_887             |    0    |    0    |    0    |    2    |
|    or    |             or_ln56_fu_1100            |    0    |    0    |    0    |    16   |
|          |             or_ln73_fu_1314            |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            and_ln56_fu_1125            |    0    |    0    |    0    |    2    |
|    and   |           and_ln56_1_fu_1131           |    0    |    0    |    0    |    2    |
|          |           and_ln73_1_fu_1320           |    0    |    0    |    0    |    2    |
|          |            and_ln73_fu_1326            |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|    xor   |            xor_ln56_fu_1114            |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  muladd  |               grp_fu_1381              |    1    |    0    |    0    |    0    |
|          |               grp_fu_1393              |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  mul_sub |               grp_fu_1352              |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |      feature_out_read_read_fu_212      |    0    |    0    |    0    |    0    |
|          |          bias_read_read_fu_218         |    0    |    0    |    0    |    0    |
|          |           W_read_read_fu_224           |    0    |    0    |    0    |    0    |
|          |       feature_in_read_read_fu_230      |    0    |    0    |    0    |    0    |
|          |        relu_en_read_read_fu_236        |    0    |    0    |    0    |    0    |
|          |          mode_read_read_fu_242         |    0    |    0    |    0    |    0    |
|          |           Sy_read_read_fu_248          |    0    |    0    |    0    |    0    |
|   read   |           Sx_read_read_fu_254          |    0    |    0    |    0    |    0    |
|          |           Ky_read_read_fu_260          |    0    |    0    |    0    |    0    |
|          |           Kx_read_read_fu_266          |    0    |    0    |    0    |    0    |
|          |         CHout_read_read_fu_272         |    0    |    0    |    0    |    0    |
|          |          Win_read_read_fu_278          |    0    |    0    |    0    |    0    |
|          |          Hin_read_read_fu_284          |    0    |    0    |    0    |    0    |
|          |          CHin_read_read_fu_290         |    0    |    0    |    0    |    0    |
|          |       gmem_addr_read_read_fu_303       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  readreq |           grp_readreq_fu_296           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_308          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   write  |         write_ln76_write_fu_315        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fcmp   |               grp_fu_404               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           zext_ln1543_fu_412           |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_1_fu_470          |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_2_fu_552          |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_3_fu_556          |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_4_fu_566          |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_5_fu_570          |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_6_fu_580          |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_7_fu_598          |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_8_fu_602          |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_9_fu_612          |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_10_fu_616         |    0    |    0    |    0    |    0    |
|          |          zext_ln1543_11_fu_626         |    0    |    0    |    0    |    0    |
|          |           Wout_V_cast_fu_681           |    0    |    0    |    0    |    0    |
|          |              cast8_fu_685              |    0    |    0    |    0    |    0    |
|          |              rhs_8_fu_689              |    0    |    0    |    0    |    0    |
|          |           conv_i9_i381_fu_692          |    0    |    0    |    0    |    0    |
|          |           zext_ln1525_fu_695           |    0    |    0    |    0    |    0    |
|          |          zext_ln1525_1_fu_698          |    0    |    0    |    0    |    0    |
|          |           conv_i_i282_fu_701           |    0    |    0    |    0    |    0    |
|          |              rhs_2_fu_704              |    0    |    0    |    0    |    0    |
|          |             Kx_cast7_fu_707            |    0    |    0    |    0    |    0    |
|          |            CHout_cast_fu_710           |    0    |    0    |    0    |    0    |
|   zext   |           CHin_cast10_fu_713           |    0    |    0    |    0    |    0    |
|          |           CHout_cast6_fu_716           |    0    |    0    |    0    |    0    |
|          |               cast_fu_724              |    0    |    0    |    0    |    0    |
|          |              cast18_fu_733             |    0    |    0    |    0    |    0    |
|          |              i_cast_fu_750             |    0    |    0    |    0    |    0    |
|          |           zext_ln1057_fu_760           |    0    |    0    |    0    |    0    |
|          |             p_cast18_fu_772            |    0    |    0    |    0    |    0    |
|          |             ret_cast_fu_791            |    0    |    0    |    0    |    0    |
|          |          p_cast18_mid1_fu_838          |    0    |    0    |    0    |    0    |
|          |           i_cast_mid1_fu_913           |    0    |    0    |    0    |    0    |
|          |          zext_ln1057_1_fu_929          |    0    |    0    |    0    |    0    |
|          |       select_ln1057_2_cast_fu_932      |    0    |    0    |    0    |    0    |
|          |          ret_cast_mid1_fu_959          |    0    |    0    |    0    |    0    |
|          |            ii_cast19_fu_984            |    0    |    0    |    0    |    0    |
|          |         ii_cast19_mid1_fu_1032         |    0    |    0    |    0    |    0    |
|          |           zext_ln49_2_fu_1065          |    0    |    0    |    0    |    0    |
|          |           zext_ln225_fu_1087           |    0    |    0    |    0    |    0    |
|          |           zext_ln1524_fu_1137          |    0    |    0    |    0    |    0    |
|          |           zext_ln49_1_fu_1180          |    0    |    0    |    0    |    0    |
|          |        trunc_ln225_cast_fu_1210        |    0    |    0    |    0    |    0    |
|          |            zext_ln49_fu_1213           |    0    |    0    |    0    |    0    |
|          |            tmp_cast_fu_1231            |    0    |    0    |    0    |    0    |
|          |           zext_ln76_1_fu_1256          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |              tmp_4_fu_422              |    0    |    0    |    0    |    0    |
| bitselect|              tmp_5_fu_480              |    0    |    0    |    0    |    0    |
|          |              tmp_6_fu_1106             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          trunc_ln1543_1_fu_436         |    0    |    0    |    0    |    0    |
|          |          trunc_ln1543_2_fu_452         |    0    |    0    |    0    |    0    |
|          |          trunc_ln1543_4_fu_494         |    0    |    0    |    0    |    0    |
|          |          trunc_ln1543_5_fu_510         |    0    |    0    |    0    |    0    |
|partselect|              p_cast_fu_781             |    0    |    0    |    0    |    0    |
|          |           p_cast_mid1_fu_847           |    0    |    0    |    0    |    0    |
|          |            trunc_ln4_fu_1216           |    0    |    0    |    0    |    0    |
|          |            trunc_ln3_fu_1265           |    0    |    0    |    0    |    0    |
|          |              tmp_1_fu_1288             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |              shl_ln_fu_544             |    0    |    0    |    0    |    0    |
|          |           shl_ln1543_1_fu_590          |    0    |    0    |    0    |    0    |
|bitconcatenate|              tmp_3_fu_764              |    0    |    0    |    0    |    0    |
|          |              p_mid_fu_830              |    0    |    0    |    0    |    0    |
|          |             shl_ln2_fu_1194            |    0    |    0    |    0    |    0    |
|          |             shl_ln1_fu_1249            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           trunc_ln223_fu_661           |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln223_1_fu_671          |    0    |    0    |    0    |    0    |
|          |           trunc_ln73_fu_1298           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           sext_ln1057_fu_865           |    0    |    0    |    0    |    0    |
|          |             h_V_cast_fu_993            |    0    |    0    |    0    |    0    |
|          |          h_V_cast_mid1_fu_1049         |    0    |    0    |    0    |    0    |
|          |            sext_ln49_fu_1053           |    0    |    0    |    0    |    0    |
|   sext   |          sext_ln225_1_fu_1096          |    0    |    0    |    0    |    0    |
|          |           sext_ln225_fu_1183           |    0    |    0    |    0    |    0    |
|          |           sext_ln49_1_fu_1186          |    0    |    0    |    0    |    0    |
|          |          sext_ln225_3_fu_1201          |    0    |    0    |    0    |    0    |
|          |            sext_ln76_fu_1275           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    28   |  1.281  |   1547  |   2851  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   CHin_cast10_reg_1619  |   24   |
|    CHin_read_reg_1501   |   16   |
|   CHout_cast6_reg_1624  |   32   |
|   CHout_cast_reg_1612   |   48   |
|   CHout_read_reg_1489   |   16   |
|    Kx_cast7_reg_1607    |   16   |
|     Kx_read_reg_1483    |    8   |
|     Ky_read_reg_1478    |    8   |
|     Sx_read_reg_1473    |    8   |
|     Sy_read_reg_1468    |    8   |
|     W_read_reg_1453     |   64   |
|    Win_read_reg_1496    |   16   |
|   Wout_V_cast_reg_1562  |   32   |
|     Wout_V_reg_1556     |   16   |
|  add_ln1057_1_reg_1672  |   48   |
|  add_ln1057_2_reg_1757  |   16   |
|   add_ln225_2_reg_1817  |   64   |
|    add_ln43_reg_1686    |   16   |
|    add_ln573_reg_1664   |   48   |
|   and_ln56_1_reg_1788   |    1   |
|    bias_read_reg_1447   |   64   |
| bitcast_ln1057_reg_1749 |   32   |
|     bound10_reg_1638    |   32   |
|     bound19_reg_1643    |   48   |
|      bound_reg_1633     |   16   |
|      cast8_reg_1569     |   32   |
| cmp_i_i2831078_reg_1629 |    1   |
|  conv_i9_i381_reg_1580  |   16   |
|   conv_i_i282_reg_1595  |   32   |
|      cout_reg_1428      |   16   |
| feature_in_read_reg_1458|   64   |
|feature_out_read_reg_1442|   64   |
|   gmem_addr_1_reg_1851  |   32   |
|    gmem_addr_reg_1692   |   32   |
|       i_4_reg_1712      |   16   |
|   i_cast_mid1_reg_1717  |   32   |
|     i_cast_reg_1656     |   32   |
|        i_reg_1414       |   16   |
|  icmp_ln1057_2_reg_1677 |    1   |
|   icmp_ln1057_reg_1648  |    1   |
|        ii_reg_335       |    8   |
|indvar_flatten13_reg_1421|   32   |
|indvar_flatten52_reg_1435|   48   |
|  indvar_flatten_reg_324 |   16   |
|       jj_1_reg_346      |    8   |
|       jj_reg_1840       |    8   |
|     lhs_V_1_reg_1407    |   16   |
|   mul_ln49_1_reg_1807   |   48   |
|   mul_ln49_2_reg_1778   |   16   |
|   mul_ln49_3_reg_1812   |   32   |
|    pad_x_V_1_reg_1515   |    8   |
|    pad_y_V_1_reg_1520   |    8   |
|  relu_en_read_reg_1463  |    1   |
|      rhs_2_reg_1602     |   48   |
|      rhs_8_reg_1574     |   16   |
| select_ln1057_1_reg_1732|   16   |
| select_ln1057_5_reg_1698|    1   |
| select_ln1057_6_reg_1722|   16   |
|  select_ln45_2_reg_1744 |   48   |
|   select_ln45_reg_1705  |   16   |
|  select_ln49_2_reg_1773 |    8   |
|   select_ln49_reg_1762  |    8   |
|   select_ln76_reg_1857  |   32   |
|   sext_ln225_reg_1802   |   32   |
|    sext_ln49_reg_1768   |   32   |
|   sub_ln1525_reg_1727   |   16   |
|  sub_ln1543_4_reg_1530  |   18   |
|  sub_ln1543_5_reg_1546  |   18   |
|    sub_ln45_reg_1738    |   16   |
|      sum_1_reg_357      |   32   |
|    sum_2_loc_reg_1509   |   32   |
|      sum_3_reg_369      |   32   |
|       sum_reg_1845      |   32   |
|      tmp9_reg_1832      |   48   |
|trunc_ln225_cast_reg_1822|   24   |
|    trunc_ln4_reg_1827   |   62   |
|       w_V_reg_1783      |   16   |
|   zext_ln1524_reg_1792  |   32   |
|  zext_ln1525_1_reg_1590 |   16   |
|   zext_ln1525_reg_1585  |   16   |
| zext_ln1543_11_reg_1551 |   18   |
|  zext_ln1543_3_reg_1525 |   17   |
|  zext_ln1543_6_reg_1535 |   18   |
|  zext_ln1543_8_reg_1540 |   17   |
|   zext_ln49_1_reg_1797  |   32   |
+-------------------------+--------+
|          Total          |  2118  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|          grp_writeresp_fu_308          |  p0  |   2  |   1  |    2   |
|              sum_1_reg_357             |  p0  |   2  |  32  |   64   ||    9    |
| grp_Conv_Pipeline_Input_Channel_fu_384 |  p3  |   2  |  62  |   124  ||    9    |
| grp_Conv_Pipeline_Input_Channel_fu_384 |  p7  |   2  |  48  |   96   ||    9    |
|               grp_fu_584               |  p0  |   2  |  18  |   36   ||    9    |
|               grp_fu_584               |  p1  |   2  |   9  |   18   ||    9    |
|               grp_fu_630               |  p0  |   2  |  18  |   36   ||    9    |
|               grp_fu_630               |  p1  |   2  |   9  |   18   ||    9    |
|               grp_fu_1339              |  p0  |   2  |  16  |   32   ||    9    |
|               grp_fu_1339              |  p1  |   2  |  16  |   32   ||    9    |
|               grp_fu_1346              |  p0  |   2  |  16  |   32   ||    9    |
|               grp_fu_1352              |  p0  |   2  |  16  |   32   ||    9    |
|               grp_fu_1352              |  p1  |   2  |   8  |   16   ||    9    |
|               grp_fu_1363              |  p0  |   2  |  16  |   32   ||    9    |
|               grp_fu_1369              |  p0  |   2  |  16  |   32   ||    9    |
|               grp_fu_1375              |  p0  |   2  |  16  |   32   ||    9    |
|               grp_fu_1381              |  p0  |   3  |  16  |   48   ||    14   |
|               grp_fu_1388              |  p0  |   2  |  16  |   32   ||    9    |
|               grp_fu_1393              |  p0  |   3  |  16  |   48   ||    14   |
|               grp_fu_1401              |  p0  |   2  |   8  |   16   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   778  ||  8.638  ||   181   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    1   |  1547  |  2851  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   181  |
|  Register |    -   |    -   |  2118  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    9   |  3665  |  3032  |
+-----------+--------+--------+--------+--------+
