5 18 1fd81 9 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (delay2.vcd) 2 -o (delay2.cdd) 2 -v (delay2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 delay2.v 1 29 1 
2 1 6 6 6 110013 5 1 100c 0 0 1 1 clk
2 2 6 6 6 90013 8 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 7 7 7 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 4 24 24 24 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
1 a 1 3 70006 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 70009 1 0 0 0 1 17 0 1 0 1 0 0
1 clk 3 4 1070006 1 0 0 0 1 17 0 1 0 1 1 0
4 2 1 3 0 2
4 3 6 2 0 2
4 4 1 0 0 4
3 1 main.u$0 "main.u$0" 0 delay2.v 7 10 1 
2 5 8 8 8 50007 1 0 1004 0 0 64 20 1 0.5
2 6 8 8 8 30008 4 2c 900a 5 0 64 18 0 ffffffffffffffff 0 0 0 0
2 7 9 9 9 80008 2 1 100c 0 0 1 1 b
2 8 9 9 9 30003 0 1 1410 0 0 1 1 a
2 9 9 9 9 30008 2 38 1e 7 8
4 6 11 9 0 6
4 9 0 0 0 6
3 1 main.u$1 "main.u$1" 0 delay2.v 12 22 1 
3 1 main.u$2 "main.u$2" 0 delay2.v 24 27 1 
2 10 25 25 25 7000a 1 0 21004 0 0 1 16 0 0
2 11 25 25 25 10003 0 1 1410 0 0 1 1 clk
2 12 25 25 25 1000a 1 37 16 10 11
2 13 26 26 26 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 14 26 26 26 b000d 1 0 1004 0 0 64 20 1 2.5
2 15 26 26 26 9000e 9 2c 900a 14 0 64 18 0 ffffffffffffffff 0 0 0 0
2 16 26 26 26 170019 4 1 101c 0 0 1 1 clk
2 17 26 26 26 160019 4 1b 102c 16 0 1 18 0 1 1 1 0 0
2 18 26 26 26 100012 0 1 1410 0 0 1 1 clk
2 19 26 26 26 100019 4 37 3e 17 18
4 12 11 13 13 12
4 13 0 0 15 12
4 15 0 19 0 12
4 19 6 15 15 12
