# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do RtypeSingleCycle_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2 {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2 {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUModul
# 
# Top level modules:
# 	ALUModul
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2 {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/FullAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2 {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/HalfAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2 {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder_32Bit
# 
# Top level modules:
# 	Adder_32Bit
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2 {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_registers.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_registers
# 
# Top level modules:
# 	mips_registers
# 
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder_32Bit
# 
# Top level modules:
# 	Adder_32Bit
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALU_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_testbench
# 
# Top level modules:
# 	ALU_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUModul
# 
# Top level modules:
# 	ALUModul
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/FullAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/HalfAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_registers
# 
# Top level modules:
# 	mips_registers
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench
# 
# Top level modules:
# 	Rtype_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench2.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench2
# 
# Top level modules:
# 	Rtype_testbench2
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Tmips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Tmips_registers
# 
# Top level modules:
# 	Tmips_registers
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# ** Error: (vsim-3037) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): Missing instance name in instantiation of 'Adder_32Bit'.
# 
#         Region: /mips_testbench/topModul/alu
# Loading work.mips_registers
# Error loading design
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder_32Bit
# 
# Top level modules:
# 	Adder_32Bit
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALU_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_testbench
# 
# Top level modules:
# 	ALU_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUModul
# 
# Top level modules:
# 	ALUModul
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/FullAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/HalfAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_registers
# 
# Top level modules:
# 	mips_registers
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench
# 
# Top level modules:
# 	Rtype_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench2.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench2
# 
# Top level modules:
# 	Rtype_testbench2
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Tmips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Tmips_registers
# 
# Top level modules:
# 	Tmips_registers
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3008) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): [CNNODP] - Component name (regMod) is not on a downward path.
# 
#         Region: /mips_testbench
# ** Error: (vsim-3043) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): Unresolved reference to 'regMod' in topModul.regMod.
# 
#         Region: /mips_testbench
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(6): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'result'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v(1).
# 
#         Region: /mips_testbench/topModul
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
# Error loading design
# A time value could not be extracted from the current line
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder_32Bit
# 
# Top level modules:
# 	Adder_32Bit
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALU_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_testbench
# 
# Top level modules:
# 	ALU_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUModul
# 
# Top level modules:
# 	ALUModul
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/FullAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/HalfAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_registers
# 
# Top level modules:
# 	mips_registers
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench
# 
# Top level modules:
# 	Rtype_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench2.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench2
# 
# Top level modules:
# 	Rtype_testbench2
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Tmips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Tmips_registers
# 
# Top level modules:
# 	Tmips_registers
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3008) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): [CNNODP] - Component name (mips_registers) is not on a downward path.
# 
#         Region: /mips_testbench
# ** Error: (vsim-3043) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): Unresolved reference to 'mips_registers' in topModul.mips_registers.
# 
#         Region: /mips_testbench
# ** Warning: (vsim-3008) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(48): [CNNODP] - Component name (regMod) is not on a downward path.
# 
#         Region: /mips_testbench
# ** Error: (vsim-3043) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(48): Unresolved reference to 'regMod' in topModul.regMod.
# 
#         Region: /mips_testbench
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(6): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'result'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v(1).
# 
#         Region: /mips_testbench/topModul
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
# Error loading design
# A time value could not be extracted from the current line
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder_32Bit
# 
# Top level modules:
# 	Adder_32Bit
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALU_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_testbench
# 
# Top level modules:
# 	ALU_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUModul
# 
# Top level modules:
# 	ALUModul
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/FullAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/HalfAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_registers
# 
# Top level modules:
# 	mips_registers
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench
# 
# Top level modules:
# 	Rtype_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench2.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench2
# 
# Top level modules:
# 	Rtype_testbench2
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Tmips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Tmips_registers
# 
# Top level modules:
# 	Tmips_registers
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3008) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): [CNNODP] - Component name (mips_registers) is not on a downward path.
# 
#         Region: /mips_testbench
# ** Error: (vsim-3043) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): Unresolved reference to 'mips_registers' in topModul.mips_registers.
# 
#         Region: /mips_testbench
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(6): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'result'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v(1).
# 
#         Region: /mips_testbench/topModul
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
# Error loading design
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder_32Bit
# 
# Top level modules:
# 	Adder_32Bit
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALU_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_testbench
# 
# Top level modules:
# 	ALU_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUModul
# 
# Top level modules:
# 	ALUModul
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/FullAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/HalfAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_registers
# 
# Top level modules:
# 	mips_registers
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench
# 
# Top level modules:
# 	Rtype_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench2.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench2
# 
# Top level modules:
# 	Rtype_testbench2
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Tmips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Tmips_registers
# 
# Top level modules:
# 	Tmips_registers
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3008) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): [CNNODP] - Component name (mips_registers) is not on a downward path.
# 
#         Region: /mips_testbench
# ** Error: (vsim-3043) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): Unresolved reference to 'mips_registers' in topModul.mips_registers.
# 
#         Region: /mips_testbench
# ** Warning: (vsim-3008) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(48): [CNNODP] - Component name (regMod) is not on a downward path.
# 
#         Region: /mips_testbench
# ** Error: (vsim-3043) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(48): Unresolved reference to 'regMod' in topModul.regMod.
# 
#         Region: /mips_testbench
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
# Error loading design
# A time value could not be extracted from the current line
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder_32Bit
# 
# Top level modules:
# 	Adder_32Bit
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALU_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_testbench
# 
# Top level modules:
# 	ALU_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUModul
# 
# Top level modules:
# 	ALUModul
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/FullAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/HalfAdder.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_core.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_registers
# 
# Top level modules:
# 	mips_registers
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench
# 
# Top level modules:
# 	Rtype_testbench
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Rtype_testbench2.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Rtype_testbench2
# 
# Top level modules:
# 	Rtype_testbench2
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Tmips_registers.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Tmips_registers
# 
# Top level modules:
# 	Tmips_registers
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3008) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(48): [CNNODP] - Component name (memory) is not on a downward path.
# 
#         Region: /mips_testbench
# ** Error: (vsim-3043) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(48): Unresolved reference to 'memory' in topModul.Mreg.memory.
# 
#         Region: /mips_testbench
# ** Warning: (vsim-3008) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): [CNNODP] - Component name (mips_registers) is not on a downward path.
# 
#         Region: /mips_testbench
# ** Error: (vsim-3043) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9): Unresolved reference to 'mips_registers' in topModul.mips_registers.
# 
#         Region: /mips_testbench
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
# Error loading design
vlog -work work -O0 D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
add wave -position insertpoint sim:/mips_testbench/*
restart
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
run
# ** Warning: (vsim-7) Failed to open readmem file "reg.txt" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_registers.v(19)
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench/topModul/Mreg
# ** Warning: (vsim-7) Failed to open readmem file "reg.txt" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9)
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench
restart
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
run
vlog -work work -O0 D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
add wave -position insertpoint sim:/mips_testbench/topModul/*
restart
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
run
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'f' in data on line 2 of file "reg.txt".    : D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9)
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'f' in data on line 2 of file "reg.txt".    : D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9)
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'f' in data on line 2 of file "reg.txt".    : D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9)
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'f' in data on line 2 of file "reg.txt".    : D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9)
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'f' in data on line 2 of file "reg.txt".    : D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9)
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'f' in data on line 2 of file "reg.txt".    : D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9)
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'f' in data on line 2 of file "reg.txt".    : D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v(9)
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench
vlog -work work -O0 D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
add wave -position insertpoint sim:/mips_testbench/topModul/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -work work -O0 D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
add wave -position insertpoint sim:/mips_testbench/topModul/Mreg/*
add wave -position insertpoint sim:/mips_testbench/topModul/alu/*
add wave -position end  sim:/mips_testbench/topModul/instruction
add wave -position end  sim:/mips_testbench/topModul/result
add wave -position end  sim:/mips_testbench/topModul/read_reg1
add wave -position end  sim:/mips_testbench/topModul/read_reg2
add wave -position end  sim:/mips_testbench/topModul/write_data
add wave -position end  sim:/mips_testbench/topModul/Shamt
add wave -position end  sim:/mips_testbench/topModul/Funct
add wave -position end  sim:/mips_testbench/topModul/signal_reg_write
add wave -position end  sim:/mips_testbench/topModul/A
add wave -position end  sim:/mips_testbench/topModul/B
add wave -position end  sim:/mips_testbench/topModul/Alu_Result
add wave -position end  sim:/mips_testbench/topModul/CarryOut
add wave -position end  sim:/mips_testbench/topModul/Zero
add wave -position end  sim:/mips_testbench/topModul/OverFlow
add wave -position end  sim:/mips_testbench/topModul/clk
add wave -position end  sim:/mips_testbench/topModul/carryOut
add wave -position end  sim:/mips_testbench/topModul/overFlow
restart
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
run
vlog -work work -O0 D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/mips_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
vsim -voptargs=+acc work.mips_testbench
# vsim -voptargs=+acc work.mips_testbench 
# Loading work.mips_testbench
# Loading work.mips_core
# Loading work.ALUModul
# Loading work.Adder_32Bit
# Loading work.FullAdder
# Loading work.HalfAdder
# Loading work.mips_registers
# ** Warning: (vsim-3015) D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/ALUModul.v(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cIn'. The port definition is at: D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw2/Adder_32Bit.v(6).
# 
#         Region: /mips_testbench/topModul/alu/add_32
add wave -position insertpoint sim:/mips_testbench/topModul/*
run
run
run
run
run
run
run
