Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan 11 14:14:31 2025


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f MMU_lse.prj 

Synthesis options:
The -a option is SBTiCE5LP.
The -t option is SG48.
The -d option is iCE5LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE5LP

### Device  : iCE5LP1K

### Package : SG48

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 4

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = MMU_Implmnt/MMU.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project (searchpath added)
VHDL library = work
VHDL design file = ../sources/TTL/LATCH_9334.vhdl
VHDL library = work
VHDL design file = ../sources/TTL/LS138.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/DEV_DECODER.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_ADDR_DECODER.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_CASEN.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_CXXXOUT.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_EN80.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_INTERNALS.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_KBD.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_MD7.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_MPON.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_RA.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_ROMEN.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_RW245.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_SELMB.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_SOFT_SWITCHES_C08X.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/COMMON_INTERNALS.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/RA_MUX.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/SOFT_SWITCHES_C00X.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/SOFT_SWITCHES_C05X.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE_iCE40/DELAY_OSCILLATOR.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/DRAM_HOLD_TIME/VENDOR/LATTICE_iCE40/DRAM_HOLD_TIME.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/MMU_HOLD_TIME/VENDOR/LATTICE_iCE40/MMU_HOLD_TIME.vhdl
VHDL library = work
VHDL design file = ../CUSTOM/MMU.vhdl
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: Setting MMU as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project". VHDL-1504
Analyzing VHDL file ../sources/ttl/latch_9334.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(17): analyzing entity latch_9334. VHDL-1012
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/ls138.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/ls138.vhdl(18): analyzing entity ls138. VHDL-1012
INFO - synthesis: ../sources/ttl/ls138.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/dev_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(16): analyzing entity dev_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_addr_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(16): analyzing entity mmu_addr_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(53): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_casen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(18): analyzing entity mmu_casen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(36): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_cxxxout.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(17): analyzing entity mmu_cxxxout. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_en80.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(17): analyzing entity mmu_en80. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(29): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(17): analyzing entity mmu_internals. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(38): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_kbd.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(17): analyzing entity mmu_kbd. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_md7.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(16): analyzing entity mmu_md7. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(37): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_mpon.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(17): analyzing entity mmu_mpon. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_ra.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(17): analyzing entity mmu_ra. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_romen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(17): analyzing entity mmu_romen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_rw245.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(17): analyzing entity mmu_rw245. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_selmb.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(17): analyzing entity mmu_selmb. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_soft_switches_c08x.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(17): analyzing entity mmu_soft_switches_c08x. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(33): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/common_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/common_internals.vhdl(17): analyzing entity common_internals. VHDL-1012
INFO - synthesis: ../sources/common/common_internals.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/ra_mux.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/ra_mux.vhdl(16): analyzing entity ra_mux. VHDL-1012
INFO - synthesis: ../sources/common/ra_mux.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c00x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(18): analyzing entity soft_switches_c00x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c05x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(16): analyzing entity soft_switches_c05x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(17): analyzing entity delay_oscillator. VHDL-1012
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(23): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(21): analyzing entity dram_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(21): analyzing entity mmu_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../custom/mmu.vhdl. VHDL-1481
INFO - synthesis: ../custom/mmu.vhdl(17): analyzing entity mmu. VHDL-1012
INFO - synthesis: ../custom/mmu.vhdl(39): analyzing architecture rtl. VHDL-1010
WARNING - synthesis: ../custom/mmu.vhdl(39): overwriting existing secondary unit rtl. VHDL-1178
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/latch_9334.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(17): analyzing entity latch_9334. VHDL-1012
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/ls138.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/ls138.vhdl(18): analyzing entity ls138. VHDL-1012
INFO - synthesis: ../sources/ttl/ls138.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/dev_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(16): analyzing entity dev_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_addr_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(16): analyzing entity mmu_addr_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(53): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_casen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(18): analyzing entity mmu_casen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(36): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_cxxxout.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(17): analyzing entity mmu_cxxxout. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_en80.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(17): analyzing entity mmu_en80. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(29): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(17): analyzing entity mmu_internals. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(38): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_kbd.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(17): analyzing entity mmu_kbd. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_md7.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(16): analyzing entity mmu_md7. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(37): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_mpon.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(17): analyzing entity mmu_mpon. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_ra.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(17): analyzing entity mmu_ra. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_romen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(17): analyzing entity mmu_romen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_rw245.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(17): analyzing entity mmu_rw245. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_selmb.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(17): analyzing entity mmu_selmb. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_soft_switches_c08x.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(17): analyzing entity mmu_soft_switches_c08x. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(33): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/common_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/common_internals.vhdl(17): analyzing entity common_internals. VHDL-1012
INFO - synthesis: ../sources/common/common_internals.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/ra_mux.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/ra_mux.vhdl(16): analyzing entity ra_mux. VHDL-1012
INFO - synthesis: ../sources/common/ra_mux.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c00x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(18): analyzing entity soft_switches_c00x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c05x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(16): analyzing entity soft_switches_c05x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(17): analyzing entity delay_oscillator. VHDL-1012
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(23): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(21): analyzing entity dram_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(21): analyzing entity mmu_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../custom/mmu.vhdl. VHDL-1481
INFO - synthesis: ../custom/mmu.vhdl(17): analyzing entity mmu. VHDL-1012
INFO - synthesis: ../custom/mmu.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
unit MMU is not yet analyzed. VHDL-1485
../custom/mmu.vhdl(17): executing MMU(RTL)

WARNING - synthesis: ../custom/mmu.vhdl(37): replacing existing netlist MMU(RTL). VHDL-1205
Top module name (VHDL): MMU
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = MMU.



WARNING - synthesis: Skipping pad insertion on ROMEN1_N due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on MD7 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on R_W_N_245 due to black_box_pad_pin attribute.
Combinational loop found : 1

	Net INTC300_N 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_I_0_39 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_N_104 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_I_0 

Combinational loop found : 2

	Net PENIO_N 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q3_I_0_35 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q3_N_100 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q3_I_0 

Combinational loop found : 3

	Net \UMMU_INTERNALS/INTC8EN 

	Instance \UMMU_INTERNALS/INTC8EN_I_0_14 

Combinational loop found : 4

	Net PG2 

	Instance \U_SOFT_SWITCHES_C05X/PG2_I_0_33 

	Net \U_SOFT_SWITCHES_C05X/PG2_N_118 

	Instance \U_SOFT_SWITCHES_C05X/PG2_I_0 

Combinational loop found : 5

	Net EN80VID 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q0_I_0_30 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q0_N_90 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q0_I_0 

Combinational loop found : 6

	Net HIRES 

	Instance \U_SOFT_SWITCHES_C05X/HIRES_I_0_35 

	Net \U_MMU_SELMB/SELMB_N_N_142 

	Instance \U_MMU_SELMB/S_2_3XXX_I_0 

	Net \U_SOFT_SWITCHES_C05X/HIRES_N_120 

	Instance \U_SOFT_SWITCHES_C05X/HIRES_I_0 

Combinational loop found : 7

	Net ALTSTKZP 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q4_I_0_37 

	Net \U_MMU_SELMB/SELMB_N_N_136 

	Instance \U_MMU_SELMB/SELMB_N_I_24 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q4_N_102 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q4_I_0 

Combinational loop found : 8

	Net FLG1 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q1_I_0_31 

	Net \U_MMU_SELMB/SELMB_N_N_136 

	Instance \U_MMU_SELMB/SELMB_N_I_24 

	Net \U_MMU_SELMB/SELMB_N_N_137 

	Instance \U_MMU_SELMB/FLG2_I_0 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q1_N_96 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q1_I_0 

Combinational loop found : 9

	Net FLG2 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q2_I_0_33 

Applying 1.000000 MHz constraint to all clocks

Writing scf file : MMU_Implmnt/MMU.scf

WARNING - synthesis: Type "101001" not supported
WARNING - synthesis: Type "011001" not supported
WARNING - synthesis: Type "011001" not supported
Results of NGD DRC are available in MMU_drc.log.

################### Begin Area Report (MMU)######################
Number of register bits => 21 of 1000 (2 % )
SB_DFF => 13
SB_DFFNR => 5
SB_DFFNS => 3
SB_GB_IO => 1
SB_HFOSC => 1
SB_IO => 34
SB_IO_OD => 3
SB_LUT4 => 103
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : U_DELAY_OSCILLATOR/DELAY_CLK, loads : 12
  Net : PHI_0_c, loads : 10
  Net : U_DEV_DECODER/MMU_1_P3/DEV0_N, loads : 8
  Net : U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : A_c_0, loads : 22
  Net : A_c_3, loads : 16
  Net : A_c_1, loads : 16
  Net : U_SOFT_SWITCHES_C05X/MPON_N, loads : 16
  Net : A_c_2, loads : 15
  Net : PRAS_N_c, loads : 11
  Net : A_c_12, loads : 10
  Net : R_W_N_c, loads : 10
  Net : RA_ENABLE_N_N_2, loads : 8
  Net : A_c_10, loads : 7
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets                          |             |             |
\U_MMU_RA/MMU_RA_MUX/D_Q3]              |    1.000 MHz|  313.873 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets DELAY_CLK]               |    1.000 MHz|  657.895 MHz|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets PHI_0_c]                 |    1.000 MHz|  568.828 MHz|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets DEV0_N]                  |    1.000 MHz|  313.873 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 48.773  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.531  secs
--------------------------------------------------------------
