<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FPGAScoreBoard.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SERIAL_RX_FIFO.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SERIAL_RX_FIFO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SERIAL_RX_FIFO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SERIAL_RX_FIFO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SERIAL_RX_FIFO.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SERIAL_RX_FIFO.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SERIAL_RX_FIFO.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SERIAL_RX_FIFO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SERIAL_RX_FIFO.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SERIAL_RX_FIFO_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SERIAL_RX_FIFO_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SERIAL_RX_FIFO_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SERIAL_RX_FIFO_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SERIAL_TX_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SERIAL_TX_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SERIAL_TX_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SERIAL_TX_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="uart_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="uart_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="uart_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="uart_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="uart_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="uart_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="uart_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="uart_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="uart_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="uart_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="uart_test.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="uart_test.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="uart_test.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="uart_test.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="uart_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="uart_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="uart_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="uart_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="uart_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="uart_test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="uart_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="uart_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="uart_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="uart_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="uart_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="uart_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="uart_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="uart_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="uart_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="uart_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="uart_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1326301213" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1326301213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326301213" xil_pn:in_ck="-1634328179713398069" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1326301213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="lcd_putchar_8.v"/>
      <outfile xil_pn:name="serial_clock.v"/>
      <outfile xil_pn:name="serial_rx.v"/>
      <outfile xil_pn:name="serial_rx_fifo.v"/>
      <outfile xil_pn:name="serial_tx.v"/>
      <outfile xil_pn:name="serial_tx_fifo.v"/>
      <outfile xil_pn:name="uart_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1326301213" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7951916288517585758" xil_pn:start_ts="1326301213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326301213" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1986447636719552918" xil_pn:start_ts="1326301213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326301213" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3296740151939145173" xil_pn:start_ts="1326301213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326301213" xil_pn:in_ck="-1634328179713398069" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1326301213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="lcd_putchar_8.v"/>
      <outfile xil_pn:name="serial_clock.v"/>
      <outfile xil_pn:name="serial_rx.v"/>
      <outfile xil_pn:name="serial_rx_fifo.v"/>
      <outfile xil_pn:name="serial_tx.v"/>
      <outfile xil_pn:name="serial_tx_fifo.v"/>
      <outfile xil_pn:name="uart_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1326301220" xil_pn:in_ck="-1634328179713398069" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-46611654965593855" xil_pn:start_ts="1326301213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SERIAL_TX_beh.prj"/>
      <outfile xil_pn:name="SERIAL_TX_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1326301221" xil_pn:in_ck="-7247356672483625350" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7299292899581468732" xil_pn:start_ts="1326301220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SERIAL_TX_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1326294689" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1326294689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326300649" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8582265584951192934" xil_pn:start_ts="1326300649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326300649" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3296740151939145173" xil_pn:start_ts="1326300649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326300649" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1326300649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326300649" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7094977963918343794" xil_pn:start_ts="1326300649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326300649" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1326300649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326300649" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2646921396587325793" xil_pn:start_ts="1326300649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326300897" xil_pn:in_ck="-1634328179713398069" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4977443202130325606" xil_pn:start_ts="1326300841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="uart_test.lso"/>
      <outfile xil_pn:name="uart_test.ngc"/>
      <outfile xil_pn:name="uart_test.ngr"/>
      <outfile xil_pn:name="uart_test.prj"/>
      <outfile xil_pn:name="uart_test.stx"/>
      <outfile xil_pn:name="uart_test.syr"/>
      <outfile xil_pn:name="uart_test.xst"/>
      <outfile xil_pn:name="uart_test_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1326300961" xil_pn:in_ck="320377939622143800" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119186182284820451" xil_pn:start_ts="1326300961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1326300989" xil_pn:in_ck="-8959020112315998453" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7393921654260637794" xil_pn:start_ts="1326300961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="uart_test.bld"/>
      <outfile xil_pn:name="uart_test.ngd"/>
      <outfile xil_pn:name="uart_test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1326301015" xil_pn:in_ck="3900574705718176026" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5110806885674398186" xil_pn:start_ts="1326300989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="uart_test.pcf"/>
      <outfile xil_pn:name="uart_test_map.map"/>
      <outfile xil_pn:name="uart_test_map.mrp"/>
      <outfile xil_pn:name="uart_test_map.ncd"/>
      <outfile xil_pn:name="uart_test_map.ngm"/>
      <outfile xil_pn:name="uart_test_map.xrpt"/>
      <outfile xil_pn:name="uart_test_summary.xml"/>
      <outfile xil_pn:name="uart_test_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1326301121" xil_pn:in_ck="-5875317610177071821" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8699727321066641134" xil_pn:start_ts="1326301015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="uart_test.ncd"/>
      <outfile xil_pn:name="uart_test.pad"/>
      <outfile xil_pn:name="uart_test.par"/>
      <outfile xil_pn:name="uart_test.ptwx"/>
      <outfile xil_pn:name="uart_test.unroutes"/>
      <outfile xil_pn:name="uart_test.xpi"/>
      <outfile xil_pn:name="uart_test_pad.csv"/>
      <outfile xil_pn:name="uart_test_pad.txt"/>
      <outfile xil_pn:name="uart_test_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1326301120" xil_pn:in_ck="3900574705718175894" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1326301105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="uart_test.twr"/>
      <outfile xil_pn:name="uart_test.twx"/>
    </transform>
  </transforms>

</generated_project>
