{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735071398192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735071398193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 22:16:38 2024 " "Processing started: Tue Dec 24 22:16:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735071398193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071398193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_mips -c mini_mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_mips -c mini_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071398193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735071398485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735071398485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Reg-Beh " "Found design unit 1: Generic_Reg-Beh" {  } { { "Generic_Reg.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Generic_Reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407680 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Reg " "Found entity 1: Generic_Reg" {  } { { "Generic_Reg.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Generic_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Beh " "Found design unit 1: Memory-Beh" {  } { { "Memory.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407681 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mini_mips-Beh " "Found design unit 1: mini_mips-Beh" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407683 ""} { "Info" "ISGN_ENTITY_NAME" "1 mini_mips " "Found entity 1: mini_mips" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-Beh " "Found design unit 1: registers-Beh" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407685 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utility_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file utility_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Utility_Pkg " "Found design unit 1: Utility_Pkg" {  } { { "Utility_Pkg.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Utility_Pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Utility_Pkg-body " "Found design unit 2: Utility_Pkg-body" {  } { { "Utility_Pkg.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Utility_Pkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bus_Mux-Behavioral " "Found design unit 1: Bus_Mux-Behavioral" {  } { { "bus_mux.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/bus_mux.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bus_Mux " "Found entity 1: Bus_Mux" {  } { { "bus_mux.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/bus_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735071407687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mini_mips " "Elaborating entity \"mini_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735071407742 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output mini_mips.vhd(25) " "VHDL Signal Declaration warning at mini_mips.vhd(25): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735071407744 "|mini_mips"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_start_idx mini_mips.vhd(36) " "VHDL Signal Declaration warning at mini_mips.vhd(36): used explicit default value for signal \"r1_start_idx\" because signal was never assigned a value" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1735071407744 "|mini_mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute mini_mips.vhd(49) " "Verilog HDL or VHDL warning at mini_mips.vhd(49): object \"execute\" assigned a value but never read" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735071407744 "|mini_mips"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sc mini_mips.vhd(222) " "VHDL Process Statement warning at mini_mips.vhd(222): signal \"sc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407744 "|mini_mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Mux Bus_Mux:Bus_Mux_inst " "Elaborating entity \"Bus_Mux\" for hierarchy \"Bus_Mux:Bus_Mux_inst\"" {  } { { "mini_mips.vhd" "Bus_Mux_inst" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735071407745 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memo bus_mux.vhd(44) " "VHDL Process Statement warning at bus_mux.vhd(44): signal \"memo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bus_mux.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/bus_mux.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407746 "|mini_mips|Bus_Mux:Bus_Mux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Memory_inst " "Elaborating entity \"Memory\" for hierarchy \"Memory:Memory_inst\"" {  } { { "mini_mips.vhd" "Memory_inst" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735071407746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Reg Generic_Reg:AR_inst " "Elaborating entity \"Generic_Reg\" for hierarchy \"Generic_Reg:AR_inst\"" {  } { { "mini_mips.vhd" "AR_inst" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735071407747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Reg Generic_Reg:IR_inst " "Elaborating entity \"Generic_Reg\" for hierarchy \"Generic_Reg:IR_inst\"" {  } { { "mini_mips.vhd" "IR_inst" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735071407748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:registers_inst " "Elaborating entity \"registers\" for hierarchy \"registers:registers_inst\"" {  } { { "mini_mips.vhd" "registers_inst" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735071407750 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr registers.vhd(29) " "VHDL Process Statement warning at registers.vhd(29): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld1 registers.vhd(31) " "VHDL Process Statement warning at registers.vhd(31): signal \"ld1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in registers.vhd(32) " "VHDL Process Statement warning at registers.vhd(32): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_addr registers.vhd(32) " "VHDL Process Statement warning at registers.vhd(32): signal \"reg1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registers.vhd(35) " "VHDL Process Statement warning at registers.vhd(35): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_addr registers.vhd(35) " "VHDL Process Statement warning at registers.vhd(35): signal \"reg1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registers.vhd(36) " "VHDL Process Statement warning at registers.vhd(36): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg2_addr registers.vhd(36) " "VHDL Process Statement warning at registers.vhd(36): signal \"reg2_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers registers.vhd(28) " "VHDL Process Statement warning at registers.vhd(28): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407752 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[9\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407753 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[8\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[7\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407754 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[6\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407755 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[5\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407756 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[4\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407757 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[3\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407758 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[2\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[1\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[0\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[1\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[2\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[3\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[4\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[5\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[6\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[7\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407759 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[8\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[9\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[10\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[11\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[12\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[13\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[14\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[15\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[16\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[17\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[18\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[19\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[20\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[21\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[22\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[23\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[24\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[25\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[26\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[27\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[28\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[29\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[30\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] registers.vhd(28) " "Inferred latch for \"registers\[0\]\[31\]\" at registers.vhd(28)" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071407760 "|mini_mips|registers:registers_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output\[0\] GND " "Pin \"output\[0\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[1\] GND " "Pin \"output\[1\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[2\] GND " "Pin \"output\[2\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[3\] GND " "Pin \"output\[3\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[4\] GND " "Pin \"output\[4\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[5\] GND " "Pin \"output\[5\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[6\] GND " "Pin \"output\[6\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[8\] GND " "Pin \"output\[8\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[9\] GND " "Pin \"output\[9\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[10\] GND " "Pin \"output\[10\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[11\] GND " "Pin \"output\[11\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[12\] GND " "Pin \"output\[12\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[13\] GND " "Pin \"output\[13\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[14\] GND " "Pin \"output\[14\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[15\] GND " "Pin \"output\[15\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[16\] GND " "Pin \"output\[16\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[17\] GND " "Pin \"output\[17\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[18\] GND " "Pin \"output\[18\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[19\] GND " "Pin \"output\[19\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[20\] GND " "Pin \"output\[20\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[21\] GND " "Pin \"output\[21\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[22\] GND " "Pin \"output\[22\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[23\] GND " "Pin \"output\[23\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[24\] GND " "Pin \"output\[24\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[25\] GND " "Pin \"output\[25\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[26\] GND " "Pin \"output\[26\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[27\] GND " "Pin \"output\[27\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[28\] GND " "Pin \"output\[28\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[29\] GND " "Pin \"output\[29\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[30\] GND " "Pin \"output\[30\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[31\] GND " "Pin \"output\[31\]\" is stuck at GND" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735071408083 "|mini_mips|output[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735071408083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735071408195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735071408195 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "No output dependent on input pin \"input\[0\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "No output dependent on input pin \"input\[2\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[8\] " "No output dependent on input pin \"input\[8\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[9\] " "No output dependent on input pin \"input\[9\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[10\] " "No output dependent on input pin \"input\[10\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[11\] " "No output dependent on input pin \"input\[11\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[12\] " "No output dependent on input pin \"input\[12\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[13\] " "No output dependent on input pin \"input\[13\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "No output dependent on input pin \"input\[14\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[15\] " "No output dependent on input pin \"input\[15\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[16\] " "No output dependent on input pin \"input\[16\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[17\] " "No output dependent on input pin \"input\[17\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[18\] " "No output dependent on input pin \"input\[18\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[19\] " "No output dependent on input pin \"input\[19\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[20\] " "No output dependent on input pin \"input\[20\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[21\] " "No output dependent on input pin \"input\[21\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[22\] " "No output dependent on input pin \"input\[22\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[23\] " "No output dependent on input pin \"input\[23\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[24\] " "No output dependent on input pin \"input\[24\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[25\] " "No output dependent on input pin \"input\[25\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[26\] " "No output dependent on input pin \"input\[26\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[27\] " "No output dependent on input pin \"input\[27\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[28\] " "No output dependent on input pin \"input\[28\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[29\] " "No output dependent on input pin \"input\[29\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[30\] " "No output dependent on input pin \"input\[30\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[31\] " "No output dependent on input pin \"input\[31\]\"" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735071408226 "|mini_mips|input[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735071408226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735071408227 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735071408227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735071408227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735071408249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 22:16:48 2024 " "Processing ended: Tue Dec 24 22:16:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735071408249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735071408249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735071408249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735071408249 ""}
