============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 21:47:57 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.218235s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (33.3%)

RUN-1004 : used memory is 229 MB, reserved memory is 204 MB, peak memory is 232 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1129 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_position_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 306 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5513 instances
RUN-0007 : 1980 luts, 2700 seqs, 507 mslices, 269 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7096 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5382 nets have 2 pins
RUN-1001 : 1279 nets have [3 - 5] pins
RUN-1001 : 184 nets have [6 - 10] pins
RUN-1001 : 135 nets have [11 - 20] pins
RUN-1001 : 100 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     919     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     57      
RUN-1001 :   Yes  |  No   |  Yes  |    1587     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  55   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 65
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5511 instances, 1980 luts, 2700 seqs, 776 slices, 130 macros(776 instances: 507 mslices 269 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1868 pins
PHY-0007 : Cell area utilization is 60%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 899187
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 595173, overlap = 89.625
PHY-3002 : Step(2): len = 565550, overlap = 114.875
PHY-3002 : Step(3): len = 399660, overlap = 127.125
PHY-3002 : Step(4): len = 373342, overlap = 148.188
PHY-3002 : Step(5): len = 315425, overlap = 164.344
PHY-3002 : Step(6): len = 291287, overlap = 180.406
PHY-3002 : Step(7): len = 263260, overlap = 203.438
PHY-3002 : Step(8): len = 233299, overlap = 238.75
PHY-3002 : Step(9): len = 207687, overlap = 252.781
PHY-3002 : Step(10): len = 193789, overlap = 264.406
PHY-3002 : Step(11): len = 179976, overlap = 277.125
PHY-3002 : Step(12): len = 168557, overlap = 285.312
PHY-3002 : Step(13): len = 160560, overlap = 294.125
PHY-3002 : Step(14): len = 151382, overlap = 299.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.90998e-06
PHY-3002 : Step(15): len = 151309, overlap = 291.844
PHY-3002 : Step(16): len = 153018, overlap = 291.562
PHY-3002 : Step(17): len = 156087, overlap = 281.125
PHY-3002 : Step(18): len = 161362, overlap = 252.469
PHY-3002 : Step(19): len = 157657, overlap = 244.188
PHY-3002 : Step(20): len = 158763, overlap = 226.812
PHY-3002 : Step(21): len = 159452, overlap = 227.969
PHY-3002 : Step(22): len = 155148, overlap = 233.188
PHY-3002 : Step(23): len = 154457, overlap = 235.469
PHY-3002 : Step(24): len = 150372, overlap = 236.125
PHY-3002 : Step(25): len = 147571, overlap = 228.375
PHY-3002 : Step(26): len = 142565, overlap = 229.875
PHY-3002 : Step(27): len = 140813, overlap = 229.812
PHY-3002 : Step(28): len = 140413, overlap = 226.656
PHY-3002 : Step(29): len = 138297, overlap = 229.625
PHY-3002 : Step(30): len = 137650, overlap = 220.25
PHY-3002 : Step(31): len = 136039, overlap = 214.812
PHY-3002 : Step(32): len = 135668, overlap = 214.781
PHY-3002 : Step(33): len = 134623, overlap = 206.438
PHY-3002 : Step(34): len = 133847, overlap = 192.844
PHY-3002 : Step(35): len = 132025, overlap = 191.719
PHY-3002 : Step(36): len = 131629, overlap = 179.094
PHY-3002 : Step(37): len = 131987, overlap = 163.594
PHY-3002 : Step(38): len = 130472, overlap = 161.281
PHY-3002 : Step(39): len = 130427, overlap = 164.375
PHY-3002 : Step(40): len = 129417, overlap = 157.219
PHY-3002 : Step(41): len = 128372, overlap = 156.281
PHY-3002 : Step(42): len = 128440, overlap = 156.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.582e-05
PHY-3002 : Step(43): len = 128368, overlap = 150.438
PHY-3002 : Step(44): len = 128381, overlap = 148.188
PHY-3002 : Step(45): len = 128804, overlap = 150.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7096.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 176816, over cnt = 865(7%), over = 5613, worst = 50
PHY-1001 : End global iterations;  0.470945s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (33.2%)

PHY-1001 : Congestion index: top1 = 133.33, top5 = 96.89, top10 = 81.30, top15 = 71.69.
PHY-3001 : End congestion estimation;  0.555744s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (28.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.23615e-06
PHY-3002 : Step(46): len = 148740, overlap = 194.219
PHY-3002 : Step(47): len = 148549, overlap = 204.75
PHY-3002 : Step(48): len = 139706, overlap = 234
PHY-3002 : Step(49): len = 137681, overlap = 252.031
PHY-3002 : Step(50): len = 130520, overlap = 259.344
PHY-3002 : Step(51): len = 128374, overlap = 270.938
PHY-3002 : Step(52): len = 125114, overlap = 278.875
PHY-3002 : Step(53): len = 124347, overlap = 282.656
PHY-3002 : Step(54): len = 121068, overlap = 283.812
PHY-3002 : Step(55): len = 118553, overlap = 284.531
PHY-3002 : Step(56): len = 117109, overlap = 279.812
PHY-3002 : Step(57): len = 116905, overlap = 279.188
PHY-3002 : Step(58): len = 116680, overlap = 280.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.47231e-06
PHY-3002 : Step(59): len = 114776, overlap = 278.219
PHY-3002 : Step(60): len = 114776, overlap = 278.219
PHY-3002 : Step(61): len = 113864, overlap = 275.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.32494e-06
PHY-3002 : Step(62): len = 119148, overlap = 259.75
PHY-3002 : Step(63): len = 121295, overlap = 256.188
PHY-3002 : Step(64): len = 122216, overlap = 250.219
PHY-3002 : Step(65): len = 124878, overlap = 243.719
PHY-3002 : Step(66): len = 125703, overlap = 235.906
PHY-3002 : Step(67): len = 127670, overlap = 228.062
PHY-3002 : Step(68): len = 126941, overlap = 227.938
PHY-3002 : Step(69): len = 127516, overlap = 219.438
PHY-3002 : Step(70): len = 127920, overlap = 203.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.64988e-06
PHY-3002 : Step(71): len = 128121, overlap = 197.75
PHY-3002 : Step(72): len = 129156, overlap = 196.469
PHY-3002 : Step(73): len = 134989, overlap = 171.406
PHY-3002 : Step(74): len = 139329, overlap = 151.562
PHY-3002 : Step(75): len = 140185, overlap = 139.906
PHY-3002 : Step(76): len = 137967, overlap = 128.969
PHY-3002 : Step(77): len = 136177, overlap = 127.188
PHY-3002 : Step(78): len = 134964, overlap = 125.812
PHY-3002 : Step(79): len = 134974, overlap = 132.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.72998e-05
PHY-3002 : Step(80): len = 137102, overlap = 131
PHY-3002 : Step(81): len = 139342, overlap = 132.438
PHY-3002 : Step(82): len = 143892, overlap = 129
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.45995e-05
PHY-3002 : Step(83): len = 145769, overlap = 124.094
PHY-3002 : Step(84): len = 152396, overlap = 113.781
PHY-3002 : Step(85): len = 152300, overlap = 102.031
PHY-3002 : Step(86): len = 152466, overlap = 99.25
PHY-3002 : Step(87): len = 152795, overlap = 93.125
PHY-3002 : Step(88): len = 151490, overlap = 84.75
PHY-3002 : Step(89): len = 151589, overlap = 81.8438
PHY-3002 : Step(90): len = 151243, overlap = 76.4688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.9199e-05
PHY-3002 : Step(91): len = 154862, overlap = 71.625
PHY-3002 : Step(92): len = 158036, overlap = 59.5312
PHY-3002 : Step(93): len = 160202, overlap = 55.125
PHY-3002 : Step(94): len = 161445, overlap = 53.1875
PHY-3002 : Step(95): len = 162042, overlap = 47.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000138398
PHY-3002 : Step(96): len = 165201, overlap = 47.25
PHY-3002 : Step(97): len = 167595, overlap = 43.625
PHY-3002 : Step(98): len = 172280, overlap = 35.5625
PHY-3002 : Step(99): len = 173527, overlap = 29.9062
PHY-3002 : Step(100): len = 172944, overlap = 32.5625
PHY-3002 : Step(101): len = 172243, overlap = 28.2188
PHY-3002 : Step(102): len = 171506, overlap = 27.9375
PHY-3002 : Step(103): len = 169171, overlap = 29.25
PHY-3002 : Step(104): len = 167468, overlap = 28.3438
PHY-3002 : Step(105): len = 167754, overlap = 26.6875
PHY-3002 : Step(106): len = 168172, overlap = 25.7812
PHY-3002 : Step(107): len = 168092, overlap = 27.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000252801
PHY-3002 : Step(108): len = 169596, overlap = 30.1562
PHY-3002 : Step(109): len = 171152, overlap = 27.25
PHY-3002 : Step(110): len = 172400, overlap = 27.2812
PHY-3002 : Step(111): len = 173720, overlap = 29.0312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000505603
PHY-3002 : Step(112): len = 175332, overlap = 25.875
PHY-3002 : Step(113): len = 177418, overlap = 23.125
PHY-3002 : Step(114): len = 178984, overlap = 25.25
PHY-3002 : Step(115): len = 180742, overlap = 23.1562
PHY-3002 : Step(116): len = 182152, overlap = 22.625
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16/7096.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 213512, over cnt = 1031(9%), over = 5177, worst = 31
PHY-1001 : End global iterations;  0.496255s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.5%)

PHY-1001 : Congestion index: top1 = 82.50, top5 = 69.25, top10 = 60.87, top15 = 55.94.
PHY-3001 : End congestion estimation;  0.589077s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (31.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.43046e-05
PHY-3002 : Step(117): len = 179468, overlap = 180.156
PHY-3002 : Step(118): len = 175764, overlap = 153.094
PHY-3002 : Step(119): len = 174862, overlap = 148.469
PHY-3002 : Step(120): len = 170677, overlap = 163.094
PHY-3002 : Step(121): len = 167004, overlap = 163.469
PHY-3002 : Step(122): len = 163766, overlap = 148.094
PHY-3002 : Step(123): len = 161652, overlap = 144.562
PHY-3002 : Step(124): len = 158724, overlap = 157.719
PHY-3002 : Step(125): len = 156164, overlap = 156.656
PHY-3002 : Step(126): len = 155219, overlap = 151.219
PHY-3002 : Step(127): len = 154521, overlap = 160.312
PHY-3002 : Step(128): len = 153155, overlap = 157.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108609
PHY-3002 : Step(129): len = 154908, overlap = 147.719
PHY-3002 : Step(130): len = 156637, overlap = 144.062
PHY-3002 : Step(131): len = 156145, overlap = 140.25
PHY-3002 : Step(132): len = 156103, overlap = 138.875
PHY-3002 : Step(133): len = 156874, overlap = 128.062
PHY-3002 : Step(134): len = 158111, overlap = 130.344
PHY-3002 : Step(135): len = 159246, overlap = 132.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000217218
PHY-3002 : Step(136): len = 160064, overlap = 129.594
PHY-3002 : Step(137): len = 161405, overlap = 126.875
PHY-3002 : Step(138): len = 162567, overlap = 117.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000351459
PHY-3002 : Step(139): len = 163058, overlap = 121.531
PHY-3002 : Step(140): len = 164297, overlap = 117.375
PHY-3002 : Step(141): len = 166054, overlap = 114.562
PHY-3002 : Step(142): len = 168252, overlap = 110.312
PHY-3002 : Step(143): len = 169244, overlap = 107.375
PHY-3002 : Step(144): len = 169397, overlap = 105.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000664022
PHY-3002 : Step(145): len = 169978, overlap = 98.75
PHY-3002 : Step(146): len = 171697, overlap = 94.5938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 94.59 peak overflow 1.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 160/7096.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 210616, over cnt = 1105(10%), over = 4553, worst = 20
PHY-1001 : End global iterations;  0.524652s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (41.7%)

PHY-1001 : Congestion index: top1 = 97.57, top5 = 70.77, top10 = 60.50, top15 = 55.10.
PHY-1001 : End incremental global routing;  0.605740s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (41.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 28206, tnet num: 7094, tinst num: 5511, tnode num: 38095, tedge num: 47872.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.604690s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (20.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.347064s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (30.2%)

OPT-1001 : Current memory(MB): used = 325, reserve = 301, peak = 325.
OPT-1001 : End physical optimization;  1.409594s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (31.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1980 LUT to BLE ...
SYN-4008 : Packed 1980 LUT and 548 SEQ to BLE.
SYN-4003 : Packing 2152 remaining SEQ's ...
SYN-4005 : Packed 1260 SEQ with LUT/SLICE
SYN-4006 : 352 single LUT's are left
SYN-4006 : 892 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2872/3775 primitive instances ...
PHY-3001 : End packing;  0.413634s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.3%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2445 instances
RUN-1001 : 1194 mslices, 1194 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6588 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4844 nets have 2 pins
RUN-1001 : 1306 nets have [3 - 5] pins
RUN-1001 : 194 nets have [6 - 10] pins
RUN-1001 : 143 nets have [11 - 20] pins
RUN-1001 : 86 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 2443 instances, 2388 slices, 130 macros(776 instances: 507 mslices 269 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1091 pins
PHY-3001 : Cell area utilization is 85%
PHY-3001 : After packing: Len = 178116, Over = 176.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 85%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3328/6588.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 223048, over cnt = 1101(9%), over = 3180, worst = 19
PHY-1002 : len = 244376, over cnt = 756(6%), over = 1341, worst = 15
PHY-1002 : len = 257616, over cnt = 301(2%), over = 408, worst = 9
PHY-1002 : len = 264992, over cnt = 42(0%), over = 42, worst = 1
PHY-1002 : len = 268352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.462257s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (32.1%)

PHY-1001 : Congestion index: top1 = 71.11, top5 = 61.39, top10 = 56.95, top15 = 53.88.
PHY-3001 : End congestion estimation;  1.576269s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (29.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16579e-05
PHY-3002 : Step(147): len = 165763, overlap = 187.5
PHY-3002 : Step(148): len = 162869, overlap = 199
PHY-3002 : Step(149): len = 160106, overlap = 203.25
PHY-3002 : Step(150): len = 159241, overlap = 206.75
PHY-3002 : Step(151): len = 157747, overlap = 208
PHY-3002 : Step(152): len = 157555, overlap = 198.75
PHY-3002 : Step(153): len = 157362, overlap = 200.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.33157e-05
PHY-3002 : Step(154): len = 161148, overlap = 186.5
PHY-3002 : Step(155): len = 162291, overlap = 182
PHY-3002 : Step(156): len = 163132, overlap = 174.75
PHY-3002 : Step(157): len = 163468, overlap = 171.25
PHY-3002 : Step(158): len = 163742, overlap = 170.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.66314e-05
PHY-3002 : Step(159): len = 166440, overlap = 163.25
PHY-3002 : Step(160): len = 167958, overlap = 163
PHY-3002 : Step(161): len = 171673, overlap = 156
PHY-3002 : Step(162): len = 171417, overlap = 153.75
PHY-3002 : Step(163): len = 171313, overlap = 152.5
PHY-3002 : Step(164): len = 171361, overlap = 155.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000149355
PHY-3002 : Step(165): len = 174212, overlap = 147.75
PHY-3002 : Step(166): len = 176617, overlap = 146.5
PHY-3002 : Step(167): len = 179634, overlap = 140.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00029871
PHY-3002 : Step(168): len = 180406, overlap = 139
PHY-3002 : Step(169): len = 182432, overlap = 134.75
PHY-3002 : Step(170): len = 185601, overlap = 136.75
PHY-3002 : Step(171): len = 187894, overlap = 132.75
PHY-3002 : Step(172): len = 189121, overlap = 130.5
PHY-3002 : Step(173): len = 189880, overlap = 137.25
PHY-3002 : Step(174): len = 190024, overlap = 132.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000537449
PHY-3002 : Step(175): len = 191434, overlap = 130.5
PHY-3002 : Step(176): len = 193583, overlap = 123.75
PHY-3002 : Step(177): len = 195046, overlap = 121.5
PHY-3002 : Step(178): len = 195939, overlap = 118.75
PHY-3002 : Step(179): len = 197190, overlap = 117.5
PHY-3002 : Step(180): len = 198075, overlap = 116.75
PHY-3002 : Step(181): len = 198631, overlap = 117.5
PHY-3002 : Step(182): len = 198863, overlap = 117
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000977804
PHY-3002 : Step(183): len = 199601, overlap = 118.5
PHY-3002 : Step(184): len = 201364, overlap = 119.5
PHY-3002 : Step(185): len = 203468, overlap = 118.5
PHY-3002 : Step(186): len = 204841, overlap = 117.75
PHY-3002 : Step(187): len = 205717, overlap = 116
PHY-3002 : Step(188): len = 206403, overlap = 118.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.680040s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (32.2%)

PHY-3001 : Trial Legalized: Len = 226594
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 147/6588.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 272304, over cnt = 1064(9%), over = 1914, worst = 8
PHY-1002 : len = 282992, over cnt = 629(5%), over = 846, worst = 8
PHY-1002 : len = 292536, over cnt = 214(1%), over = 252, worst = 5
PHY-1002 : len = 297056, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 298784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.436777s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (31.5%)

PHY-1001 : Congestion index: top1 = 63.12, top5 = 57.27, top10 = 54.13, top15 = 51.96.
PHY-3001 : End congestion estimation;  1.559530s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (31.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111512
PHY-3002 : Step(189): len = 205549, overlap = 88
PHY-3002 : Step(190): len = 198707, overlap = 111.75
PHY-3002 : Step(191): len = 196994, overlap = 111
PHY-3002 : Step(192): len = 195968, overlap = 109.5
PHY-3002 : Step(193): len = 194901, overlap = 109.75
PHY-3002 : Step(194): len = 193576, overlap = 107.25
PHY-3002 : Step(195): len = 192759, overlap = 106
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000202628
PHY-3002 : Step(196): len = 194495, overlap = 103.5
PHY-3002 : Step(197): len = 195559, overlap = 103
PHY-3002 : Step(198): len = 196584, overlap = 99.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000405257
PHY-3002 : Step(199): len = 197462, overlap = 95.75
PHY-3002 : Step(200): len = 198343, overlap = 93.75
PHY-3002 : Step(201): len = 199479, overlap = 90
PHY-3002 : Step(202): len = 200666, overlap = 87.5
PHY-3002 : Step(203): len = 201471, overlap = 88.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039499s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (39.6%)

PHY-3001 : Legalized: Len = 210127, Over = 0
PHY-3001 : Spreading special nets. 95 overflows in 930 tiles.
PHY-3001 : End spreading;  0.032905s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 160 instances has been re-located, deltaX = 76, deltaY = 126, maxDist = 4.
PHY-3001 : Final: Len = 212985, Over = 0
RUN-1003 : finish command "place" in  15.456248s wall, 5.640625s user + 0.562500s system = 6.203125s CPU (40.1%)

RUN-1004 : used memory is 300 MB, reserved memory is 275 MB, peak memory is 326 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.155960s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (70.3%)

RUN-1004 : used memory is 294 MB, reserved memory is 273 MB, peak memory is 372 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2445 instances
RUN-1001 : 1194 mslices, 1194 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6588 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4844 nets have 2 pins
RUN-1001 : 1306 nets have [3 - 5] pins
RUN-1001 : 194 nets have [6 - 10] pins
RUN-1001 : 143 nets have [11 - 20] pins
RUN-1001 : 86 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24443, tnet num: 6586, tinst num: 2443, tnode num: 31401, tedge num: 42650.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1194 mslices, 1194 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3238 clock pins, and constraint 6956 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 254800, over cnt = 1066(9%), over = 1811, worst = 8
PHY-1002 : len = 264392, over cnt = 668(6%), over = 888, worst = 6
PHY-1002 : len = 272304, over cnt = 304(2%), over = 362, worst = 5
PHY-1002 : len = 279712, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 280960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.247443s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (30.1%)

PHY-1001 : Congestion index: top1 = 61.04, top5 = 56.20, top10 = 53.14, top15 = 50.92.
PHY-1001 : End global routing;  1.369049s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (27.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 383, reserve = 360, peak = 383.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_position_clk
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 468, reserve = 447, peak = 468.
PHY-1001 : End build detailed router design. 2.059746s wall, 0.875000s user + 0.093750s system = 0.968750s CPU (47.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 80904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.777783s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (38.2%)

PHY-1001 : Current memory(MB): used = 479, reserve = 458, peak = 479.
PHY-1001 : End phase 1; 0.779920s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (38.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 667832, over cnt = 1258(0%), over = 1267, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 482, reserve = 461, peak = 482.
PHY-1001 : End initial routed; 6.744981s wall, 2.625000s user + 0.125000s system = 2.750000s CPU (40.8%)

PHY-1001 : Current memory(MB): used = 482, reserve = 461, peak = 482.
PHY-1001 : End phase 2; 6.745034s wall, 2.625000s user + 0.125000s system = 2.750000s CPU (40.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 621760, over cnt = 427(0%), over = 427, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 3.877881s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (39.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 618680, over cnt = 139(0%), over = 139, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.807294s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (31.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 619712, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.389784s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (16.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 620184, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.203706s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (23.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 620624, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.209001s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (44.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 620816, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.201682s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 396 feed throughs used by 224 nets
PHY-1001 : End commit to database; 0.897938s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (40.0%)

PHY-1001 : Current memory(MB): used = 516, reserve = 496, peak = 516.
PHY-1001 : End phase 3; 6.673546s wall, 2.406250s user + 0.031250s system = 2.437500s CPU (36.5%)

PHY-1003 : Routed, final wirelength = 620816
PHY-1001 : Current memory(MB): used = 516, reserve = 496, peak = 516.
PHY-1001 : End export database. 0.020164s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  16.434875s wall, 6.218750s user + 0.265625s system = 6.484375s CPU (39.5%)

RUN-1003 : finish command "route" in  18.863345s wall, 7.000000s user + 0.296875s system = 7.296875s CPU (38.7%)

RUN-1004 : used memory is 434 MB, reserved memory is 416 MB, peak memory is 516 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3588   out of   5824   61.61%
#reg                     2772   out of   5824   47.60%
#le                      4478
  #lut only              1706   out of   4478   38.10%
  #reg only               890   out of   4478   19.87%
  #lut&reg               1882   out of   4478   42.03%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                                                      Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk         GCLK               pll                u_pll/pll_inst.clkc1                                                        767
#2        u_pll/clk0_buf                                                 GCLK               pll                u_pll/pll_inst.clkc0                                                        670
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk     GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_12.q1    159
#4        u_ahb_foc_controller/u_foc_controller/S_angle_position_clk     GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_reg_syn_12.q1    15
#5        u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_12.q0    14
#6        I_clk_25m_dup_1                                                GCLK               io                 I_clk_25m_syn_2.di                                                          1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |4478   |2812    |776     |2782    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |4306   |2726    |690     |2755    |11      |10      |
|    u_foc_controller      |foc_controller     |3199   |2098    |690     |1654    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |132    |71      |28      |79      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |311    |166     |122     |110     |0       |0       |
|        u_as5600_read     |i2c_register_read  |220    |125     |82      |86      |0       |0       |
|      u_foc_top           |foc_top            |2054   |1463    |406     |1005    |11      |10      |
|        u_adc_sn_ctrl     |hold_detect        |16     |12      |4       |10      |0       |0       |
|        u_cartesian2polar |cartesian2polar    |644    |540     |104     |205     |8       |0       |
|        u_clark_tr        |clark_tr           |164    |99      |48      |102     |0       |0       |
|        u_id_pi           |pi_controller      |201    |85      |27      |153     |0       |3       |
|        u_iq_pi           |pi_controller      |200    |162     |27      |154     |0       |3       |
|        u_park_tr         |park_tr            |175    |124     |44      |88      |2       |4       |
|          u_sincos        |sincos             |116    |90      |26      |63      |2       |0       |
|        u_svpwm           |svpwm              |521    |369     |124     |211     |1       |0       |
|      u_hall_encoder      |hall_encoder       |225    |159     |56      |119     |0       |0       |
|        u_divider         |Divider            |96     |73      |18      |58      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4823  
    #2          2       900   
    #3          3       287   
    #4          4       118   
    #5        5-10      218   
    #6        11-50     194   
    #7       51-100      9    
    #8       101-500     6    
    #9        >500       1    
  Average     2.47            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.332756s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (64.5%)

RUN-1004 : used memory is 453 MB, reserved memory is 439 MB, peak memory is 516 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2443
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6588, pip num: 55195
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 396
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1124 valid insts, and 153682 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.250775s wall, 23.500000s user + 0.093750s system = 23.593750s CPU (555.0%)

RUN-1004 : used memory is 453 MB, reserved memory is 437 MB, peak memory is 619 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_214756.log"
