//--------------------------------------------------------------------------------
// Auto-generated by LiteX (044760e0) on 2024-03-08 14:57:41
//--------------------------------------------------------------------------------
#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H

#ifndef CSR_BASE
#define CSR_BASE 0xf0000000L
#endif

/* uart */
#define CSR_UART_BASE (CSR_BASE + 0x0L)
#define CSR_UART_RXTX_ADDR (CSR_BASE + 0x0L)
#define CSR_UART_RXTX_SIZE 1
#define CSR_UART_TXFULL_ADDR (CSR_BASE + 0x4L)
#define CSR_UART_TXFULL_SIZE 1
#define CSR_UART_RXEMPTY_ADDR (CSR_BASE + 0x8L)
#define CSR_UART_RXEMPTY_SIZE 1
#define CSR_UART_EV_STATUS_ADDR (CSR_BASE + 0xcL)
#define CSR_UART_EV_STATUS_SIZE 1
#define CSR_UART_EV_STATUS_TX_OFFSET 0
#define CSR_UART_EV_STATUS_TX_SIZE 1
#define CSR_UART_EV_STATUS_RX_OFFSET 1
#define CSR_UART_EV_STATUS_RX_SIZE 1
#define CSR_UART_EV_PENDING_ADDR (CSR_BASE + 0x10L)
#define CSR_UART_EV_PENDING_SIZE 1
#define CSR_UART_EV_PENDING_TX_OFFSET 0
#define CSR_UART_EV_PENDING_TX_SIZE 1
#define CSR_UART_EV_PENDING_RX_OFFSET 1
#define CSR_UART_EV_PENDING_RX_SIZE 1
#define CSR_UART_EV_ENABLE_ADDR (CSR_BASE + 0x14L)
#define CSR_UART_EV_ENABLE_SIZE 1
#define CSR_UART_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_EV_ENABLE_TX_SIZE 1
#define CSR_UART_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_EV_ENABLE_RX_SIZE 1
#define CSR_UART_TXEMPTY_ADDR (CSR_BASE + 0x18L)
#define CSR_UART_TXEMPTY_SIZE 1
#define CSR_UART_RXFULL_ADDR (CSR_BASE + 0x1cL)
#define CSR_UART_RXFULL_SIZE 1
#define CSR_UART_XOVER_RXTX_ADDR (CSR_BASE + 0x20L)
#define CSR_UART_XOVER_RXTX_SIZE 1
#define CSR_UART_XOVER_TXFULL_ADDR (CSR_BASE + 0x24L)
#define CSR_UART_XOVER_TXFULL_SIZE 1
#define CSR_UART_XOVER_RXEMPTY_ADDR (CSR_BASE + 0x28L)
#define CSR_UART_XOVER_RXEMPTY_SIZE 1
#define CSR_UART_XOVER_EV_STATUS_ADDR (CSR_BASE + 0x2cL)
#define CSR_UART_XOVER_EV_STATUS_SIZE 1
#define CSR_UART_XOVER_EV_STATUS_TX_OFFSET 0
#define CSR_UART_XOVER_EV_STATUS_TX_SIZE 1
#define CSR_UART_XOVER_EV_STATUS_RX_OFFSET 1
#define CSR_UART_XOVER_EV_STATUS_RX_SIZE 1
#define CSR_UART_XOVER_EV_PENDING_ADDR (CSR_BASE + 0x30L)
#define CSR_UART_XOVER_EV_PENDING_SIZE 1
#define CSR_UART_XOVER_EV_PENDING_TX_OFFSET 0
#define CSR_UART_XOVER_EV_PENDING_TX_SIZE 1
#define CSR_UART_XOVER_EV_PENDING_RX_OFFSET 1
#define CSR_UART_XOVER_EV_PENDING_RX_SIZE 1
#define CSR_UART_XOVER_EV_ENABLE_ADDR (CSR_BASE + 0x34L)
#define CSR_UART_XOVER_EV_ENABLE_SIZE 1
#define CSR_UART_XOVER_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_XOVER_EV_ENABLE_TX_SIZE 1
#define CSR_UART_XOVER_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_XOVER_EV_ENABLE_RX_SIZE 1
#define CSR_UART_XOVER_TXEMPTY_ADDR (CSR_BASE + 0x38L)
#define CSR_UART_XOVER_TXEMPTY_SIZE 1
#define CSR_UART_XOVER_RXFULL_ADDR (CSR_BASE + 0x3cL)
#define CSR_UART_XOVER_RXFULL_SIZE 1

/* icap */
#define CSR_ICAP_BASE (CSR_BASE + 0x800L)
#define CSR_ICAP_ADDR_ADDR (CSR_BASE + 0x800L)
#define CSR_ICAP_ADDR_SIZE 1
#define CSR_ICAP_DATA_ADDR (CSR_BASE + 0x804L)
#define CSR_ICAP_DATA_SIZE 1
#define CSR_ICAP_WRITE_ADDR (CSR_BASE + 0x808L)
#define CSR_ICAP_WRITE_SIZE 1
#define CSR_ICAP_DONE_ADDR (CSR_BASE + 0x80cL)
#define CSR_ICAP_DONE_SIZE 1
#define CSR_ICAP_READ_ADDR (CSR_BASE + 0x810L)
#define CSR_ICAP_READ_SIZE 1

/* flash */
#define CSR_FLASH_BASE (CSR_BASE + 0x1000L)
#define CSR_FLASH_SPI_CONTROL_ADDR (CSR_BASE + 0x1000L)
#define CSR_FLASH_SPI_CONTROL_SIZE 1
#define CSR_FLASH_SPI_CONTROL_START_OFFSET 0
#define CSR_FLASH_SPI_CONTROL_START_SIZE 1
#define CSR_FLASH_SPI_CONTROL_LENGTH_OFFSET 8
#define CSR_FLASH_SPI_CONTROL_LENGTH_SIZE 8
#define CSR_FLASH_SPI_STATUS_ADDR (CSR_BASE + 0x1004L)
#define CSR_FLASH_SPI_STATUS_SIZE 1
#define CSR_FLASH_SPI_STATUS_DONE_OFFSET 0
#define CSR_FLASH_SPI_STATUS_DONE_SIZE 1
#define CSR_FLASH_SPI_STATUS_MODE_OFFSET 1
#define CSR_FLASH_SPI_STATUS_MODE_SIZE 1
#define CSR_FLASH_SPI_MOSI_ADDR (CSR_BASE + 0x1008L)
#define CSR_FLASH_SPI_MOSI_SIZE 2
#define CSR_FLASH_SPI_MISO_ADDR (CSR_BASE + 0x1010L)
#define CSR_FLASH_SPI_MISO_SIZE 2
#define CSR_FLASH_SPI_CS_ADDR (CSR_BASE + 0x1018L)
#define CSR_FLASH_SPI_CS_SIZE 1
#define CSR_FLASH_SPI_CS_SEL_OFFSET 0
#define CSR_FLASH_SPI_CS_SEL_SIZE 1
#define CSR_FLASH_SPI_CS_MODE_OFFSET 16
#define CSR_FLASH_SPI_CS_MODE_SIZE 1
#define CSR_FLASH_SPI_LOOPBACK_ADDR (CSR_BASE + 0x101cL)
#define CSR_FLASH_SPI_LOOPBACK_SIZE 1
#define CSR_FLASH_SPI_LOOPBACK_MODE_OFFSET 0
#define CSR_FLASH_SPI_LOOPBACK_MODE_SIZE 1

/* xadc */
#define CSR_XADC_BASE (CSR_BASE + 0x1800L)
#define CSR_XADC_TEMPERATURE_ADDR (CSR_BASE + 0x1800L)
#define CSR_XADC_TEMPERATURE_SIZE 1
#define CSR_XADC_VCCINT_ADDR (CSR_BASE + 0x1804L)
#define CSR_XADC_VCCINT_SIZE 1
#define CSR_XADC_VCCAUX_ADDR (CSR_BASE + 0x1808L)
#define CSR_XADC_VCCAUX_SIZE 1
#define CSR_XADC_VCCBRAM_ADDR (CSR_BASE + 0x180cL)
#define CSR_XADC_VCCBRAM_SIZE 1
#define CSR_XADC_EOC_ADDR (CSR_BASE + 0x1810L)
#define CSR_XADC_EOC_SIZE 1
#define CSR_XADC_EOS_ADDR (CSR_BASE + 0x1814L)
#define CSR_XADC_EOS_SIZE 1

/* dna */
#define CSR_DNA_BASE (CSR_BASE + 0x2000L)
#define CSR_DNA_ID_ADDR (CSR_BASE + 0x2000L)
#define CSR_DNA_ID_SIZE 2

/* aux */
#define CSR_AUX_BASE (CSR_BASE + 0x2800L)
#define CSR_AUX_CONTROL_ADDR (CSR_BASE + 0x2800L)
#define CSR_AUX_CONTROL_SIZE 1
#define CSR_AUX_CONTROL_IOVCC_SEL_OFFSET 0
#define CSR_AUX_CONTROL_IOVCC_SEL_SIZE 1
#define CSR_AUX_CONTROL_EN_SMSIGIO_OFFSET 1
#define CSR_AUX_CONTROL_EN_SMSIGIO_SIZE 1
#define CSR_AUX_CONTROL_OPTION_OFFSET 2
#define CSR_AUX_CONTROL_OPTION_SIZE 1
#define CSR_AUX_CONTROL_GPIO13_OFFSET 3
#define CSR_AUX_CONTROL_GPIO13_SIZE 1

/* ctrl */
#define CSR_CTRL_BASE (CSR_BASE + 0x3000L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x3000L)
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x3004L)
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x3008L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* flash_cs_n */
#define CSR_FLASH_CS_N_BASE (CSR_BASE + 0x3800L)
#define CSR_FLASH_CS_N_OUT_ADDR (CSR_BASE + 0x3800L)
#define CSR_FLASH_CS_N_OUT_SIZE 1

/* identifier_mem */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x4000L)

/* leds */
#define CSR_LEDS_BASE (CSR_BASE + 0x4800L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x4800L)
#define CSR_LEDS_OUT_SIZE 1

/* pcie_phy */
#define CSR_PCIE_PHY_BASE (CSR_BASE + 0x5000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x5000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_SIZE 6
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x5004L)
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x5008L)
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x500cL)
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x5010L)
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x5014L)
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* pcie_msi */
#define CSR_PCIE_MSI_BASE (CSR_BASE + 0x5800L)
#define CSR_PCIE_MSI_ENABLE_ADDR (CSR_BASE + 0x5800L)
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR (CSR_BASE + 0x5804L)
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR (CSR_BASE + 0x5808L)
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* pcie_dma0 */
#define CSR_PCIE_DMA0_BASE (CSR_BASE + 0x6000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR (CSR_BASE + 0x6000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDR (CSR_BASE + 0x6004L)
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDRESS_LSB_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDRESS_LSB_SIZE 32
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LENGTH_OFFSET 32
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LENGTH_SIZE 24
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_IRQ_DISABLE_OFFSET 56
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LAST_DISABLE_OFFSET 57
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LAST_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDR (CSR_BASE + 0x600cL)
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDRESS_MSB_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDRESS_MSB_SIZE 32
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_ADDR (CSR_BASE + 0x6010L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_ADDR (CSR_BASE + 0x6014L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_INDEX_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_INDEX_SIZE 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_COUNT_OFFSET 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_COUNT_SIZE 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_ADDR (CSR_BASE + 0x6018L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_RESET_ADDR (CSR_BASE + 0x601cL)
#define CSR_PCIE_DMA0_WRITER_TABLE_RESET_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR (CSR_BASE + 0x6020L)
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDR (CSR_BASE + 0x6024L)
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDRESS_LSB_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDRESS_LSB_SIZE 32
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LENGTH_OFFSET 32
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LENGTH_SIZE 24
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_IRQ_DISABLE_OFFSET 56
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LAST_DISABLE_OFFSET 57
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LAST_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDR (CSR_BASE + 0x602cL)
#define CSR_PCIE_DMA0_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDRESS_MSB_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDRESS_MSB_SIZE 32
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_ADDR (CSR_BASE + 0x6030L)
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_ADDR (CSR_BASE + 0x6034L)
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_INDEX_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_INDEX_SIZE 16
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_COUNT_OFFSET 16
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_COUNT_SIZE 16
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_ADDR (CSR_BASE + 0x6038L)
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_RESET_ADDR (CSR_BASE + 0x603cL)
#define CSR_PCIE_DMA0_READER_TABLE_RESET_SIZE 1
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_ADDR (CSR_BASE + 0x6040L)
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_SYNCHRONIZER_BYPASS_ADDR (CSR_BASE + 0x6044L)
#define CSR_PCIE_DMA0_SYNCHRONIZER_BYPASS_SIZE 1
#define CSR_PCIE_DMA0_SYNCHRONIZER_ENABLE_ADDR (CSR_BASE + 0x6048L)
#define CSR_PCIE_DMA0_SYNCHRONIZER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_SYNCHRONIZER_ENABLE_MODE_OFFSET 0
#define CSR_PCIE_DMA0_SYNCHRONIZER_ENABLE_MODE_SIZE 2
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_ADDR (CSR_BASE + 0x604cL)
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_DEPTH_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_DEPTH_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SCRATCH_OFFSET 24
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SCRATCH_SIZE 4
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_LEVEL_MODE_OFFSET 31
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_LEVEL_MODE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_ADDR (CSR_BASE + 0x6050L)
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_LEVEL_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_LEVEL_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_ADDR (CSR_BASE + 0x6054L)
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_DEPTH_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_DEPTH_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SCRATCH_OFFSET 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SCRATCH_SIZE 4
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_LEVEL_MODE_OFFSET 31
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_LEVEL_MODE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_ADDR (CSR_BASE + 0x6058L)
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_LEVEL_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_LEVEL_SIZE 24

/* leds2 */
#define CSR_LEDS2_BASE (CSR_BASE + 0x6800L)
#define CSR_LEDS2_OUT_ADDR (CSR_BASE + 0x6800L)
#define CSR_LEDS2_OUT_SIZE 1

/* pcie_endpoint */
#define CSR_PCIE_ENDPOINT_BASE (CSR_BASE + 0x7000L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x7000L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_SIZE 6
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x7004L)
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x7008L)
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x700cL)
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x7010L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x7014L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* timer0 */
#define CSR_TIMER0_BASE (CSR_BASE + 0x7800L)
#define CSR_TIMER0_LOAD_ADDR (CSR_BASE + 0x7800L)
#define CSR_TIMER0_LOAD_SIZE 1
#define CSR_TIMER0_RELOAD_ADDR (CSR_BASE + 0x7804L)
#define CSR_TIMER0_RELOAD_SIZE 1
#define CSR_TIMER0_EN_ADDR (CSR_BASE + 0x7808L)
#define CSR_TIMER0_EN_SIZE 1
#define CSR_TIMER0_UPDATE_VALUE_ADDR (CSR_BASE + 0x780cL)
#define CSR_TIMER0_UPDATE_VALUE_SIZE 1
#define CSR_TIMER0_VALUE_ADDR (CSR_BASE + 0x7810L)
#define CSR_TIMER0_VALUE_SIZE 1
#define CSR_TIMER0_EV_STATUS_ADDR (CSR_BASE + 0x7814L)
#define CSR_TIMER0_EV_STATUS_SIZE 1
#define CSR_TIMER0_EV_STATUS_ZERO_OFFSET 0
#define CSR_TIMER0_EV_STATUS_ZERO_SIZE 1
#define CSR_TIMER0_EV_PENDING_ADDR (CSR_BASE + 0x7818L)
#define CSR_TIMER0_EV_PENDING_SIZE 1
#define CSR_TIMER0_EV_PENDING_ZERO_OFFSET 0
#define CSR_TIMER0_EV_PENDING_ZERO_SIZE 1
#define CSR_TIMER0_EV_ENABLE_ADDR (CSR_BASE + 0x781cL)
#define CSR_TIMER0_EV_ENABLE_SIZE 1
#define CSR_TIMER0_EV_ENABLE_ZERO_OFFSET 0
#define CSR_TIMER0_EV_ENABLE_ZERO_SIZE 1

/* i2c0 */
#define CSR_I2C0_BASE (CSR_BASE + 0xa000L)
#define CSR_I2C0_W_ADDR (CSR_BASE + 0xa000L)
#define CSR_I2C0_W_SIZE 1
#define CSR_I2C0_W_SCL_OFFSET 0
#define CSR_I2C0_W_SCL_SIZE 1
#define CSR_I2C0_W_OE_OFFSET 1
#define CSR_I2C0_W_OE_SIZE 1
#define CSR_I2C0_W_SDA_OFFSET 2
#define CSR_I2C0_W_SDA_SIZE 1
#define CSR_I2C0_R_ADDR (CSR_BASE + 0xa004L)
#define CSR_I2C0_R_SIZE 1
#define CSR_I2C0_R_SDA_OFFSET 0
#define CSR_I2C0_R_SDA_SIZE 1

/* i2c1 */
#define CSR_I2C1_BASE (CSR_BASE + 0xa800L)
#define CSR_I2C1_W_ADDR (CSR_BASE + 0xa800L)
#define CSR_I2C1_W_SIZE 1
#define CSR_I2C1_W_SCL_OFFSET 0
#define CSR_I2C1_W_SCL_SIZE 1
#define CSR_I2C1_W_OE_OFFSET 1
#define CSR_I2C1_W_OE_SIZE 1
#define CSR_I2C1_W_SDA_OFFSET 2
#define CSR_I2C1_W_SDA_SIZE 1
#define CSR_I2C1_R_ADDR (CSR_BASE + 0xa804L)
#define CSR_I2C1_R_SIZE 1
#define CSR_I2C1_R_SDA_OFFSET 0
#define CSR_I2C1_R_SDA_SIZE 1

/* gps */
#define CSR_GPS_BASE (CSR_BASE + 0xb800L)
#define CSR_GPS_CONTROL_ADDR (CSR_BASE + 0xb800L)
#define CSR_GPS_CONTROL_SIZE 1
#define CSR_GPS_CONTROL_ENABLE_OFFSET 0
#define CSR_GPS_CONTROL_ENABLE_SIZE 1
#define CSR_GPS_UART_RXTX_ADDR (CSR_BASE + 0xb804L)
#define CSR_GPS_UART_RXTX_SIZE 1
#define CSR_GPS_UART_TXFULL_ADDR (CSR_BASE + 0xb808L)
#define CSR_GPS_UART_TXFULL_SIZE 1
#define CSR_GPS_UART_RXEMPTY_ADDR (CSR_BASE + 0xb80cL)
#define CSR_GPS_UART_RXEMPTY_SIZE 1
#define CSR_GPS_UART_EV_STATUS_ADDR (CSR_BASE + 0xb810L)
#define CSR_GPS_UART_EV_STATUS_SIZE 1
#define CSR_GPS_UART_EV_STATUS_TX_OFFSET 0
#define CSR_GPS_UART_EV_STATUS_TX_SIZE 1
#define CSR_GPS_UART_EV_STATUS_RX_OFFSET 1
#define CSR_GPS_UART_EV_STATUS_RX_SIZE 1
#define CSR_GPS_UART_EV_PENDING_ADDR (CSR_BASE + 0xb814L)
#define CSR_GPS_UART_EV_PENDING_SIZE 1
#define CSR_GPS_UART_EV_PENDING_TX_OFFSET 0
#define CSR_GPS_UART_EV_PENDING_TX_SIZE 1
#define CSR_GPS_UART_EV_PENDING_RX_OFFSET 1
#define CSR_GPS_UART_EV_PENDING_RX_SIZE 1
#define CSR_GPS_UART_EV_ENABLE_ADDR (CSR_BASE + 0xb818L)
#define CSR_GPS_UART_EV_ENABLE_SIZE 1
#define CSR_GPS_UART_EV_ENABLE_TX_OFFSET 0
#define CSR_GPS_UART_EV_ENABLE_TX_SIZE 1
#define CSR_GPS_UART_EV_ENABLE_RX_OFFSET 1
#define CSR_GPS_UART_EV_ENABLE_RX_SIZE 1
#define CSR_GPS_UART_TXEMPTY_ADDR (CSR_BASE + 0xb81cL)
#define CSR_GPS_UART_TXEMPTY_SIZE 1
#define CSR_GPS_UART_RXFULL_ADDR (CSR_BASE + 0xb820L)
#define CSR_GPS_UART_RXFULL_SIZE 1

/* vctcxo */
#define CSR_VCTCXO_BASE (CSR_BASE + 0xc000L)
#define CSR_VCTCXO_CONTROL_ADDR (CSR_BASE + 0xc000L)
#define CSR_VCTCXO_CONTROL_SIZE 1
#define CSR_VCTCXO_CONTROL_SEL_OFFSET 0
#define CSR_VCTCXO_CONTROL_SEL_SIZE 1
#define CSR_VCTCXO_CONTROL_EN_OFFSET 1
#define CSR_VCTCXO_CONTROL_EN_SIZE 1
#define CSR_VCTCXO_CYCLES_LATCH_ADDR (CSR_BASE + 0xc004L)
#define CSR_VCTCXO_CYCLES_LATCH_SIZE 1
#define CSR_VCTCXO_CYCLES_ADDR (CSR_BASE + 0xc008L)
#define CSR_VCTCXO_CYCLES_SIZE 1

/* rf_switches */
#define CSR_RF_SWITCHES_BASE (CSR_BASE + 0xc800L)
#define CSR_RF_SWITCHES_TX_ADDR (CSR_BASE + 0xc800L)
#define CSR_RF_SWITCHES_TX_SIZE 1
#define CSR_RF_SWITCHES_RX_ADDR (CSR_BASE + 0xc804L)
#define CSR_RF_SWITCHES_RX_SIZE 1

/* lms7002m */
#define CSR_LMS7002M_BASE (CSR_BASE + 0xd000L)
#define CSR_LMS7002M_CONTROL_ADDR (CSR_BASE + 0xd000L)
#define CSR_LMS7002M_CONTROL_SIZE 1
#define CSR_LMS7002M_CONTROL_RESET_OFFSET 0
#define CSR_LMS7002M_CONTROL_RESET_SIZE 1
#define CSR_LMS7002M_CONTROL_POWER_DOWN_OFFSET 1
#define CSR_LMS7002M_CONTROL_POWER_DOWN_SIZE 1
#define CSR_LMS7002M_CONTROL_TX_ENABLE_OFFSET 8
#define CSR_LMS7002M_CONTROL_TX_ENABLE_SIZE 1
#define CSR_LMS7002M_CONTROL_RX_ENABLE_OFFSET 9
#define CSR_LMS7002M_CONTROL_RX_ENABLE_SIZE 1
#define CSR_LMS7002M_CONTROL_TX_INHIBIT_OFFSET 10
#define CSR_LMS7002M_CONTROL_TX_INHIBIT_SIZE 1
#define CSR_LMS7002M_CONTROL_TX_RX_LOOPBACK_ENABLE_OFFSET 16
#define CSR_LMS7002M_CONTROL_TX_RX_LOOPBACK_ENABLE_SIZE 1
#define CSR_LMS7002M_STATUS_ADDR (CSR_BASE + 0xd004L)
#define CSR_LMS7002M_STATUS_SIZE 1
#define CSR_LMS7002M_STATUS_RX_CLK_ACTIVE_OFFSET 0
#define CSR_LMS7002M_STATUS_RX_CLK_ACTIVE_SIZE 1
#define CSR_LMS7002M_STATUS_RX_FRAME_ACTIVE_OFFSET 1
#define CSR_LMS7002M_STATUS_RX_FRAME_ACTIVE_SIZE 1
#define CSR_LMS7002M_STATUS_RX_FRAME_ALIGNED_OFFSET 2
#define CSR_LMS7002M_STATUS_RX_FRAME_ALIGNED_SIZE 1
#define CSR_LMS7002M_DELAY_ADDR (CSR_BASE + 0xd008L)
#define CSR_LMS7002M_DELAY_SIZE 1
#define CSR_LMS7002M_DELAY_TX_DELAY_OFFSET 0
#define CSR_LMS7002M_DELAY_TX_DELAY_SIZE 5
#define CSR_LMS7002M_DELAY_RX_DELAY_OFFSET 8
#define CSR_LMS7002M_DELAY_RX_DELAY_SIZE 5
#define CSR_LMS7002M_SPI_CONTROL_ADDR (CSR_BASE + 0xd00cL)
#define CSR_LMS7002M_SPI_CONTROL_SIZE 1
#define CSR_LMS7002M_SPI_CONTROL_START_OFFSET 0
#define CSR_LMS7002M_SPI_CONTROL_START_SIZE 1
#define CSR_LMS7002M_SPI_CONTROL_LENGTH_OFFSET 8
#define CSR_LMS7002M_SPI_CONTROL_LENGTH_SIZE 8
#define CSR_LMS7002M_SPI_STATUS_ADDR (CSR_BASE + 0xd010L)
#define CSR_LMS7002M_SPI_STATUS_SIZE 1
#define CSR_LMS7002M_SPI_STATUS_DONE_OFFSET 0
#define CSR_LMS7002M_SPI_STATUS_DONE_SIZE 1
#define CSR_LMS7002M_SPI_STATUS_MODE_OFFSET 1
#define CSR_LMS7002M_SPI_STATUS_MODE_SIZE 1
#define CSR_LMS7002M_SPI_MOSI_ADDR (CSR_BASE + 0xd014L)
#define CSR_LMS7002M_SPI_MOSI_SIZE 1
#define CSR_LMS7002M_SPI_MISO_ADDR (CSR_BASE + 0xd018L)
#define CSR_LMS7002M_SPI_MISO_SIZE 1
#define CSR_LMS7002M_SPI_CS_ADDR (CSR_BASE + 0xd01cL)
#define CSR_LMS7002M_SPI_CS_SIZE 1
#define CSR_LMS7002M_SPI_CS_SEL_OFFSET 0
#define CSR_LMS7002M_SPI_CS_SEL_SIZE 1
#define CSR_LMS7002M_SPI_CS_MODE_OFFSET 16
#define CSR_LMS7002M_SPI_CS_MODE_SIZE 1
#define CSR_LMS7002M_SPI_LOOPBACK_ADDR (CSR_BASE + 0xd020L)
#define CSR_LMS7002M_SPI_LOOPBACK_SIZE 1
#define CSR_LMS7002M_SPI_LOOPBACK_MODE_OFFSET 0
#define CSR_LMS7002M_SPI_LOOPBACK_MODE_SIZE 1
#define CSR_LMS7002M_TX_PATTERN_CONTROL_ADDR (CSR_BASE + 0xd024L)
#define CSR_LMS7002M_TX_PATTERN_CONTROL_SIZE 1
#define CSR_LMS7002M_TX_PATTERN_CONTROL_ENABLE_OFFSET 0
#define CSR_LMS7002M_TX_PATTERN_CONTROL_ENABLE_SIZE 1
#define CSR_LMS7002M_RX_PATTERN_CONTROL_ADDR (CSR_BASE + 0xd028L)
#define CSR_LMS7002M_RX_PATTERN_CONTROL_SIZE 1
#define CSR_LMS7002M_RX_PATTERN_CONTROL_ENABLE_OFFSET 0
#define CSR_LMS7002M_RX_PATTERN_CONTROL_ENABLE_SIZE 1
#define CSR_LMS7002M_RX_PATTERN_ERRORS_ADDR (CSR_BASE + 0xd02cL)
#define CSR_LMS7002M_RX_PATTERN_ERRORS_SIZE 1

/* xsync_spi */
#define CSR_XSYNC_SPI_BASE (CSR_BASE + 0xd800L)
#define CSR_XSYNC_SPI_CONTROL_ADDR (CSR_BASE + 0xd800L)
#define CSR_XSYNC_SPI_CONTROL_SIZE 1
#define CSR_XSYNC_SPI_CONTROL_START_OFFSET 0
#define CSR_XSYNC_SPI_CONTROL_START_SIZE 1
#define CSR_XSYNC_SPI_CONTROL_LENGTH_OFFSET 8
#define CSR_XSYNC_SPI_CONTROL_LENGTH_SIZE 8
#define CSR_XSYNC_SPI_STATUS_ADDR (CSR_BASE + 0xd804L)
#define CSR_XSYNC_SPI_STATUS_SIZE 1
#define CSR_XSYNC_SPI_STATUS_DONE_OFFSET 0
#define CSR_XSYNC_SPI_STATUS_DONE_SIZE 1
#define CSR_XSYNC_SPI_STATUS_MODE_OFFSET 1
#define CSR_XSYNC_SPI_STATUS_MODE_SIZE 1
#define CSR_XSYNC_SPI_MOSI_ADDR (CSR_BASE + 0xd808L)
#define CSR_XSYNC_SPI_MOSI_SIZE 1
#define CSR_XSYNC_SPI_MISO_ADDR (CSR_BASE + 0xd80cL)
#define CSR_XSYNC_SPI_MISO_SIZE 1
#define CSR_XSYNC_SPI_CS_ADDR (CSR_BASE + 0xd810L)
#define CSR_XSYNC_SPI_CS_SIZE 1
#define CSR_XSYNC_SPI_CS_SEL_OFFSET 0
#define CSR_XSYNC_SPI_CS_SEL_SIZE 1
#define CSR_XSYNC_SPI_CS_MODE_OFFSET 16
#define CSR_XSYNC_SPI_CS_MODE_SIZE 1
#define CSR_XSYNC_SPI_LOOPBACK_ADDR (CSR_BASE + 0xd814L)
#define CSR_XSYNC_SPI_LOOPBACK_SIZE 1
#define CSR_XSYNC_SPI_LOOPBACK_MODE_OFFSET 0
#define CSR_XSYNC_SPI_LOOPBACK_MODE_SIZE 1

/* synchro */
#define CSR_SYNCHRO_BASE (CSR_BASE + 0xe000L)
#define CSR_SYNCHRO_CONTROL_ADDR (CSR_BASE + 0xe000L)
#define CSR_SYNCHRO_CONTROL_SIZE 1
#define CSR_SYNCHRO_CONTROL_INT_SOURCE_OFFSET 0
#define CSR_SYNCHRO_CONTROL_INT_SOURCE_SIZE 4
#define CSR_SYNCHRO_CONTROL_OUT_SOURCE_OFFSET 4
#define CSR_SYNCHRO_CONTROL_OUT_SOURCE_SIZE 4
#define CSR_SYNCHRO_STATUS_ADDR (CSR_BASE + 0xe004L)
#define CSR_SYNCHRO_STATUS_SIZE 1

#endif
