// Seed: 1046757322
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4
);
  type_9(
      id_0, 1, 1
  );
  reg id_5;
  always @(id_3 or posedge id_3) begin
    for (id_5 = 1'b0; id_1; id_5 = 1) begin
      id_5 <= 1'b0;
    end
  end
endmodule
