
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.44

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.04    0.00    0.00    0.20 v tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 v _128_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.12    0.32 ^ _128_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _036_ (net)
                  0.19    0.00    0.32 ^ _202_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.07    0.06    0.37 v _202_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _024_ (net)
                  0.07    0.00    0.37 v state[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.37   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    0.03   library hold time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.38    0.26    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.26    0.00    0.43 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.30    0.56    0.56 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.30    0.00    0.56 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.22    0.19    0.75 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.22    0.00    0.75 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.11    0.30    1.05 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.11    0.00    1.05 v _223_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.06    0.31    0.40    1.44 v _223_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _103_ (net)
                  0.31    0.00    1.44 v _175_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.09    0.25    1.70 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _068_ (net)
                  0.09    0.00    1.70 v _176_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.06    0.17    0.40    2.09 v _176_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _069_ (net)
                  0.17    0.00    2.09 v _177_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.27    0.21    2.30 ^ _177_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _070_ (net)
                  0.27    0.00    2.30 ^ _178_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.16    0.11    2.41 v _178_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _015_ (net)
                  0.16    0.00    2.41 v rx_shift_reg[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                  7.44   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.38    0.26    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.26    0.00    0.43 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.30    0.56    0.56 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.30    0.00    0.56 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.22    0.19    0.75 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.22    0.00    0.75 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.11    0.30    1.05 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.11    0.00    1.05 v _223_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.06    0.31    0.40    1.44 v _223_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _103_ (net)
                  0.31    0.00    1.44 v _175_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.09    0.25    1.70 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _068_ (net)
                  0.09    0.00    1.70 v _176_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.06    0.17    0.40    2.09 v _176_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _069_ (net)
                  0.17    0.00    2.09 v _177_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.27    0.21    2.30 ^ _177_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _070_ (net)
                  0.27    0.00    2.30 ^ _178_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.16    0.11    2.41 v _178_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _015_ (net)
                  0.16    0.00    2.41 v rx_shift_reg[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                  7.44   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.22e-03   1.50e-06   2.00e-08   3.22e-03  97.1%
Combinational          3.17e-05   6.51e-05   2.56e-08   9.68e-05   2.9%
Clock                  0.00e+00   0.00e+00   3.99e-09   3.99e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.25e-03   6.66e-05   4.96e-08   3.32e-03 100.0%
                          98.0%       2.0%       0.0%
