// Seed: 170874771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1
    , id_7,
    input  wor  id_2,
    input  tri0 id_3,
    input  tri  id_4,
    input  tri  id_5
);
  assign id_7 = (1'b0);
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
  wire id_9 = id_9;
  wire id_10;
endmodule
