<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f4xx__hal__tim_8h" xml:lang="en-US">
<title>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_tim.h File Reference</title>
<indexterm><primary>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_tim.h</primary></indexterm>
<para>

<para>Header file of TIM HAL module. </para>
 
</para>
<programlisting linenumbering="unnumbered">#include &quot;stm32f4xx_hal_def.h&quot;
#include &quot;stm32f4xx_hal_tim_ex.h&quot;
</programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_t_i_m___base___init_type_def">TIM_Base_InitTypeDef</link></para>

<para>TIM Time base Configuration Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___o_c___init_type_def">TIM_OC_InitTypeDef</link></para>

<para>TIM Output Compare Configuration Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___one_pulse___init_type_def">TIM_OnePulse_InitTypeDef</link></para>

<para>TIM One Pulse Mode Configuration Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___i_c___init_type_def">TIM_IC_InitTypeDef</link></para>

<para>TIM Input Capture Configuration Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___encoder___init_type_def">TIM_Encoder_InitTypeDef</link></para>

<para>TIM Encoder Configuration Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___clock_config_type_def">TIM_ClockConfigTypeDef</link></para>

<para>Clock Configuration Handle Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___clear_input_config_type_def">TIM_ClearInputConfigTypeDef</link></para>

<para>Clear Input Configuration Handle Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___slave_config_type_def">TIM_SlaveConfigTypeDef</link></para>

<para>TIM Slave configuration Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link></para>

<para>TIM Time Base Handle Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m___input___channel___polarity_1ga4f4cede88a4ad4b33e81f2567e9bb08f">TIM_INPUTCHANNELPOLARITY_RISING</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___channel___polarity_1ga07441a8c0a52234e30f471c23803450c">TIM_INPUTCHANNELPOLARITY_FALLING</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___channel___polarity_1gaab2598881d1f19158e77723c5d29d6ac">TIM_INPUTCHANNELPOLARITY_BOTHEDGE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___polarity_1ga42652ff688f0042659f8304ae08abfa6">TIM_ETRPOLARITY_INVERTED</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___polarity_1ga7fa7c43245b25564414b2e191d5d8b14">TIM_ETRPOLARITY_NONINVERTED</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___prescaler_1gabead5364c62645592e42545ba09ab88a">TIM_ETRPRESCALER_DIV1</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___prescaler_1gaf7fe49f67bdb6b33b9b41953fee75680">TIM_ETRPRESCALER_DIV2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___prescaler_1gaa09da30c3cd28f1fe6b6f3f599a5212c">TIM_ETRPRESCALER_DIV4</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___prescaler_1ga834e38200874cced108379b17a24d0b7">TIM_ETRPRESCALER_DIV8</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1ga9eb9ab91119c2c76d4db453d599c0b7d">TIM_COUNTERMODE_UP</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1ga5f590fdd7c41df7180b870bb76ff691c">TIM_COUNTERMODE_DOWN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1ga26d8e5236c35d85c2abaa482b5ec6746">TIM_COUNTERMODE_CENTERALIGNED1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1gae4517c68086ffa61a694576cec8fe634">TIM_COUNTERMODE_CENTERALIGNED2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1gaf0c3edf6ea1ade3520ab4970e1fc6e92">TIM_COUNTERMODE_CENTERALIGNED3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1ga9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock_division_1ga309297ccd407a836ede6a42d4dc479c1">TIM_CLOCKDIVISION_DIV1</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock_division_1gaf84a16da8edb80a3d8af91fbfc046181">TIM_CLOCKDIVISION_DIV2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock_division_1ga7cac7491610ffc135ea9ed54f769ddbc">TIM_CLOCKDIVISION_DIV4</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock_division_1ga808b11edaea7c22be0f5806f20d3d733">IS_TIM_CLOCKDIVISION_DIV</link>(DIV)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1gafae6b98b4b854fbfffd9a5ebc59c8f61">TIM_OCMODE_TIMING</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga111d1023e3ac6ef5544775c3863b4b12">TIM_OCMODE_ACTIVE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga890fbb44fd16f2bce962983352d23f53">TIM_OCMODE_INACTIVE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga368f80fad76018e2bf76084522e47536">TIM_OCMODE_TOGGLE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga766271da571888dfecd9130c3887e9c6">TIM_OCMODE_PWM1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga88ce4251743c2c07e19fdd5a0a310580">TIM_OCMODE_PWM2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga0a78cecaf884a89963e2a8e6af7e6128">TIM_OCMODE_FORCED_ACTIVE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link> | <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga4572f724ce30ce45557f1dc5141afb3e">TIM_OCMODE_FORCED_INACTIVE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga7910bed799169bcc9dacbd5725769dbd">IS_TIM_PWM_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___state_1ga98fa585adffeb0d3654b47040576c6b7">TIM_OUTPUTSTATE_DISABLE</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___state_1ga114555abc521311f689478a7e0a9ace9">TIM_OUTPUTSTATE_ENABLE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___state_1ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</link>(STATE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___fast___state_1ga71429b63f2a6604171ccfd3a91ccf43a">TIM_OCFAST_DISABLE</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___fast___state_1ga445a2c0633ac649e816cf7a16b716d61">TIM_OCFAST_ENABLE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___fast___state_1gacd6cdf8b1091c292de6127eaa936afa6">IS_TIM_FAST_STATE</link>(STATE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___state_1ga07bb7288fc4ed155301a3276908a23a0">TIM_OUTPUTNSTATE_DISABLE</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___state_1ga3323d8c81a7f3940aa290d160dea3e0d">TIM_OUTPUTNSTATE_ENABLE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___state_1ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</link>(STATE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___polarity_1ga5887380660b742f0045e9695914231b8">TIM_OCPOLARITY_HIGH</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___polarity_1ga1daff1574b0a2d17ccc9ae40a649ac37">TIM_OCPOLARITY_LOW</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</link>(POLARITY)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___polarity_1gad5dbeb61519e4fd55db3a4d136e96316">TIM_OCNPOLARITY_HIGH</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___polarity_1gadb44419c891a58e2cde11cc016f71a14">TIM_OCNPOLARITY_LOW</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</link>(POLARITY)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___idle___state_1gad251b83b0e33ddd0ed2fb35aa747ef78">TIM_OCIDLESTATE_SET</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___idle___state_1ga56505fe4142096454f1da97683ce8bc2">TIM_OCIDLESTATE_RESET</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___idle___state_1ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</link>(STATE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___idle___state_1ga1f781774c71822b2502633dfc849c5ea">TIM_OCNIDLESTATE_SET</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___idle___state_1ga7586655652e3c3f1cb4af1ed59d25901">TIM_OCNIDLESTATE_RESET</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___idle___state_1ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</link>(STATE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga6b1541e4a49d62610899e24bf23f4879">TIM_CHANNEL_1</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga33e02d43345a7ac5886f01b39e4f7ccd">TIM_CHANNEL_2</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga4ea100c1789b178f3cb46721b7257e2d">TIM_CHANNEL_3</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1gad59ef74820ee8bf77fa1f8d589fde2ac">TIM_CHANNEL_4</link>   ((uint32_t)0x000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga6abf8f9fc695b79d8781ca082dfb48bc">TIM_CHANNEL_ALL</link>   ((uint32_t)0x0018)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga7cd3592e45ff6231167d09b24674c24f">IS_TIM_CHANNELS</link>(CHANNEL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga9ec916c398ee31bce684335fb81c54dc">IS_TIM_PWMI_CHANNELS</link>(CHANNEL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1gab0b1d2b6f27e4c466a01461bc98b6b81">IS_TIM_OPM_CHANNELS</link>(CHANNEL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga88b715bb44f7d3622500f23fafe5598a">IS_TIM_COMPLEMENTARY_CHANNELS</link>(CHANNEL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___polarity_1gac79dd2a7ba97e5aac0bb9cbdc2d02ee1">TIM_ICPOLARITY_RISING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga4f4cede88a4ad4b33e81f2567e9bb08f">TIM_INPUTCHANNELPOLARITY_RISING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___polarity_1gaec0c00d0b749e8c18101cefcce7c32f6">TIM_ICPOLARITY_FALLING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga07441a8c0a52234e30f471c23803450c">TIM_INPUTCHANNELPOLARITY_FALLING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___polarity_1ga7a340c94a7bd0fa4a915afa8788e0b71">TIM_ICPOLARITY_BOTHEDGE</link>   <link linkend="_group___t_i_m___input___channel___polarity_1gaab2598881d1f19158e77723c5d29d6ac">TIM_INPUTCHANNELPOLARITY_BOTHEDGE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___polarity_1ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</link>(POLARITY)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___selection_1gac3be2fd9c576e84e0ebcfc7b3c0773a3">TIM_ICSELECTION_DIRECTTI</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___selection_1gab9754d4318abcd7fe725e3ee2e4496d4">TIM_ICSELECTION_INDIRECTTI</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___selection_1ga9e0191bbf1a82dd9150b9283c39276e7">TIM_ICSELECTION_TRC</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___selection_1ga623d8592109f4702829ae7fc3806bcb8">IS_TIM_IC_SELECTION</link>(SELECTION)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___prescaler_1ga8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___prescaler_1ga1d8a7b66add914e2ddd910d2d700978f">TIM_ICPSC_DIV2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___prescaler_1gaf5a675046430fa0f0c95b0dac612828f">TIM_ICPSC_DIV4</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___prescaler_1ga5086cb03c89a5c67b199d20b605f00cb">TIM_ICPSC_DIV8</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</link>(PRESCALER)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___one___pulse___mode_1gab0447b341024e86145c7ce0dc2931fc6">TIM_OPMODE_SINGLE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___one___pulse___mode_1ga14a7b6f95769c5b430f65189d9c7cfa3">TIM_OPMODE_REPETITIVE</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___one___pulse___mode_1ga3f4a4305b4feacb4322eb4a358e54637">IS_TIM_OPM_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___encoder___mode_1gaff047abefa78b0f0a7bbd0f648905d7d">TIM_ENCODERMODE_TI1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___encoder___mode_1ga9166e985a35358cb3ed942c2a36e018d">TIM_ENCODERMODE_TI2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___encoder___mode_1ga8046f1021dc578551fcff88891239e67">TIM_ENCODERMODE_TI12</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___encoder___mode_1ga9dd5baa6b2a44e0f25068a650cbfdd1b">IS_TIM_ENCODER_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga6a48ecf88cae0402ff084202bfdd4f8e">TIM_IT_UPDATE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga02267a938ab4722c5013fffa447cf5a6">TIM_IT_CC1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga60f6b6c424b62ca58d3fafd8f5955e4f">TIM_IT_CC2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga6aef020aebafd9e585283fbbaf8b841f">TIM_IT_CC3</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga1dce7f1bc32a258f2964cb7c05f413a6">TIM_IT_CC4</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1gaeb7eff6c39922814e7ee47c0820c3d9f">TIM_IT_COM</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga2a577f2eee61f101cf551d86c4d73333">TIM_IT_TRIGGER</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga351a8f27975e0af87f4bb37a4feaa636">TIM_IT_BREAK</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga14fce0f8dbe0925e45b415b34bd162c9">IS_TIM_IT</link>(IT)   ((((IT) &amp; 0xFFFFFF00) == 0x00000000) &amp;&amp; ((IT) != 0x00000000))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga38e9d740c8d4ed8fcaced73816c124e6">IS_TIM_GET_IT</link>(IT)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga45816ad15a4f533027eb202ac0b9aaf5">TIM_DMA_UPDATE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga33b93e8bb82fe8e167b9e9c962c54f83">TIM_DMA_CC1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga792f73196a8e7424655592097d7a3fd5">TIM_DMA_CC2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga3eb2dadbd3109bced45935fb53deeee1">TIM_DMA_CC3</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga59495cf79894dfe5e5b2029863aed956">TIM_DMA_CC4</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1gac5f4c56e944bda8ba0c23b97275020ba">TIM_DMA_COM</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga21912fd910242e0f63bf9b0953e41c63">TIM_DMA_TRIGGER</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1gafb9cb1995ea4cd37db6032d80a49cd47">IS_TIM_DMA_SOURCE</link>(SOURCE)   ((((SOURCE) &amp; 0xFFFF80FF) == 0x00000000) &amp;&amp; ((SOURCE) != 0x00000000))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga5bff72fbe94b1ae5a710e402c9868b23">TIM_EventSource_Update</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1gaa634c46d4ac521ad16e25be97b487e8a">TIM_EventSource_CC1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga5e2082a09552acc9c7e9577f104ba15a">TIM_EventSource_CC2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1gafeb8538e3b00d938e061e5051f83836b">TIM_EventSource_CC3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1gab60e3190e6c09d2d067f2c689d614979">TIM_EventSource_CC4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga4c06981037fae91786f966aa9b4b3435">TIM_EventSource_COM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga24835bf5eac25eed90069208dce22564">TIM_EventSource_Trigger</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1gad6f9b5366d93c73ff005273c50c9f00a">TIM_EventSource_Break</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga4ac88c3e43c8250114ea81a6e052d58a">IS_TIM_EVENT_SOURCE</link>(SOURCE)   ((((SOURCE) &amp; 0xFFFFFF00) == 0x00000000) &amp;&amp; ((SOURCE) != 0x00000000))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gac45ce66cf33b4f324323fc3036917712">TIM_FLAG_UPDATE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gaa7eb8be054b9bd217a9abb1c8687cc55">TIM_FLAG_CC1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga9cae242f1c51b31839ffc5bc007c82a7">TIM_FLAG_CC2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga052c380f922219659810e4fceb574a7c">TIM_FLAG_CC3</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gafd0dc57b56941f8b8250d66e289542db">TIM_FLAG_CC4</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gad454d70205ce5bbf3b3c0e7e43d6df62">TIM_FLAG_COM</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gacacf94fcf8b5ee4287f2d5a56dce91b7">TIM_FLAG_TRIGGER</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga01aedbe0676064a4d47dee474ddb863d">TIM_FLAG_BREAK</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga38dfb7d1ed00af77d70bc3be28500108">TIM_FLAG_CC1OF</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga4df0c71d3e695c214d49802942e04590">TIM_FLAG_CC2OF</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gac81f24eaffdf83c2db9d2e6078a00919">TIM_FLAG_CC3OF</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gafc8b04654766d98ba2c6fed601895a20">TIM_FLAG_CC4OF</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga452675117492d900e4bb3b192281fb5f">IS_TIM_FLAG</link>(FLAG)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gab133f0839cf6a4e858457d48f057eea8">TIM_CLOCKSOURCE_ETRMODE2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga9b398a201d8b6a4f200ebde86b1d8f3a">TIM_CLOCKSOURCE_INTERNAL</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga3310aa84f2f322eb77538997c070e56a">TIM_CLOCKSOURCE_ITR0</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gae2da814f8d86491e7c344bb8d0f62b96">TIM_CLOCKSOURCE_ITR1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gafb779719a41769b14303da4977f6a5f1">TIM_CLOCKSOURCE_ITR2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga0cce2af04ad903ba683515c3772abb27">TIM_CLOCKSOURCE_ITR3</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link> | <link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gad8c96337acf40356d82570cc4851ce2d">TIM_CLOCKSOURCE_TI1ED</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga0a8708d4dab5cbd557a76efb362e13c0">TIM_CLOCKSOURCE_TI1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link> | <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga7950cf616702dd38d8f1ab5091efc012">TIM_CLOCKSOURCE_TI2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gaa7743af6f4b8869cad0375526c6145ce">TIM_CLOCKSOURCE_ETRMODE1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gafaf10dedf3c9c286591f3a76bc806cdb">IS_TIM_CLOCKSOURCE</link>(CLOCK)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1gae4eb585c466c2b5709ae3795204e7d3f">TIM_CLOCKPOLARITY_INVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga42652ff688f0042659f8304ae08abfa6">TIM_ETRPOLARITY_INVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1gaca342866be2f9364274584688c733b60">TIM_CLOCKPOLARITY_NONINVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga7fa7c43245b25564414b2e191d5d8b14">TIM_ETRPOLARITY_NONINVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1ga13cc7002cfa5ee42607e1a3d85f77b10">TIM_CLOCKPOLARITY_RISING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga4f4cede88a4ad4b33e81f2567e9bb08f">TIM_INPUTCHANNELPOLARITY_RISING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1ga9c17ca08b6179792f5ced4e607808c0a">TIM_CLOCKPOLARITY_FALLING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga07441a8c0a52234e30f471c23803450c">TIM_INPUTCHANNELPOLARITY_FALLING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1ga89bf9a7962d09fb58ceae4d1e28e1c89">TIM_CLOCKPOLARITY_BOTHEDGE</link>   <link linkend="_group___t_i_m___input___channel___polarity_1gaab2598881d1f19158e77723c5d29d6ac">TIM_INPUTCHANNELPOLARITY_BOTHEDGE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1ga8c1216a0b449288fa5503f4c12752611">IS_TIM_CLOCKPOLARITY</link>(POLARITY)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___prescaler_1ga3462b444a059f001c6df33f55c756313">TIM_CLOCKPRESCALER_DIV1</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gabead5364c62645592e42545ba09ab88a">TIM_ETRPRESCALER_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___prescaler_1gac6457751c882644727982fda1fd029a5">TIM_CLOCKPRESCALER_DIV2</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaf7fe49f67bdb6b33b9b41953fee75680">TIM_ETRPRESCALER_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___prescaler_1ga11ce3686a0ee934384d0e4651823883d">TIM_CLOCKPRESCALER_DIV4</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaa09da30c3cd28f1fe6b6f3f599a5212c">TIM_ETRPRESCALER_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___prescaler_1ga86f147be5654631b21aa391a001401d5">TIM_CLOCKPRESCALER_DIV8</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1ga834e38200874cced108379b17a24d0b7">TIM_ETRPRESCALER_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___prescaler_1gadf2164595c18d16cd5e34c81cd732760">IS_TIM_CLOCKPRESCALER</link>(PRESCALER)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___filter_1gaf1c65e593d3aabc6f7288108cb75aab7">IS_TIM_CLOCKFILTER</link>(ICFILTER)   ((ICFILTER) &lt;= 0xF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___source_1gaa28a8cf1db85cf6c845c6c1f02ba5c8e">TIM_CLEARINPUTSOURCE_ETR</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___source_1ga48c5312aecd377fab00d62e9b4169e9e">TIM_CLEARINPUTSOURCE_NONE</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___source_1ga74df4c66e37601fa4ffad371b071dd8d">IS_TIM_CLEARINPUT_SOURCE</link>(SOURCE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___polarity_1ga02e0d10a2cf90016d1a8be1931c6c67e">TIM_CLEARINPUTPOLARITY_INVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga42652ff688f0042659f8304ae08abfa6">TIM_ETRPOLARITY_INVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___polarity_1ga53e02f7692e6996389b462219572f2a9">TIM_CLEARINPUTPOLARITY_NONINVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga7fa7c43245b25564414b2e191d5d8b14">TIM_ETRPOLARITY_NONINVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___polarity_1ga6c4eb3c20538e04fb529368dd4aa7678">IS_TIM_CLEARINPUT_POLARITY</link>(POLARITY)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___prescaler_1gaf88d719dd5535b6b58275549c4512ec7">TIM_CLEARINPUTPRESCALER_DIV1</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gabead5364c62645592e42545ba09ab88a">TIM_ETRPRESCALER_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___prescaler_1gae54b2f4ea04ef97f7c75755347edc8ba">TIM_CLEARINPUTPRESCALER_DIV2</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaf7fe49f67bdb6b33b9b41953fee75680">TIM_ETRPRESCALER_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___prescaler_1gae3c3dea810bb9d83b532737f01a3213d">TIM_CLEARINPUTPRESCALER_DIV4</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaa09da30c3cd28f1fe6b6f3f599a5212c">TIM_ETRPRESCALER_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___prescaler_1ga34bc6cb7ee8800cc48b1ee6c536859cc">TIM_CLEARINPUTPRESCALER_DIV8</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1ga834e38200874cced108379b17a24d0b7">TIM_ETRPRESCALER_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___prescaler_1ga225bf3db31b1e78c2ef826da1a2e0934">IS_TIM_CLEARINPUT_PRESCALER</link>(PRESCALER)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___filter_1gac46ddca5cf26c731771dc3bc3cb724e9">IS_TIM_CLEARINPUT_FILTER</link>(ICFILTER)   ((ICFILTER) &lt;= 0xF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga3b53e1a85d08f125df4371f86bdaf79b">TIM_SLAVEMODE_DISABLE</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga9f28e350c0560dc550f5c0d2f8b39ba7">TIM_SLAVEMODE_RESET</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga4501317fcd7649e5ff46db6fe69938e0">TIM_SLAVEMODE_GATED</link>   ((uint32_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga12f8f7b4a16b438f54cf811f0bb0a8a4">TIM_SLAVEMODE_TRIGGER</link>   ((uint32_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga90dcf32a66dcb250b18da2ff56471328">TIM_SLAVEMODE_EXTERNAL1</link>   ((uint32_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga7f0e666bc968c56df7f1f6c2465c89fb">IS_TIM_SLAVE_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1gab7cf2b7db3956d4fd1e5a5d84f4891e7">TIM_TS_ITR0</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1gad90fbca297153ca9c0112a67ea2c6cb3">TIM_TS_ITR1</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga8599ba58a5f911d648503c7ac55d4320">TIM_TS_ITR2</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga63183e611b91c5847040172c0069514d">TIM_TS_ITR3</link>   ((uint32_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga8c89554efc693e679c94b5a749af123c">TIM_TS_TI1F_ED</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga38d3514d54bcdb0ea8ac8bd91c5832b5">TIM_TS_TI1FP1</link>   ((uint32_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga0ed58a269bccd3f22d19cc9a2ba3123f">TIM_TS_TI2FP2</link>   ((uint32_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1gaece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</link>   ((uint32_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga257bee9dc9f2f71a73124dd8c2329480">TIM_TS_NONE</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga36e47cf625c695a368a68280e950dfbc">IS_TIM_TRIGGER_SELECTION</link>(SELECTION)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga1ce6c387021e2fdaf3fa3d7cd3eae962">IS_TIM_INTERNAL_TRIGGER_SELECTION</link>(SELECTION)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga61f2191bcef866428ae8dedce576e58a">IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION</link>(SELECTION)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1ga64337379c3762dca395b812c65656de4">TIM_TRIGGERPOLARITY_INVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga42652ff688f0042659f8304ae08abfa6">TIM_ETRPOLARITY_INVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1gad985881cdfddb63dfc52e6aaca776ff6">TIM_TRIGGERPOLARITY_NONINVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga7fa7c43245b25564414b2e191d5d8b14">TIM_ETRPOLARITY_NONINVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1ga64b521aa367d745ec00a763449634ace">TIM_TRIGGERPOLARITY_RISING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga4f4cede88a4ad4b33e81f2567e9bb08f">TIM_INPUTCHANNELPOLARITY_RISING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1ga77df5988527ca829743dd57d2f867972">TIM_TRIGGERPOLARITY_FALLING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga07441a8c0a52234e30f471c23803450c">TIM_INPUTCHANNELPOLARITY_FALLING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1gaa72eb9fd278575ff05aa3dd1c173dcc8">TIM_TRIGGERPOLARITY_BOTHEDGE</link>   <link linkend="_group___t_i_m___input___channel___polarity_1gaab2598881d1f19158e77723c5d29d6ac">TIM_INPUTCHANNELPOLARITY_BOTHEDGE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1ga1ef30af856d490f62cf34943b604a8cf">IS_TIM_TRIGGERPOLARITY</link>(POLARITY)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___prescaler_1ga02ab6f24e367cd972a1e0c1df326a7a3">TIM_TRIGGERPRESCALER_DIV1</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gabead5364c62645592e42545ba09ab88a">TIM_ETRPRESCALER_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___prescaler_1ga1350c5659a17a66df69b444871907d83">TIM_TRIGGERPRESCALER_DIV2</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaf7fe49f67bdb6b33b9b41953fee75680">TIM_ETRPRESCALER_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___prescaler_1ga195dd56e15ea4733e19518fb431dfb8d">TIM_TRIGGERPRESCALER_DIV4</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaa09da30c3cd28f1fe6b6f3f599a5212c">TIM_ETRPRESCALER_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___prescaler_1ga78edbcf4caf228de0daa4b7f698f578f">TIM_TRIGGERPRESCALER_DIV8</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1ga834e38200874cced108379b17a24d0b7">TIM_ETRPRESCALER_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___prescaler_1ga5756eafba610ec82cad88317c194cb81">IS_TIM_TRIGGERPRESCALER</link>(PRESCALER)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___filter_1gaa1f78b846d7c6c3d54dd35f2ecdabd2f">IS_TIM_TRIGGERFILTER</link>(ICFILTER)   ((ICFILTER) &lt;= 0xF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___t_i1___selection_1gace6563bccf7635461f660fbed6241488">TIM_TI1SELECTION_CH1</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___t_i1___selection_1ga40dfcb0e3f2fdf0f45cbba227106310a">TIM_TI1SELECTION_XORCOMBINATION</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___t_i1___selection_1ga49724448876e9af44f74959ec7a6cdf5">IS_TIM_TI1SELECTION</link>(TI1SELECTION)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga73bca5b14da2d5026fa3877d0db53740">TIM_DMABase_CR1</link>   (0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga50e894f0d2cecc1ff3a3578098c3246e">TIM_DMABase_CR2</link>   (0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga748e24ac0675caa55869d6ba506448df">TIM_DMABase_SMCR</link>   (0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaeddacbbc2adf9705feac250f077d8c93">TIM_DMABase_DIER</link>   (0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga5cda07a11a76bbb24a7d5bb680814d31">TIM_DMABase_SR</link>   (0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gab5e6f6c3fea100896d13ce317a6ccd8e">TIM_DMABase_EGR</link>   (0x00000005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaab384496cff3e54d8179fc0db727c7ee">TIM_DMABase_CCMR1</link>   (0x00000006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga4989f74592ab359f30bd7c4a4a457571">TIM_DMABase_CCMR2</link>   (0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga6935639db5738662520e8d0eb7116dd6">TIM_DMABase_CCER</link>   (0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gacab604257d144cf3a59b360cbc958ec9">TIM_DMABase_CNT</link>   (0x00000009)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gab8dd06970f235fe9f6997e0975237388">TIM_DMABase_PSC</link>   (0x0000000A)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaab8a66f70e59b5916b4bba344746d652">TIM_DMABase_ARR</link>   (0x0000000B)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga97f9edceee5c99b32aaa2c6daf849b7d">TIM_DMABase_RCR</link>   (0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga235a47fa47fd19594a111e6e48c0d5a2">TIM_DMABase_CCR1</link>   (0x0000000D)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga0e2150dcd3afe31ecb793aa471b3b972">TIM_DMABase_CCR2</link>   (0x0000000E)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga590c90085bd2b206b941dff2731fed74">TIM_DMABase_CCR3</link>   (0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga5e84a16e7d8ea369a3a55bb6fe1f2171">TIM_DMABase_CCR4</link>   (0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaaff22bbf3091c47783c1c68b648c8605">TIM_DMABase_BDTR</link>   (0x00000011)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga59e2206e4e03b9d55c9fb5a24e29b01c">TIM_DMABase_DCR</link>   (0x00000012)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gad6a75d19df73bae091a0e649fba7339c">TIM_DMABase_OR</link>   (0x00000013)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaf565551f2619b1368fed7ef1ba7414de">IS_TIM_DMA_BASE</link>(BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gab87f91f1c5583b9888cb6bb37fc639e2">TIM_DMABurstLength_1Transfer</link>   (0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga829504c3e8c90a9445f6a223bc3034f8">TIM_DMABurstLength_2Transfers</link>   (0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga3a99863a0925e0cc9a11b91aade66f11">TIM_DMABurstLength_3Transfers</link>   (0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga84bfeb309593a1ac580e233bf7514b36">TIM_DMABurstLength_4Transfers</link>   (0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga44f8aa51fbe8887a5f3c37a0e776902c">TIM_DMABurstLength_5Transfers</link>   (0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga8be40a21654eea72e9c1bf9922675b22">TIM_DMABurstLength_6Transfers</link>   (0x00000500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gaf2ae83bd73b0e92b73e5ebfc11f9bfad">TIM_DMABurstLength_7Transfers</link>   (0x00000600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga8a760d7114425596736b0ecdbe5fdea6">TIM_DMABurstLength_8Transfers</link>   (0x00000700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga98b208205c133557a9d67a0921559a66">TIM_DMABurstLength_9Transfers</link>   (0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga2fc09f2148cf6ebddc8e67116212259c">TIM_DMABurstLength_10Transfers</link>   (0x00000900)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga0ca63a3caeaf1e85bd54961891949de7">TIM_DMABurstLength_11Transfers</link>   (0x00000A00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga9160d52913bbd7ad1e663ff943d01852">TIM_DMABurstLength_12Transfers</link>   (0x00000B00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga11485e9eee8a6a7edc1df868755eab85">TIM_DMABurstLength_13Transfers</link>   (0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gab1a097ca7404e518839df99795443fb0">TIM_DMABurstLength_14Transfers</link>   (0x00000D00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gad13373f5fd246557a4fc487dc43c37ec">TIM_DMABurstLength_15Transfers</link>   (0x00000E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gafb644e6033f7b46c602b02754b69fde0">TIM_DMABurstLength_16Transfers</link>   (0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga5b2c97f650a3c1726965187d852b8cc5">TIM_DMABurstLength_17Transfers</link>   (0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gaed9f2afef174079f6eb6927abd995b9b">TIM_DMABurstLength_18Transfers</link>   (0x00001100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gafd09cf0887b01a15101ba7dd6e2b4ba7">IS_TIM_DMA_LENGTH</link>(LENGTH)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___filer___value_1ga19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</link>(ICFILTER)   ((ICFILTER) &lt;= 0xF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga15f38cee11f8b2b5a85cbf4552ba140d">TIM_DMA_ID_UPDATE</link>   ((uint16_t) 0x0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga7ca691eb5e29b0206d3390cc6e90079a">TIM_DMA_ID_CC1</link>   ((uint16_t) 0x1)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga9c52f32d4bd21dd2d232900219f0a111">TIM_DMA_ID_CC2</link>   ((uint16_t) 0x2)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga6e8145f305b54744bf2ef379a4315a40">TIM_DMA_ID_CC3</link>   ((uint16_t) 0x3)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga1860c00b370435ff40d9e65f14a61706">TIM_DMA_ID_CC4</link>   ((uint16_t) 0x4)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1gaa707c98bb11277665635ca7aef1e4193">TIM_DMA_ID_COMMUTATION</link>   ((uint16_t) 0x5)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga39900e5227e4d813a726a1df5d86671c">TIM_DMA_ID_TRIGGER</link>   ((uint16_t) 0x6)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___channel___c_c___state_1ga7b214df0d5c67138de7bc84e937909f0">TIM_CCx_ENABLE</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___channel___c_c___state_1ga5068d16e01778cd3bd09555013b2f4d3">TIM_CCx_DISABLE</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___channel___c_c___state_1ga69ecb0bf5dcd5ecf30af36d6fc00ea0d">TIM_CCxN_ENABLE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___channel___c_c___state_1ga241183326d83407f7cc7dbd292533240">TIM_CCxN_DISABLE</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gace20fd4e38231b9682fbc83a80ec19a3">__HAL_TIM_RESET_HANDLE_STATE</link>(__HANDLE__)   ((__HANDLE__)-&gt;State = <link linkend="_group___t_i_m_1ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc">HAL_TIM_STATE_RESET</link>)</para>

<para>Reset TIM handle state. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga1a90544705059e9f19f991651623b0c0">__HAL_TIM_ENABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1|=(<link linkend="_group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</link>))</para>

<para>Enable the TIM peripheral. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga04890dcef3ed061854721a3672585607">__HAL_TIM_MOE_ENABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;BDTR|=(<link linkend="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</link>))</para>

<para>Enable the TIM main Output. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga679b7f970f7ad7001de9d6f7b211d667">CCER_CCxE_MASK</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gadf1ac288d53d93679c086f9179dea88b">CCER_CCxNE_MASK</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</link> | <link linkend="_group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga6a5e653e0e06a04151b74eb1a5f96eb6">__HAL_TIM_DISABLE</link>(__HANDLE__)</para>

<para>Disable the TIM peripheral. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga69d63e147faeca8909e9679f684c0325">__HAL_TIM_MOE_DISABLE</link>(__HANDLE__)</para>

<para>Disable the TIM main Output. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga4d69943bc4716743c78e3194e259097e">__HAL_TIM_ENABLE_IT</link>(__HANDLE__,  __INTERRUPT__)   ((__HANDLE__)-&gt;Instance-&gt;DIER |= (__INTERRUPT__))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gabb91ccd46cd7204c87170a1ea5b38135">__HAL_TIM_ENABLE_DMA</link>(__HANDLE__,  __DMA__)   ((__HANDLE__)-&gt;Instance-&gt;DIER |= (__DMA__))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga31d67e905bc62e3142179dc4bbf8ba64">__HAL_TIM_DISABLE_IT</link>(__HANDLE__,  __INTERRUPT__)   ((__HANDLE__)-&gt;Instance-&gt;DIER &amp;= ~(__INTERRUPT__))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga1a6e8b19efd23fd0295802d904c4702f">__HAL_TIM_DISABLE_DMA</link>(__HANDLE__,  __DMA__)   ((__HANDLE__)-&gt;Instance-&gt;DIER &amp;= ~(__DMA__))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga96d98c66ad9d85f00c148de99888ef19">__HAL_TIM_GET_FLAG</link>(__HANDLE__,  __FLAG__)   (((__HANDLE__)-&gt;Instance-&gt;SR &amp;(__FLAG__)) == (__FLAG__))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga2fe74db6b8cb4badd04ed48e0f5ac7b4">__HAL_TIM_CLEAR_FLAG</link>(__HANDLE__,  __FLAG__)   ((__HANDLE__)-&gt;Instance-&gt;SR &amp;= ~(__FLAG__))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga5d7a45eb9aa876fe115fbdcfe07d07a7">__HAL_TIM_GET_ITSTATUS</link>(__HANDLE__,  __INTERRUPT__)   ((((__HANDLE__)-&gt;Instance-&gt;DIER &amp; (__INTERRUPT__)) == (__INTERRUPT__)) ? <link linkend="_group___exported__types_1gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</link> : <link linkend="_group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gaea68155ce77e591e0c2582def061d6f0">__HAL_TIM_CLEAR_IT</link>(__HANDLE__,  __INTERRUPT__)   ((__HANDLE__)-&gt;Instance-&gt;SR &amp;= ~(__INTERRUPT__))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gad8a9e037f1c12b9a37952e74054d7e79">__HAL_TIM_DIRECTION_STATUS</link>(__HANDLE__)   (((__HANDLE__)-&gt;Instance-&gt;CR1 &amp;(<link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link>)) == (<link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga64fdbe2a68fc8459071ee0dcb9096e34">__HAL_TIM_PRESCALER</link>   (__HANDLE__, __PRESC__)       ((__HANDLE__)-&gt;Instance-&gt;PSC |= (__PRESC__))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga16daed101c796beb70b2ed7afc13dd5f">__HAL_TIM_SetICPrescalerValue</link>(__HANDLE__,  __CHANNEL__,  __ICPSC__)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gacd53fb2c9e97b5c124b97145d0c09320">__HAL_TIM_ResetICPrescalerValue</link>(__HANDLE__,  __CHANNEL__)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gad26791543e5289c81b6e169c38582de9">__HAL_TIM_SetCompare</link>(__HANDLE__,  __CHANNEL__,  __COMPARE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *)(&amp;((__HANDLE__)-&gt;Instance-&gt;CCR1) + ((__CHANNEL__) &gt;&gt; 2)) = (__COMPARE__))</para>

<para>Sets the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga460481f0401b3ff3d723f73ebb86c7dd">__HAL_TIM_GetCompare</link>(__HANDLE__,  __CHANNEL__)     (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *)(&amp;((__HANDLE__)-&gt;Instance-&gt;CCR1) + ((__CHANNEL__) &gt;&gt; 2)))</para>

<para>Gets the TIM Capture Compare Register value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gacf163ad27212ed63b75588208a493679">__HAL_TIM_SetCounter</link>(__HANDLE__,  __COUNTER__)   ((__HANDLE__)-&gt;Instance-&gt;CNT = (__COUNTER__))</para>

<para>Sets the TIM Counter Register value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga6b4401a1d55628b4c5f3de1776b3b932">__HAL_TIM_GetCounter</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CNT)</para>

<para>Gets the TIM Counter Register value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gac8fc0ed9e0ac060bb27e09dd1603f345">__HAL_TIM_SetAutoreload</link>(__HANDLE__,  __AUTORELOAD__)</para>

<para>Sets the TIM Autoreload Register value on runtime without calling another time any Init function. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga32d5ec268d72c142fe090be951731518">__HAL_TIM_GetAutoreload</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;ARR)</para>

<para>Gets the TIM Autoreload Register value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gade878c10557a6d7ab9f675ed2c91070b">__HAL_TIM_SetClockDivision</link>(__HANDLE__,  __CKD__)</para>

<para>Sets the TIM Clock Division value on runtime without calling another time any Init function. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga96d576fead1a1d314c51504244522661">__HAL_TIM_GetClockDivision</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1 &amp; <link linkend="_group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</link>)</para>

<para>Gets the TIM Clock Division value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1gac842aeb230e34f4effb920b09801bab2">__HAL_TIM_SetICPrescaler</link>(__HANDLE__,  __CHANNEL__,  __ICPSC__)</para>

<para>Sets the TIM Input Capture prescaler on runtime without calling another time <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga34805dabaf748c6eb823275dad2f19f5">HAL_TIM_IC_ConfigChannel()</link> function. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_1ga4e49ad7c43343e71a4c6f0163295722a">__HAL_TIM_GetICPrescaler</link>(__HANDLE__,  __CHANNEL__)</para>

<para>Gets the TIM Input Capture prescaler on runtime. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Enumerations    </title>
        <itemizedlist>
            <listitem><para>enum <link linkend="_group___t_i_m_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> { 
<link linkend="_group___t_i_m_1ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc">HAL_TIM_STATE_RESET</link> = 0x00
, <link linkend="_group___t_i_m_1ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3">HAL_TIM_STATE_READY</link> = 0x01
, <link linkend="_group___t_i_m_1ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12">HAL_TIM_STATE_BUSY</link> = 0x02
, <link linkend="_group___t_i_m_1ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371">HAL_TIM_STATE_TIMEOUT</link> = 0x03
, 
<link linkend="_group___t_i_m_1ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea">HAL_TIM_STATE_ERROR</link> = 0x04
 }</para>

<para>HAL State structures definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>enum <link linkend="_group___t_i_m_1gaa3fa7bcbb4707f1151ccfc90a8cf9706">HAL_TIM_ActiveChannel</link> { 
<link linkend="_group___t_i_m_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad">HAL_TIM_ACTIVE_CHANNEL_1</link> = 0x01
, <link linkend="_group___t_i_m_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322">HAL_TIM_ACTIVE_CHANNEL_2</link> = 0x02
, <link linkend="_group___t_i_m_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601">HAL_TIM_ACTIVE_CHANNEL_3</link> = 0x04
, <link linkend="_group___t_i_m_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6">HAL_TIM_ACTIVE_CHANNEL_4</link> = 0x08
, 
<link linkend="_group___t_i_m_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d">HAL_TIM_ACTIVE_CHANNEL_CLEARED</link> = 0x00
 }</para>

<para>HAL Active channel structures definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga1b288eb68eb52c97b8d187cdd6e9088f">HAL_TIM_Base_Init</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gaaf97adbc39e48456a1c83c54895de83b">HAL_TIM_Base_DeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga818f4d5d1e2f417438d281b4ac9efb9c">HAL_TIM_Base_MspInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga13352a6c9cb3225511e5f29dbb894e84">HAL_TIM_Base_MspDeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gaf7e5ee80207a338050413e14f7bd24f9">HAL_TIM_Base_Start</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga78697261126cd2facc463b81e8c4b238">HAL_TIM_Base_Stop</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gae517d80e2ac713069767df8e8915971e">HAL_TIM_Base_Start_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga19443605c97f15b5ede7d8337534ece4">HAL_TIM_Base_Stop_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga8246aece4afe559642a6da298f7b157a">HAL_TIM_Base_Start_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t *pData, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga7673776de6e35f5cbe887e62e13e87b5">HAL_TIM_Base_Stop_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga7541c3db71ec7c0b4b54afa473bdb19a">HAL_TIM_OC_Init</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga79f0c3e3015a81c535a578edc2fee8ca">HAL_TIM_OC_DeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1gab7ea7555b79c4544ad90dc6d063d2f13">HAL_TIM_OC_MspInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga2f01705566708fcaceb32bcad01f7498">HAL_TIM_OC_MspDeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga5dbbafc75b341b79d29bc41f8ec15492">HAL_TIM_OC_Start</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga9cb1f62afb99aea0db8cc28b378b68ad">HAL_TIM_OC_Stop</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gad3116f3b344392f7b947ff1218ba9ed8">HAL_TIM_OC_Start_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gacc324ef35c0b207a8331c657d86fc1bd">HAL_TIM_OC_Stop_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga6f961349029a84317b7734abbfb9a02c">HAL_TIM_OC_Start_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga27f1f66d2d38ec428580a5feb3628c48">HAL_TIM_OC_Stop_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga25824b2eed564cc37a8983b99a83bdc7">HAL_TIM_PWM_Init</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga5bb7b197ace5bab9ef120163ff1520bd">HAL_TIM_PWM_DeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1gaf94d3d2003a4eebed73744ccd5c85974">HAL_TIM_PWM_MspInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga3abff1ab9a918c30db77c7890e6e2b07">HAL_TIM_PWM_MspDeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga11da9bda53a5d21c293bb01da91e592d">HAL_TIM_PWM_Start</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gae087011858379feeb770ecb4568829d3">HAL_TIM_PWM_Stop</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gaca1f5fbc35101d0fc7e8af31c9a0c26c">HAL_TIM_PWM_Start_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga0559af125dc5fb2bb183a6a4b86808b5">HAL_TIM_PWM_Stop_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gaa4b542b3c0ae347ea580c9e7c8e88b17">HAL_TIM_PWM_Start_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gad77367f9b8d8d17842a913f7d6ce274b">HAL_TIM_PWM_Stop_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga342aa1098891f55f59c7867afff589c1">HAL_TIM_IC_Init</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga2fc9af96c4ec45ba9057e182012f3586">HAL_TIM_IC_DeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga202723f23bc46b29b16145f9cceabbbb">HAL_TIM_IC_MspInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1gad1aa484ec0f0559908d9d8128614e7ad">HAL_TIM_IC_MspDeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gaab393018ca6f8fad04a815feb1796ce7">HAL_TIM_IC_Start</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga1b5edb103cb27dbd5380e9b24d12658f">HAL_TIM_IC_Stop</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gac0e3515f374ec6b9d30609cd683649d6">HAL_TIM_IC_Start_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gaf5664e207667c99ef50378813056e5f6">HAL_TIM_IC_Stop_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gac3b7deffff43a8bdc3e2eea42115efff">HAL_TIM_IC_Start_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga8e7dc17f058ef9c826774436d68f80b5">HAL_TIM_IC_Stop_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga476d67a220c23ebdc69fac7b09dbaa72">HAL_TIM_OnePulse_Init</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OnePulseMode)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gae60b468b11199522c6c83a943439c7b7">HAL_TIM_OnePulse_DeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga6579726753cb2b769a21d10bec75219f">HAL_TIM_OnePulse_MspInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga9b73c7135e8348613f30f3a4d84478e7">HAL_TIM_OnePulse_MspDeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga40e43e4f2484df59079e0316d6a6fd23">HAL_TIM_OnePulse_Start</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OutputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gac7744a2a063e8bf2909319d70fc764fd">HAL_TIM_OnePulse_Stop</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OutputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gafcde302725d20c6f992f26660d491bb9">HAL_TIM_OnePulse_Start_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OutputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga6bbce5414404228fde71dadd8d1cddc7">HAL_TIM_OnePulse_Stop_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OutputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga16beb79937c32f993bbc4fdc1e492c52">HAL_TIM_Encoder_Init</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___encoder___init_type_def">TIM_Encoder_InitTypeDef</link> *sConfig)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gaaf99281fd7635e20c08e48bfc9ea11e3">HAL_TIM_Encoder_DeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga1a8e1103bfcc56c2626ed5cf546391d1">HAL_TIM_Encoder_MspInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga77c8216735a5b1374ea948737eed8a18">HAL_TIM_Encoder_MspDeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga6450b21fa2bf6bf71a0f85c0a1519e21">HAL_TIM_Encoder_Start</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga2d603e9167803b080be1f2915e972bbf">HAL_TIM_Encoder_Stop</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga9a573a3203752709841acab8412f541e">HAL_TIM_Encoder_Start_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gac07923b4764255a1e0b82c975689542d">HAL_TIM_Encoder_Stop_IT</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga8b9798534ad0917d31d581afe720d8cf">HAL_TIM_Encoder_Start_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga12ea48505e269532feff5b64f605b56f">HAL_TIM_Encoder_Stop_DMA</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga2dc3ef34340412aa8a01d734d2ff8f88">HAL_TIM_IRQHandler</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga6e22dfc93b7569da087a115348c3182f">HAL_TIM_OC_ConfigChannel</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___o_c___init_type_def">TIM_OC_InitTypeDef</link> *sConfig, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gac14a4959f65f51a54e8ff511242e2131">HAL_TIM_PWM_ConfigChannel</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___o_c___init_type_def">TIM_OC_InitTypeDef</link> *sConfig, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga34805dabaf748c6eb823275dad2f19f5">HAL_TIM_IC_ConfigChannel</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___i_c___init_type_def">TIM_IC_InitTypeDef</link> *sConfig, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gaefb1913440053c45a4f9a50a8c05c6be">HAL_TIM_OnePulse_ConfigChannel</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___one_pulse___init_type_def">TIM_OnePulse_InitTypeDef</link> *sConfig, uint32_t OutputChannel, uint32_t InputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga0b960485369b4ebb1e5d41e5e9e49770">HAL_TIM_ConfigOCrefClear</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___clear_input_config_type_def">TIM_ClearInputConfigTypeDef</link> *sClearInputConfig, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga43403d13849f71285ea1da3f3cb1381f">HAL_TIM_ConfigClockSource</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___clock_config_type_def">TIM_ClockConfigTypeDef</link> *sClockSourceConfig)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga7dfab2adafd2f2e315a9531f1150c201">HAL_TIM_ConfigTI1Input</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t TI1_Selection)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga07f536c10b542bc9695f23b1e84b5fce">HAL_TIM_SlaveConfigSynchronization</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___slave_config_type_def">TIM_SlaveConfigTypeDef</link> *sSlaveConfig)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga8d1a48bb07dcf9030de10b9c6918087c">HAL_TIM_DMABurst_WriteStart</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga8f5649baaf219f2559bbe9e8e2c3658e">HAL_TIM_DMABurst_WriteStop</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t BurstRequestSrc)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga39c612c473747448615e2e3cb2668224">HAL_TIM_DMABurst_ReadStart</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga41cfa290ee87229cba1962e78e2a9d01">HAL_TIM_DMABurst_ReadStop</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t BurstRequestSrc)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gab4a60fe7cbb64a321bdce2ee1b9c8730">HAL_TIM_GenerateEvent</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t EventSource)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga6528480e73e4e51d5ce8aaca00d64d13">HAL_TIM_ReadCapturedValue</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga8a3b0ad512a6e6c6157440b68d395eac">HAL_TIM_PeriodElapsedCallback</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga1fc39499fe9db8b7fb88005e9f107a36">HAL_TIM_OC_DelayElapsedCallback</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga77a2401a35ddd9bd0b8fc28331b81381">HAL_TIM_IC_CaptureCallback</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga07e5fc4d223b16bec2fd6bed547cf91d">HAL_TIM_PWM_PulseFinishedCallback</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga189577c72b1963671b26820d8161d678">HAL_TIM_TriggerCallback</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga6f0868af383d592940700dbb52fac016">HAL_TIM_ErrorCallback</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gabf71ed10e30d23139f7b327878901c89">HAL_TIM_Base_GetState</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga9dbca6a4ca949a13fda097d9cc7959a0">HAL_TIM_OC_GetState</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga207c64afb37d15e35b5380d4805e6eaf">HAL_TIM_PWM_GetState</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga8f6d20b8e4f3255f1f0f3ced8ea684e8">HAL_TIM_IC_GetState</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1gab66fcfc1ee00512f50ef56f4397a0e9f">HAL_TIM_OnePulse_GetState</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga1925971e419b85db7fed57919ba765ef">HAL_TIM_Encoder_GetState</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga057e4b4da135186e8fb88327c5fd0684">TIM_Base_SetConfig</link> (<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *TIMx, <link linkend="_struct_t_i_m___base___init_type_def">TIM_Base_InitTypeDef</link> *Structure)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga83c847710a92f0558c862dd0dc889ff3">TIM_TI1_SetConfig</link> (<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga20370137a5c000fa4739d30669e67b8c">TIM_OC2_SetConfig</link> (<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *TIMx, <link linkend="_struct_t_i_m___o_c___init_type_def">TIM_OC_InitTypeDef</link> *OC_Config)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga211c36f76c4dabfadb62b416060b11be">HAL_TIM_DMADelayPulseCplt</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1gadf70f17bbf6cdfc07be28900ebc1b373">HAL_TIM_DMAError</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga8af2d1160ec4a4ca408acf172e80a0a4">HAL_TIM_DMACaptureCplt</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___h_a_l_1ga7fcc6d5ca311c37f5d0250687c899924">TIM_CCxChannelCmd</link> (<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *TIMx, uint32_t Channel, uint32_t ChannelState)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Header file of TIM HAL module. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team </para>
</formalpara>
<formalpara><title>Version</title>

<para>V1.1.0RC2 </para>
</formalpara>
<formalpara><title>Date</title>

<para>14-May-2014</para>
</formalpara>
<caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; COPYRIGHT(c) 2014 STMicroelectronics</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:<orderedlist>
<listitem>
<para>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</para>
</listitem><listitem>
<para>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</para>
</listitem><listitem>
<para>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</para>
</listitem></orderedlist>
</para>

<para>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </para>
<para>
Definition in file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
</section>
