Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jun 24 14:23:56 2024
| Host         : DESKTOP-V8TE6SP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.285        0.000                      0                  517        0.161        0.000                      0                  517        4.500        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.285        0.000                      0                  517        0.161        0.000                      0                  517        4.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.042ns (21.225%)  route 3.867ns (78.775%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.009    10.050    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.732    14.335    signal_generate_unit/counter_idle0_reg[29]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.042ns (21.225%)  route 3.867ns (78.775%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.009    10.050    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[30]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.732    14.335    signal_generate_unit/counter_idle0_reg[30]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.042ns (21.225%)  route 3.867ns (78.775%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.009    10.050    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.732    14.335    signal_generate_unit/counter_idle0_reg[31]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.042ns (21.966%)  route 3.702ns (78.034%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.843     9.884    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.732    14.349    signal_generate_unit/counter_idle0_reg[25]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.042ns (21.966%)  route 3.702ns (78.034%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.843     9.884    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/counter_idle0_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/counter_idle0_reg[26]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.732    14.349    signal_generate_unit/counter_idle0_reg[26]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.042ns (21.966%)  route 3.702ns (78.034%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.843     9.884    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/counter_idle0_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/counter_idle0_reg[27]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.732    14.349    signal_generate_unit/counter_idle0_reg[27]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.042ns (21.966%)  route 3.702ns (78.034%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.843     9.884    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/counter_idle0_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/counter_idle0_reg[28]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.732    14.349    signal_generate_unit/counter_idle0_reg[28]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.042ns (21.987%)  route 3.697ns (78.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.838     9.879    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.503    14.844    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[21]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.732    14.373    signal_generate_unit/counter_idle0_reg[21]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.042ns (21.987%)  route 3.697ns (78.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.838     9.879    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.503    14.844    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[22]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.732    14.373    signal_generate_unit/counter_idle0_reg[22]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.042ns (21.987%)  route 3.697ns (78.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.818     6.477    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.601 f  signal_generate_unit/counter_idle0[31]_i_7/O
                         net (fo=2, routed)           0.441     7.042    signal_generate_unit/counter_idle0[31]_i_7_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.166 f  signal_generate_unit/counter_idle0[31]_i_4/O
                         net (fo=1, routed)           0.789     7.955    signal_generate_unit/counter_idle0[31]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.810     8.889    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.152     9.041 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.838     9.879    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.503    14.844    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  signal_generate_unit/counter_idle0_reg[23]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.732    14.373    signal_generate_unit/counter_idle0_reg[23]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  4.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.587     1.470    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  rate_generator_unit/output_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     1.721    Inst_UART_TX_CTRL/Q[4]
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.075     1.560    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.587     1.470    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  rate_generator_unit/output_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  rate_generator_unit/output_reg_reg[5]/Q
                         net (fo=1, routed)           0.110     1.721    Inst_UART_TX_CTRL/Q[5]
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.071     1.556    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 signal_generate_unit/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.560     1.443    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X53Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  signal_generate_unit/in2_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     1.706    signal_generate_unit/in2_reg[1]
    SLICE_X52Y17         LUT4 (Prop_lut4_I2_O)        0.048     1.754 r  signal_generate_unit/in2_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.754    signal_generate_unit/in2_reg[3]_i_2_n_0
    SLICE_X52Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X52Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X52Y17         FDCE (Hold_fdce_C_D)         0.131     1.587    signal_generate_unit/in2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 signal_generate_unit/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.560     1.443    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X53Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  signal_generate_unit/in2_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     1.706    signal_generate_unit/in2_reg[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.751 r  signal_generate_unit/in2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    signal_generate_unit/in2_reg[2]_i_1_n_0
    SLICE_X52Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X52Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X52Y17         FDCE (Hold_fdce_C_D)         0.120     1.576    signal_generate_unit/in2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.047%)  route 0.172ns (54.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.586     1.469    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y19         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  signal_generate_unit/counter_out_reg_reg[4]/Q
                         net (fo=4, routed)           0.172     1.782    rate_generator_unit/output_reg_reg[7]_0[4]
    SLICE_X65Y19         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.856     1.983    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.070     1.575    rate_generator_unit/output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.181%)  route 0.157ns (45.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_UART_TX_CTRL/bitIndex_reg[0]/Q
                         net (fo=5, routed)           0.157     1.770    Inst_UART_TX_CTRL/bitIndex_reg[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.815    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X64Y18         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDSE (Hold_fdse_C_D)         0.120     1.605    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.796%)  route 0.154ns (52.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.587     1.470    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  rate_generator_unit/output_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  rate_generator_unit/output_reg_reg[3]/Q
                         net (fo=1, routed)           0.154     1.765    Inst_UART_TX_CTRL/Q[3]
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.047     1.553    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.175%)  route 0.158ns (52.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.587     1.470    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  rate_generator_unit/output_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  rate_generator_unit/output_reg_reg[0]/Q
                         net (fo=1, routed)           0.158     1.769    Inst_UART_TX_CTRL/Q[0]
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.046     1.552    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 signal_generate_unit/in2_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.248%)  route 0.116ns (35.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.560     1.443    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X52Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  signal_generate_unit/in2_reg_reg[2]/Q
                         net (fo=12, routed)          0.116     1.723    signal_generate_unit/in2_reg[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  signal_generate_unit/in2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.768    signal_generate_unit/in2_reg[1]_i_1_n_0
    SLICE_X53Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X53Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X53Y17         FDCE (Hold_fdce_C_D)         0.091     1.547    signal_generate_unit/in2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  rate_generator_unit/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rate_generator_unit/output_reg_reg[6]/Q
                         net (fo=1, routed)           0.172     1.785    Inst_UART_TX_CTRL/Q[6]
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.076     1.561    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.696ns  (logic 4.301ns (44.361%)  route 5.395ns (55.639%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.562     5.083    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          2.088     7.689    signal_generate_unit/sel[0]
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  signal_generate_unit/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.224     9.038    signal_generate_unit/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.162 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.082    11.244    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.779 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.779    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 4.277ns (44.430%)  route 5.349ns (55.570%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.562     5.083    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          2.087     7.688    signal_generate_unit/sel[0]
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.812 r  signal_generate_unit/sseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.150     8.963    signal_generate_unit/sseg_OBUF[0]_inst_i_2_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.124     9.087 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.112    11.198    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.709 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.709    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.465ns  (logic 4.036ns (42.640%)  route 5.429ns (57.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.627     5.148    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.518     5.666 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.429    11.095    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.613 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.613    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in2_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 4.426ns (47.501%)  route 4.891ns (52.499%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.562     5.083    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X52Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  signal_generate_unit/in2_reg_reg[2]/Q
                         net (fo=12, routed)          0.925     6.527    signal_generate_unit/in2_reg[2]
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  signal_generate_unit/sseg_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.708     7.359    signal_generate_unit/sseg_OBUF[5]_inst_i_11_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.483 r  signal_generate_unit/sseg_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           1.173     8.656    signal_generate_unit/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.084    10.865    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.400 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.400    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 4.286ns (46.436%)  route 4.944ns (53.564%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.562     5.083    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          1.900     7.501    signal_generate_unit/sel[0]
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.625 r  signal_generate_unit/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.982     8.608    signal_generate_unit/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X55Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.732 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.061    10.793    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.313 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.313    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.112ns  (logic 4.295ns (47.139%)  route 4.816ns (52.861%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.562     5.083    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          1.906     7.507    signal_generate_unit/sel[0]
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.631 r  signal_generate_unit/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.945     8.576    signal_generate_unit/sseg_OBUF[1]_inst_i_2_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.700 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.966    10.666    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.195 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.195    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 4.568ns (50.619%)  route 4.457ns (49.381%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.560     5.081    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y18         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=13, routed)          0.852     6.389    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.152     6.541 r  signal_generate_unit/sseg_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.521     7.062    signal_generate_unit/sseg_OBUF[5]_inst_i_9_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I4_O)        0.332     7.394 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.003     8.397    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.081    10.602    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.106 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.106    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.297ns (48.207%)  route 4.617ns (51.793%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.562     5.083    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          1.715     7.316    signal_generate_unit/sel[0]
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.440 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.645     8.086    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.210 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.257    10.466    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.998 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.998    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 4.388ns (58.499%)  route 3.113ns (41.501%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.562     5.083    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          1.057     6.659    displayer_unit/sel[1]
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.152     6.811 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.056     8.867    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.585 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.585    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 4.373ns (59.016%)  route 3.037ns (40.984%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.562     5.083    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          0.914     6.515    displayer_unit/sel[0]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.150     6.665 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.123     8.788    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.493 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.493    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.484ns (68.254%)  route 0.690ns (31.746%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.560     1.443    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y19         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          0.142     1.749    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  signal_generate_unit/sseg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.049     1.843    signal_generate_unit/sseg_OBUF[1]_inst_i_5_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.500     2.387    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.617 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.617    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.443ns (64.875%)  route 0.781ns (35.125%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.561     1.444    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y18         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=13, routed)          0.170     1.756    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X56Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  signal_generate_unit/sseg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.852    signal_generate_unit/sseg_OBUF[0]_inst_i_4_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.897 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.456    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.668 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.668    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.460ns (64.700%)  route 0.796ns (35.300%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.560     1.443    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y19         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          0.206     1.813    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X54Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  signal_generate_unit/sseg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.056     1.914    signal_generate_unit/sseg_OBUF[5]_inst_i_4_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.959 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.493    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.699 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.699    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.409ns (61.392%)  route 0.886ns (38.608%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.562     1.445    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.342     1.951    displayer_unit/sel[1]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.996 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.540    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.741 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.741    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.433ns (61.275%)  route 0.906ns (38.725%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.562     1.445    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          0.384     1.993    displayer_unit/sel[0]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.038 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.560    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.784 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.784    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.512ns (64.522%)  route 0.831ns (35.478%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.560     1.443    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y19         FDCE                                         r  signal_generate_unit/in1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.148     1.591 r  signal_generate_unit/in1_reg_reg[2]/Q
                         net (fo=13, routed)          0.243     1.834    signal_generate_unit/in1_reg_reg_n_0_[2]
    SLICE_X55Y18         LUT6 (Prop_lut6_I1_O)        0.098     1.932 r  signal_generate_unit/sseg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.052     1.984    signal_generate_unit/sseg_OBUF[4]_inst_i_5_n_0
    SLICE_X55Y18         LUT4 (Prop_lut4_I3_O)        0.045     2.029 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.565    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.786 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.786    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.490ns (63.555%)  route 0.855ns (36.445%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.561     1.444    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y18         FDCE                                         r  signal_generate_unit/in3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  signal_generate_unit/in3_reg_reg[2]/Q
                         net (fo=11, routed)          0.206     1.814    signal_generate_unit/in3_reg[2]
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  signal_generate_unit/sseg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.110     1.969    signal_generate_unit/sseg_OBUF[3]_inst_i_5_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.014 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.538     2.553    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.789 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.789    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.476ns (61.938%)  route 0.907ns (38.062%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.562     1.445    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.342     1.951    displayer_unit/sel[1]
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.046     1.997 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.565     2.562    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.828 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.828    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.463ns (61.264%)  route 0.925ns (38.736%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.560     1.443    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  signal_generate_unit/in3_reg_reg[1]/Q
                         net (fo=11, routed)          0.167     1.751    signal_generate_unit/in3_reg[1]
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  signal_generate_unit/sseg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.137     1.934    signal_generate_unit/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.979 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.621     2.599    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.832 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.832    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.485ns (61.881%)  route 0.915ns (38.119%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.562     1.445    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          0.384     1.993    displayer_unit/sel[0]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.043     2.036 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.567    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.846 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.846    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.732ns  (logic 1.577ns (20.393%)  route 6.155ns (79.607%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.738     6.191    rate_generator_unit/reset_IBUF
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.417     7.732    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X62Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.515     4.856    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.732ns  (logic 1.577ns (20.393%)  route 6.155ns (79.607%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.738     6.191    rate_generator_unit/reset_IBUF
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.417     7.732    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X62Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.515     4.856    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/idle0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.825ns (23.807%)  route 5.840ns (76.193%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          4.879     6.332    signal_generate_unit/reset_IBUF
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.456 r  signal_generate_unit/idle0_i_6/O
                         net (fo=1, routed)           0.296     6.752    signal_generate_unit/idle0_i_6_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.876 r  signal_generate_unit/idle0_i_2/O
                         net (fo=1, routed)           0.665     7.541    signal_generate_unit/idle0_i_2_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.124     7.665 r  signal_generate_unit/idle0_i_1/O
                         net (fo=1, routed)           0.000     7.665    signal_generate_unit/idle0_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  signal_generate_unit/idle0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.506     4.847    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  signal_generate_unit/idle0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.577ns (20.684%)  route 6.047ns (79.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.738     6.191    rate_generator_unit/reset_IBUF
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.308     7.623    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X61Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.514     4.855    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.577ns (20.684%)  route 6.047ns (79.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.738     6.191    rate_generator_unit/reset_IBUF
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.308     7.623    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.514     4.855    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.577ns (20.684%)  route 6.047ns (79.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.738     6.191    rate_generator_unit/reset_IBUF
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.308     7.623    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.514     4.855    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.577ns (20.684%)  route 6.047ns (79.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.738     6.191    rate_generator_unit/reset_IBUF
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.308     7.623    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.514     4.855    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.577ns (20.684%)  route 6.047ns (79.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.738     6.191    rate_generator_unit/reset_IBUF
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.308     7.623    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.514     4.855    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.577ns (20.684%)  route 6.047ns (79.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.738     6.191    rate_generator_unit/reset_IBUF
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.308     7.623    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.514     4.855    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  rate_generator_unit/counter_data_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.408ns  (logic 1.577ns (21.287%)  route 5.831ns (78.713%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.738     6.191    rate_generator_unit/reset_IBUF
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.092     7.408    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X60Y13         FDRE                                         r  rate_generator_unit/counter_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.513     4.854    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  rate_generator_unit/counter_data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.218ns (18.370%)  route 0.970ns (81.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.970     1.188    signal_generate_unit/JA_IBUF[0]
    SLICE_X64Y22         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     1.980    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/in2_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.221ns (15.595%)  route 1.196ns (84.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.196     1.417    signal_generate_unit/reset_IBUF
    SLICE_X52Y17         FDCE                                         f  signal_generate_unit/in2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X52Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/in2_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.221ns (15.595%)  route 1.196ns (84.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.196     1.417    signal_generate_unit/reset_IBUF
    SLICE_X53Y17         FDCE                                         f  signal_generate_unit/in2_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X53Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/in2_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.221ns (15.595%)  route 1.196ns (84.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.196     1.417    signal_generate_unit/reset_IBUF
    SLICE_X52Y17         FDCE                                         f  signal_generate_unit/in2_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X52Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/in2_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.221ns (15.595%)  route 1.196ns (84.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.196     1.417    signal_generate_unit/reset_IBUF
    SLICE_X52Y17         FDCE                                         f  signal_generate_unit/in2_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X52Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/in3_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.221ns (14.701%)  route 1.282ns (85.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.282     1.503    signal_generate_unit/reset_IBUF
    SLICE_X55Y17         FDCE                                         f  signal_generate_unit/in3_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/in3_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.221ns (14.701%)  route 1.282ns (85.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.282     1.503    signal_generate_unit/reset_IBUF
    SLICE_X55Y17         FDCE                                         f  signal_generate_unit/in3_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  signal_generate_unit/in3_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.221ns (14.519%)  route 1.301ns (85.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.301     1.522    displayer_unit/reset_IBUF
    SLICE_X56Y17         FDCE                                         f  displayer_unit/q_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.221ns (14.519%)  route 1.301ns (85.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.301     1.522    displayer_unit/reset_IBUF
    SLICE_X56Y17         FDCE                                         f  displayer_unit/q_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    displayer_unit/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  displayer_unit/q_reg_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/in3_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.221ns (14.519%)  route 1.301ns (85.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.301     1.522    signal_generate_unit/reset_IBUF
    SLICE_X57Y17         FDCE                                         f  signal_generate_unit/in3_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.956    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  signal_generate_unit/in3_reg_reg[0]/C





