<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Navya's Portfolio</title>
  <link rel="stylesheet" href="style.css" />
</head>
<body>
  <header>
    <h1>Navya</h1>
    <p>VLSI & Embedded Systems Enthusiast | GATE Aspirant</p>
  </header>

  <section>
    <h2>About Me</h2>
    <p>Passionate about semiconductors and GATE preparation. I enjoy building RTL designs and verifying them using industry-standard tools.</p>
  </section>

  <section>
    <h2>VLSI Projects</h2>
    <ul>
      <li> Dual Bus Interconnect Protocol (APB ,AXI ) Design in Verilog</li>
      <li>APB Interconnect at IIT Guwahati</li>
      <li>Virtual Intership at SURETrust - Vending Machine Controller using APB Interface</li>

    </ul>
  </section>

  <section>
    <h2>Contact</h2>
    <p>Email: chilukanavya1448@gmail.com</p>
    <p>GitHub: <a href="https://github.com/navyachiluka">github.com/navyachiluka</a></p>
  </section>

  <footer>
    <p>&copy; 2025 Navya</p>
  </footer>
</body>
</html>
