Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto a0d97b5d364745a6aa34575ef108746b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 870 differs from formal bit length 32 for port B [E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/main_CPU.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/main_CPU.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/.Xilinx/Single_CPU/Single_CPU.srcs/sources_1/new/ImmediateExtend.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.PCAddImmediate
Compiling module xil_defaultlib.InstructionsMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.Mux_5
Compiling module xil_defaultlib.Mux_32_ALUSrcA
Compiling module xil_defaultlib.Mux_32_ALUSrcB
Compiling module xil_defaultlib.Mux_32_ALUM2Reg
Compiling module xil_defaultlib.Mux_32_PCSrc
Compiling module xil_defaultlib.ImmediateExtend
Compiling module xil_defaultlib.main_CPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
