
*** Running vivado
    with args -log design_1_any_reg_space_v1_0_S_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_any_reg_space_v1_0_S_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_any_reg_space_v1_0_S_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/vivado_project/ip_repo/accelerator_Blit1to2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/vivado_project/ip_repo/key_driver_pb_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/vivado_project/ip_repo/key_driver_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/vivado_2019/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_any_reg_space_v1_0_S_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_any_reg_space_v1_0_S_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 821.715 ; gain = 179.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_any_reg_space_v1_0_S_0_0' [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_any_reg_space_v1_0_S_0_0/synth/design_1_any_reg_space_v1_0_S_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'any_reg_space_v1_0_S00_AXI' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/new/any_reg_space_v1_0_S00_AXI.v:11]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEVIDER_COUNTER bound to: 10 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/new/any_reg_space_v1_0_S00_AXI.v:544]
INFO: [Synth 8-6155] done synthesizing module 'any_reg_space_v1_0_S00_AXI' (1#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/new/any_reg_space_v1_0_S00_AXI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_any_reg_space_v1_0_S_0_0' (2#1) [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_any_reg_space_v1_0_S_0_0/synth/design_1_any_reg_space_v1_0_S_0_0.v:58]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 890.535 ; gain = 247.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 890.535 ; gain = 247.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 890.535 ; gain = 247.883
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1003.648 ; gain = 2.039
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.648 ; gain = 360.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.648 ; gain = 360.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.648 ; gain = 360.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.648 ; gain = 360.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	  16 Input     32 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module any_reg_space_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	  16 Input     32 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design any_reg_space_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[0]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[1]' (FDSE) to 'inst/slv_reg1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[2]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/slv_reg1_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[4]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[5]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[6]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[7]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[8]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[9]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[10]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[11]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[12]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[13]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[14]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[15]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[16]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[17]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[18]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[19]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[20]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[21]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[22]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[23]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[24]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[25]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[26]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[27]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[28]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[29]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg1_reg[30]' (FDRE) to 'inst/slv_reg1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_reg1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1003.648 ; gain = 360.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.648 ; gain = 360.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.648 ; gain = 360.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.648 ; gain = 360.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.340 ; gain = 365.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.340 ; gain = 365.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.340 ; gain = 365.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.340 ; gain = 365.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.340 ; gain = 365.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.340 ; gain = 365.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |     3|
|3     |LUT2   |     1|
|4     |LUT3   |    65|
|5     |LUT4   |     5|
|6     |LUT5   |    33|
|7     |LUT6   |   158|
|8     |MUXF7  |    64|
|9     |MUXF8  |    32|
|10    |FDRE   |   577|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------------+------+
|      |Instance |Module                     |Cells |
+------+---------+---------------------------+------+
|1     |top      |                           |   961|
|2     |  inst   |any_reg_space_v1_0_S00_AXI |   961|
+------+---------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.340 ; gain = 365.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1008.340 ; gain = 252.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.340 ; gain = 365.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1029.418 ; gain = 650.188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/design_1_any_reg_space_v1_0_S_0_0_synth_1/design_1_any_reg_space_v1_0_S_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/design_1_any_reg_space_v1_0_S_0_0_synth_1/design_1_any_reg_space_v1_0_S_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_any_reg_space_v1_0_S_0_0_utilization_synth.rpt -pb design_1_any_reg_space_v1_0_S_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 15:19:13 2026...
