"filename", "language", "Verilog", "JSON", "comment", "blank", "total"
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\ALU.v", "Verilog", 349, 0, 1, 1, 351
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Arch_RegFile.v", "Verilog", 4259, 0, 0, 1, 4260
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BPU.v", "Verilog", 56061, 0, 1, 1, 56063
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BRU.v", "Verilog", 310, 0, 1, 1, 312
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.anno.json", "JSON", 0, 17589, 0, 0, 17589
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.v", "Verilog", 2572, 0, 0, 1, 2573
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Branch_Presolve.v", "Verilog", 61, 0, 0, 1, 62
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Busy_Table.v", "Verilog", 565, 0, 1, 1, 567
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR.v", "Verilog", 239, 0, 1, 1, 241
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR_BF.v", "Verilog", 197, 0, 1, 1, 199
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\DIV.v", "Verilog", 255, 0, 1, 1, 257
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Decoder.v", "Verilog", 1740, 0, 1, 1, 1742
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Dispatch.v", "Verilog", 635, 0, 1, 1, 637
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Divider.v", "Verilog", 173, 0, 1, 1, 175
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Execute.v", "Verilog", 1255, 0, 0, 1, 1256
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Queue.v", "Verilog", 78, 0, 0, 1, 79
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Res.v", "Verilog", 30, 0, 0, 1, 31
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.anno.json", "JSON", 0, 32, 0, 0, 32
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.v", "Verilog", 352, 0, 0, 1, 353
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Full_Adder.v", "Verilog", 10, 0, 0, 1, 11
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF1_IF2.v", "Verilog", 120, 0, 1, 1, 122
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF2_IF3.v", "Verilog", 121, 0, 1, 1, 123
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Interrupt_Mask.v", "Verilog", 79, 0, 1, 1, 81
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\LSU.v", "Verilog", 300, 0, 1, 1, 302
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Ladder.anno.json", "JSON", 0, 17570, 0, 0, 17570
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Ladder.v", "Verilog", 167, 0, 0, 1, 168
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\MUL.v", "Verilog", 268, 0, 1, 1, 270
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Multiplier.v", "Verilog", 238, 0, 1, 1, 240
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\PC_Gen.v", "Verilog", 85, 0, 1, 1, 87
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Partial_Products_Gen.v", "Verilog", 958, 0, 0, 1, 959
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Queue.v", "Verilog", 251, 0, 1, 1, 253
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\RegFile.v", "Verilog", 3149, 0, 1, 1, 3151
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename.v", "Verilog", 1017, 0, 1, 1, 1019
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename_Table.v", "Verilog", 1676, 0, 1, 1, 1678
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reorder_Buffer.v", "Verilog", 25665, 0, 1, 1, 25667
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station.v", "Verilog", 21036, 0, 1, 1, 21038
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station_Slot.v", "Verilog", 564, 0, 1, 1, 566
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree.v", "Verilog", 6091, 0, 0, 1, 6092
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree_Cell.v", "Verilog", 334, 0, 0, 1, 335
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\front_end_control.v", "Verilog", 25, 0, 0, 1, 26
"Total", "-", 131285, 35191, 24, 37, 166537