`timescale 1ns / 1ps

// =======================================================
// Basys3 7-segment display driver
// Displays 16-bit value across 4 digits
// =======================================================

module sevenseg_basys3 (

    input clk,
    input rst,
    input [15:0] value,

    output reg [6:0] seg,
    output reg [3:0] an
);

    // Counter for multiplexing digits
    reg [19:0] refresh_counter;

    always @(posedge clk or posedge rst)

        if (rst)
            refresh_counter <= 0;

        else
            refresh_counter <= refresh_counter + 1;

    // Which digit is active
    wire [1:0] active_digit_sel = refresh_counter[19:18];

    reg [3:0] selected_hex_digit;

    always @(*) begin

        case (active_digit_sel)

            2'b00: begin an = 4'b1110; selected_hex_digit = value[3:0]; end
            2'b01: begin an = 4'b1101; selected_hex_digit = value[7:4]; end
            2'b10: begin an = 4'b1011; selected_hex_digit = value[11:8]; end
            2'b11: begin an = 4'b0111; selected_hex_digit = value[15:12]; end

            default: begin an = 4'b1111; selected_hex_digit = 4'b0000; end

        endcase

    end

    // Hex decoder
    always @(*) begin

        case (selected_hex_digit)

            4'h0: seg = 7'b1000000;
            4'h1: seg = 7'b1111001;
            4'h2: seg = 7'b0100100;
            4'h3: seg = 7'b0110000;
            4'h4: seg = 7'b0011001;
            4'h5: seg = 7'b0010010;
            4'h6: seg = 7'b0000010;
            4'h7: seg = 7'b1111000;
            4'h8: seg = 7'b0000000;
            4'h9: seg = 7'b0010000;

            4'hA: seg = 7'b0001000;
            4'hB: seg = 7'b0000011;
            4'hC: seg = 7'b1000110;
            4'hD: seg = 7'b0100001;
            4'hE: seg = 7'b0000110;
            4'hF: seg = 7'b0001110;

            default: seg = 7'b1111111;

        endcase

    end

endmodule