[INF:CM0023] Creating log file ../../build/regression/DefaultNetType/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<360> s<359> l<1:1> el<1:0>
n<> u<2> t<NetType_Wire> p<3> l<1:18> el<1:22>
n<> u<3> t<Default_nettype_directive> p<4> c<2> l<1:1> el<1:22>
n<> u<4> t<Top_directives> p<5> c<3> l<1:1> el<1:22>
n<> u<5> t<Description> p<359> c<4> s<37> l<1:1> el<1:22>
n<> u<6> t<Module_keyword> p<8> s<7> l<3:1> el<3:7>
n<ok> u<7> t<StringConst> p<8> l<3:8> el<3:10>
n<> u<8> t<Module_ansi_header> p<36> c<6> s<20> l<3:1> el<3:11>
n<> u<9> t<IntVec_TypeReg> p<10> l<4:1> el<4:4>
n<> u<10> t<Data_type> p<14> c<9> s<13> l<4:1> el<4:4>
n<a> u<11> t<StringConst> p<12> l<4:5> el<4:6>
n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<4:5> el<4:6>
n<> u<13> t<List_of_variable_decl_assignments> p<14> c<12> l<4:5> el<4:6>
n<> u<14> t<Variable_declaration> p<15> c<10> l<4:1> el<4:7>
n<> u<15> t<Data_declaration> p<16> c<14> l<4:1> el<4:7>
n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<4:1> el<4:7>
n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<4:1> el<4:7>
n<> u<18> t<Module_common_item> p<19> c<17> l<4:1> el<4:7>
n<> u<19> t<Module_or_generate_item> p<20> c<18> l<4:1> el<4:7>
n<> u<20> t<Non_port_module_item> p<36> c<19> s<35> l<4:1> el<4:7>
n<b> u<21> t<StringConst> p<22> l<5:8> el<5:9>
n<> u<22> t<Ps_or_hierarchical_identifier> p<25> c<21> s<24> l<5:8> el<5:9>
n<> u<23> t<Constant_bit_select> p<24> l<5:9> el<5:9>
n<> u<24> t<Constant_select> p<25> c<23> l<5:9> el<5:9>
n<> u<25> t<Net_lvalue> p<30> c<22> s<29> l<5:8> el<5:9>
n<a> u<26> t<StringConst> p<27> l<5:10> el<5:11>
n<> u<27> t<Primary_literal> p<28> c<26> l<5:10> el<5:11>
n<> u<28> t<Primary> p<29> c<27> l<5:10> el<5:11>
n<> u<29> t<Expression> p<30> c<28> l<5:10> el<5:11>
n<> u<30> t<Net_assignment> p<31> c<25> l<5:8> el<5:11>
n<> u<31> t<List_of_net_assignments> p<32> c<30> l<5:8> el<5:11>
n<> u<32> t<Continuous_assign> p<33> c<31> l<5:1> el<5:12>
n<> u<33> t<Module_common_item> p<34> c<32> l<5:1> el<5:12>
n<> u<34> t<Module_or_generate_item> p<35> c<33> l<5:1> el<5:12>
n<> u<35> t<Non_port_module_item> p<36> c<34> l<5:1> el<5:12>
n<> u<36> t<Module_declaration> p<37> c<8> l<3:1> el<7:10>
n<> u<37> t<Description> p<359> c<36> s<41> l<3:1> el<7:10>
n<none> u<38> t<StringConst> p<39> l<9:18> el<9:22>
n<> u<39> t<Default_nettype_directive> p<40> c<38> l<9:1> el<9:22>
n<> u<40> t<Top_directives> p<41> c<39> l<9:1> el<9:22>
n<> u<41> t<Description> p<359> c<40> s<53> l<9:1> el<9:22>
n<> u<42> t<Module_keyword> p<51> s<43> l<11:1> el<11:7>
n<M1> u<43> t<StringConst> p<51> s<50> l<11:8> el<11:10>
n<> u<44> t<PortDir_Inp> p<47> s<46> l<11:11> el<11:16>
n<> u<45> t<Data_type_or_implicit> p<46> l<11:17> el<11:17>
n<> u<46> t<Net_port_type> p<47> c<45> l<11:17> el<11:17>
n<> u<47> t<Net_port_header> p<49> c<44> s<48> l<11:11> el<11:16>
n<b> u<48> t<StringConst> p<49> l<11:17> el<11:18>
n<> u<49> t<Ansi_port_declaration> p<50> c<47> l<11:11> el<11:18>
n<> u<50> t<List_of_port_declarations> p<51> c<49> l<11:10> el<11:19>
n<> u<51> t<Module_ansi_header> p<52> c<42> l<11:1> el<11:20>
n<> u<52> t<Module_declaration> p<53> c<51> l<11:1> el<12:10>
n<> u<53> t<Description> p<359> c<52> s<135> l<11:1> el<12:10>
n<> u<54> t<Module_keyword> p<56> s<55> l<14:1> el<14:7>
n<bad1> u<55> t<StringConst> p<56> l<14:8> el<14:12>
n<> u<56> t<Module_ansi_header> p<134> c<54> s<68> l<14:1> el<14:13>
n<> u<57> t<IntVec_TypeReg> p<58> l<15:1> el<15:4>
n<> u<58> t<Data_type> p<62> c<57> s<61> l<15:1> el<15:4>
n<a> u<59> t<StringConst> p<60> l<15:5> el<15:6>
n<> u<60> t<Variable_decl_assignment> p<61> c<59> l<15:5> el<15:6>
n<> u<61> t<List_of_variable_decl_assignments> p<62> c<60> l<15:5> el<15:6>
n<> u<62> t<Variable_declaration> p<63> c<58> l<15:1> el<15:7>
n<> u<63> t<Data_declaration> p<64> c<62> l<15:1> el<15:7>
n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<15:1> el<15:7>
n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<15:1> el<15:7>
n<> u<66> t<Module_common_item> p<67> c<65> l<15:1> el<15:7>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<15:1> el<15:7>
n<> u<68> t<Non_port_module_item> p<134> c<67> s<83> l<15:1> el<15:7>
n<b> u<69> t<StringConst> p<70> l<16:8> el<16:9>
n<> u<70> t<Ps_or_hierarchical_identifier> p<73> c<69> s<72> l<16:8> el<16:9>
n<> u<71> t<Constant_bit_select> p<72> l<16:9> el<16:9>
n<> u<72> t<Constant_select> p<73> c<71> l<16:9> el<16:9>
n<> u<73> t<Net_lvalue> p<78> c<70> s<77> l<16:8> el<16:9>
n<a> u<74> t<StringConst> p<75> l<16:10> el<16:11>
n<> u<75> t<Primary_literal> p<76> c<74> l<16:10> el<16:11>
n<> u<76> t<Primary> p<77> c<75> l<16:10> el<16:11>
n<> u<77> t<Expression> p<78> c<76> l<16:10> el<16:11>
n<> u<78> t<Net_assignment> p<79> c<73> l<16:8> el<16:11>
n<> u<79> t<List_of_net_assignments> p<80> c<78> l<16:8> el<16:11>
n<> u<80> t<Continuous_assign> p<81> c<79> l<16:1> el<16:12>
n<> u<81> t<Module_common_item> p<82> c<80> l<16:1> el<16:12>
n<> u<82> t<Module_or_generate_item> p<83> c<81> l<16:1> el<16:12>
n<> u<83> t<Non_port_module_item> p<134> c<82> s<133> l<16:1> el<16:12>
n<1> u<84> t<IntConst> p<85> l<18:11> el<18:12>
n<> u<85> t<Primary_literal> p<86> c<84> l<18:11> el<18:12>
n<> u<86> t<Constant_primary> p<87> c<85> l<18:11> el<18:12>
n<> u<87> t<Constant_expression> p<92> c<86> s<91> l<18:11> el<18:12>
n<0> u<88> t<IntConst> p<89> l<18:13> el<18:14>
n<> u<89> t<Primary_literal> p<90> c<88> l<18:13> el<18:14>
n<> u<90> t<Constant_primary> p<91> c<89> l<18:13> el<18:14>
n<> u<91> t<Constant_expression> p<92> c<90> l<18:13> el<18:14>
n<> u<92> t<Constant_range> p<93> c<87> l<18:11> el<18:14>
n<> u<93> t<Packed_dimension> p<94> c<92> l<18:10> el<18:15>
n<> u<94> t<Function_data_type_or_implicit> p<127> c<93> s<95> l<18:10> el<18:15>
n<__truncate_to_2_bits> u<95> t<StringConst> p<127> s<110> l<18:16> el<18:36>
n<> u<96> t<TfPortDir_Inp> p<109> s<107> l<18:37> el<18:42>
n<1> u<97> t<IntConst> p<98> l<18:44> el<18:45>
n<> u<98> t<Primary_literal> p<99> c<97> l<18:44> el<18:45>
n<> u<99> t<Constant_primary> p<100> c<98> l<18:44> el<18:45>
n<> u<100> t<Constant_expression> p<105> c<99> s<104> l<18:44> el<18:45>
n<0> u<101> t<IntConst> p<102> l<18:46> el<18:47>
n<> u<102> t<Primary_literal> p<103> c<101> l<18:46> el<18:47>
n<> u<103> t<Constant_primary> p<104> c<102> l<18:46> el<18:47>
n<> u<104> t<Constant_expression> p<105> c<103> l<18:46> el<18:47>
n<> u<105> t<Constant_range> p<106> c<100> l<18:44> el<18:47>
n<> u<106> t<Packed_dimension> p<107> c<105> l<18:43> el<18:48>
n<> u<107> t<Data_type_or_implicit> p<109> c<106> s<108> l<18:43> el<18:48>
n<i> u<108> t<StringConst> p<109> l<18:49> el<18:50>
n<> u<109> t<Tf_port_item> p<110> c<96> l<18:37> el<18:50>
n<> u<110> t<Tf_port_list> p<127> c<109> s<125> l<18:37> el<18:50>
n<__truncate_to_2_bits> u<111> t<StringConst> p<112> l<19:1> el<19:21>
n<> u<112> t<Ps_or_hierarchical_identifier> p<115> c<111> s<114> l<19:1> el<19:21>
n<> u<113> t<Bit_select> p<114> l<19:22> el<19:22>
n<> u<114> t<Select> p<115> c<113> l<19:22> el<19:22>
n<> u<115> t<Variable_lvalue> p<121> c<112> s<116> l<19:1> el<19:21>
n<> u<116> t<AssignOp_Assign> p<121> s<120> l<19:22> el<19:23>
n<i> u<117> t<StringConst> p<118> l<19:24> el<19:25>
n<> u<118> t<Primary_literal> p<119> c<117> l<19:24> el<19:25>
n<> u<119> t<Primary> p<120> c<118> l<19:24> el<19:25>
n<> u<120> t<Expression> p<121> c<119> l<19:24> el<19:25>
n<> u<121> t<Operator_assignment> p<122> c<115> l<19:1> el<19:25>
n<> u<122> t<Blocking_assignment> p<123> c<121> l<19:1> el<19:25>
n<> u<123> t<Statement_item> p<124> c<122> l<19:1> el<19:26>
n<> u<124> t<Statement> p<125> c<123> l<19:1> el<19:26>
n<> u<125> t<Function_statement_or_null> p<127> c<124> s<126> l<19:1> el<19:26>
n<> u<126> t<Endfunction> p<127> l<20:1> el<20:12>
n<> u<127> t<Function_body_declaration> p<128> c<94> l<18:10> el<20:12>
n<> u<128> t<Function_declaration> p<129> c<127> l<18:1> el<20:12>
n<> u<129> t<Package_or_generate_item_declaration> p<130> c<128> l<18:1> el<20:12>
n<> u<130> t<Module_or_generate_item_declaration> p<131> c<129> l<18:1> el<20:12>
n<> u<131> t<Module_common_item> p<132> c<130> l<18:1> el<20:12>
n<> u<132> t<Module_or_generate_item> p<133> c<131> l<18:1> el<20:12>
n<> u<133> t<Non_port_module_item> p<134> c<132> l<18:1> el<20:12>
n<> u<134> t<Module_declaration> p<135> c<56> l<14:1> el<22:10>
n<> u<135> t<Description> p<359> c<134> s<146> l<14:1> el<22:10>
n<MODE_A> u<136> t<StringConst> p<137> l<24:15> el<24:21>
n<> u<137> t<Enum_name_declaration> p<140> c<136> s<139> l<24:15> el<24:21>
n<MODE_B> u<138> t<StringConst> p<139> l<24:23> el<24:29>
n<> u<139> t<Enum_name_declaration> p<140> c<138> l<24:23> el<24:29>
n<> u<140> t<Data_type> p<142> c<137> s<141> l<24:9> el<24:30>
n<Mode_t> u<141> t<StringConst> p<142> l<24:31> el<24:37>
n<> u<142> t<Type_declaration> p<143> c<140> l<24:1> el<24:38>
n<> u<143> t<Data_declaration> p<144> c<142> l<24:1> el<24:38>
n<> u<144> t<Package_or_generate_item_declaration> p<145> c<143> l<24:1> el<24:38>
n<> u<145> t<Package_item> p<146> c<144> l<24:1> el<24:38>
n<> u<146> t<Description> p<359> c<145> s<183> l<24:1> el<24:38>
n<> u<147> t<IntVec_TypeLogic> p<158> s<157> l<26:14> el<26:19>
n<1> u<148> t<IntConst> p<149> l<26:21> el<26:22>
n<> u<149> t<Primary_literal> p<150> c<148> l<26:21> el<26:22>
n<> u<150> t<Constant_primary> p<151> c<149> l<26:21> el<26:22>
n<> u<151> t<Constant_expression> p<156> c<150> s<155> l<26:21> el<26:22>
n<0> u<152> t<IntConst> p<153> l<26:23> el<26:24>
n<> u<153> t<Primary_literal> p<154> c<152> l<26:23> el<26:24>
n<> u<154> t<Constant_primary> p<155> c<153> l<26:23> el<26:24>
n<> u<155> t<Constant_expression> p<156> c<154> l<26:23> el<26:24>
n<> u<156> t<Constant_range> p<157> c<151> l<26:21> el<26:24>
n<> u<157> t<Packed_dimension> p<158> c<156> l<26:20> el<26:25>
n<> u<158> t<Enum_base_type> p<177> c<147> s<164> l<26:14> el<26:25>
n<READ> u<159> t<StringConst> p<164> s<163> l<26:27> el<26:31>
n<2'd1> u<160> t<IntConst> p<161> l<26:32> el<26:36>
n<> u<161> t<Primary_literal> p<162> c<160> l<26:32> el<26:36>
n<> u<162> t<Constant_primary> p<163> c<161> l<26:32> el<26:36>
n<> u<163> t<Constant_expression> p<164> c<162> l<26:32> el<26:36>
n<> u<164> t<Enum_name_declaration> p<177> c<159> s<170> l<26:27> el<26:36>
n<WRITE> u<165> t<StringConst> p<170> s<169> l<26:38> el<26:43>
n<2'd2> u<166> t<IntConst> p<167> l<26:44> el<26:48>
n<> u<167> t<Primary_literal> p<168> c<166> l<26:44> el<26:48>
n<> u<168> t<Constant_primary> p<169> c<167> l<26:44> el<26:48>
n<> u<169> t<Constant_expression> p<170> c<168> l<26:44> el<26:48>
n<> u<170> t<Enum_name_declaration> p<177> c<165> s<176> l<26:38> el<26:48>
n<NONE> u<171> t<StringConst> p<176> s<175> l<26:50> el<26:54>
n<2'd0> u<172> t<IntConst> p<173> l<26:55> el<26:59>
n<> u<173> t<Primary_literal> p<174> c<172> l<26:55> el<26:59>
n<> u<174> t<Constant_primary> p<175> c<173> l<26:55> el<26:59>
n<> u<175> t<Constant_expression> p<176> c<174> l<26:55> el<26:59>
n<> u<176> t<Enum_name_declaration> p<177> c<171> l<26:50> el<26:59>
n<> u<177> t<Data_type> p<179> c<158> s<178> l<26:9> el<26:60>
n<Operation_t> u<178> t<StringConst> p<179> l<26:61> el<26:72>
n<> u<179> t<Type_declaration> p<180> c<177> l<26:1> el<26:73>
n<> u<180> t<Data_declaration> p<181> c<179> l<26:1> el<26:73>
n<> u<181> t<Package_or_generate_item_declaration> p<182> c<180> l<26:1> el<26:73>
n<> u<182> t<Package_item> p<183> c<181> l<26:1> el<26:73>
n<> u<183> t<Description> p<359> c<182> s<358> l<26:1> el<26:73>
n<> u<184> t<Module_keyword> p<186> s<185> l<28:1> el<28:7>
n<bad2> u<185> t<StringConst> p<186> l<28:8> el<28:12>
n<> u<186> t<Module_ansi_header> p<357> c<184> s<205> l<28:1> el<28:13>
n<S_A> u<187> t<StringConst> p<188> l<30:7> el<30:10>
n<> u<188> t<Enum_name_declaration> p<193> c<187> s<190> l<30:7> el<30:10>
n<S_B> u<189> t<StringConst> p<190> l<30:12> el<30:15>
n<> u<190> t<Enum_name_declaration> p<193> c<189> s<192> l<30:12> el<30:15>
n<S_C> u<191> t<StringConst> p<192> l<30:17> el<30:20>
n<> u<192> t<Enum_name_declaration> p<193> c<191> l<30:17> el<30:20>
n<> u<193> t<Data_type> p<199> c<188> s<198> l<30:1> el<30:21>
n<currentState> u<194> t<StringConst> p<195> l<30:22> el<30:34>
n<> u<195> t<Variable_decl_assignment> p<198> c<194> s<197> l<30:22> el<30:34>
n<nextState> u<196> t<StringConst> p<197> l<30:36> el<30:45>
n<> u<197> t<Variable_decl_assignment> p<198> c<196> l<30:36> el<30:45>
n<> u<198> t<List_of_variable_decl_assignments> p<199> c<195> l<30:22> el<30:45>
n<> u<199> t<Variable_declaration> p<200> c<193> l<30:1> el<30:46>
n<> u<200> t<Data_declaration> p<201> c<199> l<30:1> el<30:46>
n<> u<201> t<Package_or_generate_item_declaration> p<202> c<200> l<30:1> el<30:46>
n<> u<202> t<Module_or_generate_item_declaration> p<203> c<201> l<30:1> el<30:46>
n<> u<203> t<Module_common_item> p<204> c<202> l<30:1> el<30:46>
n<> u<204> t<Module_or_generate_item> p<205> c<203> l<30:1> el<30:46>
n<> u<205> t<Non_port_module_item> p<357> c<204> s<267> l<30:1> el<30:46>
n<> u<206> t<AlwaysKeywd_FF> p<264> s<263> l<32:1> el<32:10>
n<> u<207> t<Edge_Posedge> p<212> s<211> l<32:13> el<32:20>
n<clock> u<208> t<StringConst> p<209> l<32:21> el<32:26>
n<> u<209> t<Primary_literal> p<210> c<208> l<32:21> el<32:26>
n<> u<210> t<Primary> p<211> c<209> l<32:21> el<32:26>
n<> u<211> t<Expression> p<212> c<210> l<32:21> el<32:26>
n<> u<212> t<Event_expression> p<213> c<207> l<32:13> el<32:26>
n<> u<213> t<Event_control> p<214> c<212> l<32:11> el<32:27>
n<> u<214> t<Procedural_timing_control> p<261> c<213> s<260> l<32:11> el<32:27>
n<clear> u<215> t<StringConst> p<216> l<33:4> el<33:9>
n<> u<216> t<Primary_literal> p<217> c<215> l<33:4> el<33:9>
n<> u<217> t<Primary> p<218> c<216> l<33:4> el<33:9>
n<> u<218> t<Expression> p<219> c<217> l<33:4> el<33:9>
n<> u<219> t<Expression_or_cond_pattern> p<220> c<218> l<33:4> el<33:9>
n<> u<220> t<Cond_predicate> p<257> c<219> s<238> l<33:4> el<33:9>
n<currentState> u<221> t<StringConst> p<222> l<34:5> el<34:17>
n<> u<222> t<Ps_or_hierarchical_identifier> p<225> c<221> s<224> l<34:5> el<34:17>
n<> u<223> t<Bit_select> p<224> l<34:18> el<34:18>
n<> u<224> t<Select> p<225> c<223> l<34:18> el<34:18>
n<> u<225> t<Variable_lvalue> p<230> c<222> s<229> l<34:5> el<34:17>
n<S_A> u<226> t<StringConst> p<227> l<34:21> el<34:24>
n<> u<227> t<Primary_literal> p<228> c<226> l<34:21> el<34:24>
n<> u<228> t<Primary> p<229> c<227> l<34:21> el<34:24>
n<> u<229> t<Expression> p<230> c<228> l<34:21> el<34:24>
n<> u<230> t<Nonblocking_assignment> p<231> c<225> l<34:5> el<34:24>
n<> u<231> t<Statement_item> p<232> c<230> l<34:5> el<34:25>
n<> u<232> t<Statement> p<233> c<231> l<34:5> el<34:25>
n<> u<233> t<Statement_or_null> p<235> c<232> s<234> l<34:5> el<34:25>
n<> u<234> t<End> p<235> l<35:1> el<35:4>
n<> u<235> t<Seq_block> p<236> c<233> l<33:11> el<35:4>
n<> u<236> t<Statement_item> p<237> c<235> l<33:11> el<35:4>
n<> u<237> t<Statement> p<238> c<236> l<33:11> el<35:4>
n<> u<238> t<Statement_or_null> p<257> c<237> s<256> l<33:11> el<35:4>
n<currentState> u<239> t<StringConst> p<240> l<36:5> el<36:17>
n<> u<240> t<Ps_or_hierarchical_identifier> p<243> c<239> s<242> l<36:5> el<36:17>
n<> u<241> t<Bit_select> p<242> l<36:18> el<36:18>
n<> u<242> t<Select> p<243> c<241> l<36:18> el<36:18>
n<> u<243> t<Variable_lvalue> p<248> c<240> s<247> l<36:5> el<36:17>
n<nextState> u<244> t<StringConst> p<245> l<36:21> el<36:30>
n<> u<245> t<Primary_literal> p<246> c<244> l<36:21> el<36:30>
n<> u<246> t<Primary> p<247> c<245> l<36:21> el<36:30>
n<> u<247> t<Expression> p<248> c<246> l<36:21> el<36:30>
n<> u<248> t<Nonblocking_assignment> p<249> c<243> l<36:5> el<36:30>
n<> u<249> t<Statement_item> p<250> c<248> l<36:5> el<36:31>
n<> u<250> t<Statement> p<251> c<249> l<36:5> el<36:31>
n<> u<251> t<Statement_or_null> p<253> c<250> s<252> l<36:5> el<36:31>
n<> u<252> t<End> p<253> l<37:1> el<37:4>
n<> u<253> t<Seq_block> p<254> c<251> l<35:10> el<37:4>
n<> u<254> t<Statement_item> p<255> c<253> l<35:10> el<37:4>
n<> u<255> t<Statement> p<256> c<254> l<35:10> el<37:4>
n<> u<256> t<Statement_or_null> p<257> c<255> l<35:10> el<37:4>
n<> u<257> t<Conditional_statement> p<258> c<220> l<33:1> el<37:4>
n<> u<258> t<Statement_item> p<259> c<257> l<33:1> el<37:4>
n<> u<259> t<Statement> p<260> c<258> l<33:1> el<37:4>
n<> u<260> t<Statement_or_null> p<261> c<259> l<33:1> el<37:4>
n<> u<261> t<Procedural_timing_control_statement> p<262> c<214> l<32:11> el<37:4>
n<> u<262> t<Statement_item> p<263> c<261> l<32:11> el<37:4>
n<> u<263> t<Statement> p<264> c<262> l<32:11> el<37:4>
n<> u<264> t<Always_construct> p<265> c<206> l<32:1> el<37:4>
n<> u<265> t<Module_common_item> p<266> c<264> l<32:1> el<37:4>
n<> u<266> t<Module_or_generate_item> p<267> c<265> l<32:1> el<37:4>
n<> u<267> t<Non_port_module_item> p<357> c<266> s<343> l<32:1> el<37:4>
n<> u<268> t<AlwaysKeywd_Comb> p<340> s<339> l<39:3> el<39:14>
n<> u<269> t<Case> p<270> l<40:9> el<40:13>
n<> u<270> t<Case_keyword> p<332> c<269> s<274> l<40:9> el<40:13>
n<mode> u<271> t<StringConst> p<272> l<40:14> el<40:18>
n<> u<272> t<Primary_literal> p<273> c<271> l<40:14> el<40:18>
n<> u<273> t<Primary> p<274> c<272> l<40:14> el<40:18>
n<> u<274> t<Expression> p<332> c<273> s<294> l<40:14> el<40:18>
n<MODE_A> u<275> t<StringConst> p<276> l<41:13> el<41:19>
n<> u<276> t<Primary_literal> p<277> c<275> l<41:13> el<41:19>
n<> u<277> t<Primary> p<278> c<276> l<41:13> el<41:19>
n<> u<278> t<Expression> p<294> c<277> s<293> l<41:13> el<41:19>
n<operation> u<279> t<StringConst> p<280> l<41:21> el<41:30>
n<> u<280> t<Ps_or_hierarchical_identifier> p<283> c<279> s<282> l<41:21> el<41:30>
n<> u<281> t<Bit_select> p<282> l<41:31> el<41:31>
n<> u<282> t<Select> p<283> c<281> l<41:31> el<41:31>
n<> u<283> t<Variable_lvalue> p<289> c<280> s<284> l<41:21> el<41:30>
n<> u<284> t<AssignOp_Assign> p<289> s<288> l<41:31> el<41:32>
n<READ> u<285> t<StringConst> p<286> l<41:33> el<41:37>
n<> u<286> t<Primary_literal> p<287> c<285> l<41:33> el<41:37>
n<> u<287> t<Primary> p<288> c<286> l<41:33> el<41:37>
n<> u<288> t<Expression> p<289> c<287> l<41:33> el<41:37>
n<> u<289> t<Operator_assignment> p<290> c<283> l<41:21> el<41:37>
n<> u<290> t<Blocking_assignment> p<291> c<289> l<41:21> el<41:37>
n<> u<291> t<Statement_item> p<292> c<290> l<41:21> el<41:38>
n<> u<292> t<Statement> p<293> c<291> l<41:21> el<41:38>
n<> u<293> t<Statement_or_null> p<294> c<292> l<41:21> el<41:38>
n<> u<294> t<Case_item> p<332> c<278> s<314> l<41:13> el<41:38>
n<MODE_B> u<295> t<StringConst> p<296> l<42:13> el<42:19>
n<> u<296> t<Primary_literal> p<297> c<295> l<42:13> el<42:19>
n<> u<297> t<Primary> p<298> c<296> l<42:13> el<42:19>
n<> u<298> t<Expression> p<314> c<297> s<313> l<42:13> el<42:19>
n<operation> u<299> t<StringConst> p<300> l<42:21> el<42:30>
n<> u<300> t<Ps_or_hierarchical_identifier> p<303> c<299> s<302> l<42:21> el<42:30>
n<> u<301> t<Bit_select> p<302> l<42:31> el<42:31>
n<> u<302> t<Select> p<303> c<301> l<42:31> el<42:31>
n<> u<303> t<Variable_lvalue> p<309> c<300> s<304> l<42:21> el<42:30>
n<> u<304> t<AssignOp_Assign> p<309> s<308> l<42:31> el<42:32>
n<WRITE> u<305> t<StringConst> p<306> l<42:33> el<42:38>
n<> u<306> t<Primary_literal> p<307> c<305> l<42:33> el<42:38>
n<> u<307> t<Primary> p<308> c<306> l<42:33> el<42:38>
n<> u<308> t<Expression> p<309> c<307> l<42:33> el<42:38>
n<> u<309> t<Operator_assignment> p<310> c<303> l<42:21> el<42:38>
n<> u<310> t<Blocking_assignment> p<311> c<309> l<42:21> el<42:38>
n<> u<311> t<Statement_item> p<312> c<310> l<42:21> el<42:39>
n<> u<312> t<Statement> p<313> c<311> l<42:21> el<42:39>
n<> u<313> t<Statement_or_null> p<314> c<312> l<42:21> el<42:39>
n<> u<314> t<Case_item> p<332> c<298> s<330> l<42:13> el<42:39>
n<operation> u<315> t<StringConst> p<316> l<43:22> el<43:31>
n<> u<316> t<Ps_or_hierarchical_identifier> p<319> c<315> s<318> l<43:22> el<43:31>
n<> u<317> t<Bit_select> p<318> l<43:32> el<43:32>
n<> u<318> t<Select> p<319> c<317> l<43:32> el<43:32>
n<> u<319> t<Variable_lvalue> p<325> c<316> s<320> l<43:22> el<43:31>
n<> u<320> t<AssignOp_Assign> p<325> s<324> l<43:32> el<43:33>
n<NONE> u<321> t<StringConst> p<322> l<43:34> el<43:38>
n<> u<322> t<Primary_literal> p<323> c<321> l<43:34> el<43:38>
n<> u<323> t<Primary> p<324> c<322> l<43:34> el<43:38>
n<> u<324> t<Expression> p<325> c<323> l<43:34> el<43:38>
n<> u<325> t<Operator_assignment> p<326> c<319> l<43:22> el<43:38>
n<> u<326> t<Blocking_assignment> p<327> c<325> l<43:22> el<43:38>
n<> u<327> t<Statement_item> p<328> c<326> l<43:22> el<43:39>
n<> u<328> t<Statement> p<329> c<327> l<43:22> el<43:39>
n<> u<329> t<Statement_or_null> p<330> c<328> l<43:22> el<43:39>
n<> u<330> t<Case_item> p<332> c<329> s<331> l<43:13> el<43:39>
n<> u<331> t<Endcase> p<332> l<44:9> el<44:16>
n<> u<332> t<Case_statement> p<333> c<270> l<40:9> el<44:16>
n<> u<333> t<Statement_item> p<334> c<332> l<40:9> el<44:16>
n<> u<334> t<Statement> p<335> c<333> l<40:9> el<44:16>
n<> u<335> t<Statement_or_null> p<337> c<334> s<336> l<40:9> el<44:16>
n<> u<336> t<End> p<337> l<45:5> el<45:8>
n<> u<337> t<Seq_block> p<338> c<335> l<39:15> el<45:8>
n<> u<338> t<Statement_item> p<339> c<337> l<39:15> el<45:8>
n<> u<339> t<Statement> p<340> c<338> l<39:15> el<45:8>
n<> u<340> t<Always_construct> p<341> c<268> l<39:3> el<45:8>
n<> u<341> t<Module_common_item> p<342> c<340> l<39:3> el<45:8>
n<> u<342> t<Module_or_generate_item> p<343> c<341> l<39:3> el<45:8>
n<> u<343> t<Non_port_module_item> p<357> c<342> s<356> l<39:3> el<45:8>
n<M1> u<344> t<StringConst> p<354> s<353> l<47:1> el<47:3>
n<m1> u<345> t<StringConst> p<346> l<47:4> el<47:6>
n<> u<346> t<Name_of_instance> p<353> c<345> s<352> l<47:4> el<47:6>
n<b> u<347> t<StringConst> p<348> l<47:7> el<47:8>
n<> u<348> t<Primary_literal> p<349> c<347> l<47:7> el<47:8>
n<> u<349> t<Primary> p<350> c<348> l<47:7> el<47:8>
n<> u<350> t<Expression> p<351> c<349> l<47:7> el<47:8>
n<> u<351> t<Ordered_port_connection> p<352> c<350> l<47:7> el<47:8>
n<> u<352> t<List_of_port_connections> p<353> c<351> l<47:7> el<47:8>
n<> u<353> t<Hierarchical_instance> p<354> c<346> l<47:4> el<47:9>
n<> u<354> t<Module_instantiation> p<355> c<344> l<47:1> el<47:10>
n<> u<355> t<Module_or_generate_item> p<356> c<354> l<47:1> el<47:10>
n<> u<356> t<Non_port_module_item> p<357> c<355> l<47:1> el<47:10>
n<> u<357> t<Module_declaration> p<358> c<186> l<28:1> el<49:10>
n<> u<358> t<Description> p<359> c<357> l<28:1> el<49:10>
n<> u<359> t<Source_text> p<360> c<5> l<1:1> el<49:10>
n<> u<360> t<Top_level_rule> c<1> l<1:1> el<50:1>
[WRN:PA0205] dut.sv:3:1: No timescale set for "ok".

[WRN:PA0205] dut.sv:11:1: No timescale set for "M1".

[WRN:PA0205] dut.sv:14:1: No timescale set for "bad1".

[WRN:PA0205] dut.sv:28:1: No timescale set for "bad2".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:11:1: Compile module "work@M1".

[INF:CP0303] dut.sv:14:1: Compile module "work@bad1".

[INF:CP0303] dut.sv:28:1: Compile module "work@bad2".

[INF:CP0303] dut.sv:3:1: Compile module "work@ok".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:3:1: Top level module "work@ok".

[NTE:EL0503] dut.sv:14:1: Top level module "work@bad1".

[NTE:EL0503] dut.sv:28:1: Top level module "work@bad2".

[NTE:EL0504] Multiple top level modules in design.

[ERR:EL0535] dut.sv:47:7: Illegal implicit net "b".

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

[ERR:EL0535] dut.sv:16:8: Illegal implicit net "b".

[ERR:EL0535] dut.sv:32:21: Illegal implicit net "clock".

[ERR:EL0535] dut.sv:33:4: Illegal implicit net "clear".

[ERR:EL0535] dut.sv:40:14: Illegal implicit net "mode".

[ERR:EL0535] dut.sv:41:21: Illegal implicit net "operation".

[ERR:EL0535] dut.sv:42:21: Illegal implicit net "operation".

[ERR:EL0535] dut.sv:43:22: Illegal implicit net "operation".

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/DefaultNetType/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/DefaultNetType/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/DefaultNetType/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@ok)
|vpiElaborated:1
|vpiName:work@ok
|uhdmallModules:
\_module: work@M1 (work@M1) dut.sv:11:1: , endln:12:10, parent:work@ok
  |vpiFullName:work@M1
  |vpiDefName:work@M1
  |vpiNet:
  \_logic_net: (work@M1.b), line:11:17, endln:11:18, parent:work@M1
    |vpiName:b
    |vpiFullName:work@M1.b
    |vpiParent:
    \_module: work@M1 (work@M1) dut.sv:11:1: , endln:12:10, parent:work@ok
  |vpiParent:
  \_design: (work@ok)
  |vpiPort:
  \_port: (b), line:11:17, endln:11:18, parent:work@M1
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@M1.b), line:11:17, endln:11:18, parent:work@M1
    |vpiParent:
    \_module: work@M1 (work@M1) dut.sv:11:1: , endln:12:10, parent:work@ok
|uhdmallModules:
\_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10, parent:work@ok
  |vpiFullName:work@bad1
  |vpiDefName:work@bad1
  |vpiTaskFunc:
  \_function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12, parent:work@bad1
    |vpiName:__truncate_to_2_bits
    |vpiFullName:work@bad1.__truncate_to_2_bits
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: , line:18:10, endln:18:15
      |vpiTypespec:
      \_logic_typespec: , line:18:10, endln:18:15
        |vpiRange:
        \_range: , line:18:11, endln:18:14
          |vpiLeftRange:
          \_constant: , line:18:11, endln:18:12
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , line:18:11, endln:18:14
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:18:13, endln:18:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:18:11, endln:18:14
            |vpiConstType:9
    |vpiParent:
    \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10, parent:work@ok
    |vpiIODecl:
    \_io_decl: (i), line:18:49, endln:18:50
      |vpiDirection:1
      |vpiName:i
      |vpiTypedef:
      \_logic_typespec: , line:18:43, endln:18:48
        |vpiRange:
        \_range: , line:18:44, endln:18:47
          |vpiLeftRange:
          \_constant: , line:18:44, endln:18:45
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , line:18:44, endln:18:47
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:18:46, endln:18:47
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:18:44, endln:18:47
            |vpiConstType:9
    |vpiStmt:
    \_assignment: , line:19:1, endln:19:25, parent:work@bad1.__truncate_to_2_bits
      |vpiParent:
      \_function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12, parent:work@bad1
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_ref_obj: (work@bad1.__truncate_to_2_bits.i), line:19:24, endln:19:25, parent:work@bad1.__truncate_to_2_bits
        |vpiParent:
        \_function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12, parent:work@bad1
        |vpiName:i
        |vpiFullName:work@bad1.__truncate_to_2_bits.i
        |vpiActual:
        \_io_decl: (i), line:18:49, endln:18:50
      |vpiLhs:
      \_ref_obj: (work@bad1.__truncate_to_2_bits.__truncate_to_2_bits), line:19:1, endln:19:21, parent:work@bad1.__truncate_to_2_bits
        |vpiParent:
        \_function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12, parent:work@bad1
        |vpiName:__truncate_to_2_bits
        |vpiFullName:work@bad1.__truncate_to_2_bits.__truncate_to_2_bits
        |vpiActual:
        \_logic_var: (__truncate_to_2_bits), line:18:10, endln:18:15
          |vpiTypespec:
          \_logic_typespec: , line:18:10, endln:18:15, parent:__truncate_to_2_bits
            |vpiParent:
            \_logic_var: (__truncate_to_2_bits), line:18:10, endln:18:15
            |vpiRange:
            \_range: , line:18:11, endln:18:14
              |vpiParent:
              \_logic_typespec: , line:18:10, endln:18:15, parent:__truncate_to_2_bits
              |vpiLeftRange:
              \_constant: , line:18:11, endln:18:12
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiParent:
                \_range: , line:18:11, endln:18:14
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:18:13, endln:18:14
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:18:11, endln:18:14
                |vpiConstType:9
          |vpiName:__truncate_to_2_bits
    |vpiInstance:
    \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10, parent:work@ok
    |vpiParent:
    \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10, parent:work@ok
  |vpiNet:
  \_logic_net: (work@bad1.a), line:15:5, endln:15:6, parent:work@bad1
    |vpiName:a
    |vpiFullName:work@bad1.a
    |vpiNetType:48
    |vpiParent:
    \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10, parent:work@ok
  |vpiParent:
  \_design: (work@ok)
  |vpiContAssign:
  \_cont_assign: , line:16:8, endln:16:11, parent:work@bad1
    |vpiParent:
    \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10, parent:work@ok
    |vpiRhs:
    \_ref_obj: (work@bad1.a), line:16:10, endln:16:11
      |vpiParent:
      \_cont_assign: , line:16:8, endln:16:11, parent:work@bad1
      |vpiName:a
      |vpiFullName:work@bad1.a
      |vpiActual:
      \_logic_net: (work@bad1.a), line:15:5, endln:15:6, parent:work@bad1
        |vpiTypespec:
        \_logic_typespec: , line:15:1, endln:15:4
        |vpiName:a
        |vpiFullName:work@bad1.a
        |vpiNetType:48
        |vpiParent:
        \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10
    |vpiLhs:
    \_ref_obj: (work@bad1.b), line:16:8, endln:16:9
      |vpiParent:
      \_cont_assign: , line:16:8, endln:16:11, parent:work@bad1
      |vpiName:b
      |vpiFullName:work@bad1.b
|uhdmallModules:
\_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10, parent:work@ok
  |vpiFullName:work@bad2
  |vpiDefName:work@bad2
  |vpiNet:
  \_logic_net: (work@bad2.currentState), line:30:22, endln:30:34, parent:work@bad2
    |vpiName:currentState
    |vpiFullName:work@bad2.currentState
    |vpiParent:
    \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10, parent:work@ok
  |vpiNet:
  \_logic_net: (work@bad2.nextState), line:30:36, endln:30:45, parent:work@bad2
    |vpiName:nextState
    |vpiFullName:work@bad2.nextState
    |vpiParent:
    \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10, parent:work@ok
  |vpiParent:
  \_design: (work@ok)
  |vpiProcess:
  \_always: , line:32:1, endln:37:4, parent:work@bad2
    |vpiStmt:
    \_event_control: , line:32:11, endln:32:27
      |vpiParent:
      \_always: , line:32:1, endln:37:4, parent:work@bad2
      |vpiCondition:
      \_operation: , line:32:13, endln:32:26
        |vpiParent:
        \_event_control: , line:32:11, endln:32:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@bad2.clock), line:32:21, endln:32:26
          |vpiParent:
          \_operation: , line:32:13, endln:32:26
          |vpiName:clock
          |vpiFullName:work@bad2.clock
      |vpiStmt:
      \_if_else: , line:33:1, endln:37:4
        |vpiParent:
        \_event_control: , line:32:11, endln:32:27
        |vpiCondition:
        \_ref_obj: (work@bad2.clear), line:33:4, endln:33:9
          |vpiParent:
          \_if_else: , line:33:1, endln:37:4
          |vpiName:clear
          |vpiFullName:work@bad2.clear
        |vpiStmt:
        \_begin: (work@bad2), line:33:11, endln:35:4
          |vpiFullName:work@bad2
          |vpiParent:
          \_if_else: , line:33:1, endln:37:4
          |vpiStmt:
          \_assignment: , line:34:5, endln:34:24, parent:work@bad2
            |vpiParent:
            \_begin: (work@bad2), line:33:11, endln:35:4
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@bad2.S_A), line:34:21, endln:34:24, parent:work@bad2
              |vpiParent:
              \_begin: (work@bad2), line:33:11, endln:35:4
              |vpiName:S_A
              |vpiFullName:work@bad2.S_A
              |vpiActual:
              \_enum_const: (S_A), line:30:7, endln:30:10
                |vpiParent:
                \_enum_typespec: 
                |vpiName:S_A
                |INT:0
                |vpiDecompile:0
                |vpiSize:64
            |vpiLhs:
            \_ref_obj: (work@bad2.currentState), line:34:5, endln:34:17, parent:work@bad2
              |vpiParent:
              \_begin: (work@bad2), line:33:11, endln:35:4
              |vpiName:currentState
              |vpiFullName:work@bad2.currentState
              |vpiActual:
              \_enum_var: (work@bad2.currentState), line:30:22, endln:30:34, parent:work@bad2
                |vpiTypespec:
                \_enum_typespec: 
                  |vpiEnumConst:
                  \_enum_const: (S_A), line:30:7, endln:30:10
                  |vpiEnumConst:
                  \_enum_const: (S_B), line:30:12, endln:30:15
                    |vpiParent:
                    \_enum_typespec: 
                    |vpiName:S_B
                    |INT:1
                    |vpiDecompile:1
                    |vpiSize:64
                  |vpiEnumConst:
                  \_enum_const: (S_C), line:30:17, endln:30:20
                    |vpiParent:
                    \_enum_typespec: 
                    |vpiName:S_C
                    |INT:2
                    |vpiDecompile:2
                    |vpiSize:64
                |vpiName:currentState
                |vpiFullName:work@bad2.currentState
                |vpiVisibility:1
                |vpiParent:
                \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10
        |vpiElseStmt:
        \_begin: (work@bad2), line:35:10, endln:37:4
          |vpiFullName:work@bad2
          |vpiParent:
          \_if_else: , line:33:1, endln:37:4
          |vpiStmt:
          \_assignment: , line:36:5, endln:36:30, parent:work@bad2
            |vpiParent:
            \_begin: (work@bad2), line:35:10, endln:37:4
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@bad2.nextState), line:36:21, endln:36:30, parent:work@bad2
              |vpiParent:
              \_begin: (work@bad2), line:35:10, endln:37:4
              |vpiName:nextState
              |vpiFullName:work@bad2.nextState
              |vpiActual:
              \_enum_var: (work@bad2.nextState), line:30:36, endln:30:45, parent:work@bad2
                |vpiTypespec:
                \_enum_typespec: 
                |vpiName:nextState
                |vpiFullName:work@bad2.nextState
                |vpiVisibility:1
                |vpiParent:
                \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10
            |vpiLhs:
            \_ref_obj: (work@bad2.currentState), line:36:5, endln:36:17, parent:work@bad2
              |vpiParent:
              \_begin: (work@bad2), line:35:10, endln:37:4
              |vpiName:currentState
              |vpiFullName:work@bad2.currentState
              |vpiActual:
              \_enum_var: (work@bad2.currentState), line:30:22, endln:30:34, parent:work@bad2
    |vpiParent:
    \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10, parent:work@ok
    |vpiAlwaysType:3
  |vpiProcess:
  \_always: , line:39:3, endln:45:8, parent:work@bad2
    |vpiStmt:
    \_begin: (work@bad2), line:39:15, endln:45:8
      |vpiFullName:work@bad2
      |vpiParent:
      \_always: , line:39:3, endln:45:8, parent:work@bad2
      |vpiStmt:
      \_case_stmt: , line:40:9, endln:44:16, parent:work@bad2
        |vpiParent:
        \_begin: (work@bad2), line:39:15, endln:45:8
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@bad2.mode), line:40:14, endln:40:18, parent:work@bad2
          |vpiParent:
          \_begin: (work@bad2), line:39:15, endln:45:8
          |vpiName:mode
          |vpiFullName:work@bad2.mode
        |vpiCaseItem:
        \_case_item: , line:41:13, endln:41:38
          |vpiParent:
          \_case_stmt: , line:40:9, endln:44:16, parent:work@bad2
          |vpiExpr:
          \_ref_obj: (work@bad2.MODE_A), line:41:13, endln:41:19, parent:work@bad2
            |vpiParent:
            \_begin: (work@bad2), line:39:15, endln:45:8
            |vpiName:MODE_A
            |vpiFullName:work@bad2.MODE_A
            |vpiActual:
            \_enum_const: (MODE_A), line:24:15, endln:24:21
              |vpiName:MODE_A
              |INT:0
              |vpiDecompile:0
              |vpiSize:64
          |vpiStmt:
          \_assignment: , line:41:21, endln:41:37
            |vpiParent:
            \_case_item: , line:41:13, endln:41:38
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@bad2.READ), line:41:33, endln:41:37
              |vpiParent:
              \_case_item: , line:41:13, endln:41:38
              |vpiName:READ
              |vpiFullName:work@bad2.READ
              |vpiActual:
              \_enum_const: (READ), line:26:27, endln:26:36
                |vpiName:READ
                |INT:1
                |vpiDecompile:2'd1
                |vpiSize:2
            |vpiLhs:
            \_ref_obj: (work@bad2.operation), line:41:21, endln:41:30
              |vpiParent:
              \_case_item: , line:41:13, endln:41:38
              |vpiName:operation
              |vpiFullName:work@bad2.operation
        |vpiCaseItem:
        \_case_item: , line:42:13, endln:42:39
          |vpiParent:
          \_case_stmt: , line:40:9, endln:44:16, parent:work@bad2
          |vpiExpr:
          \_ref_obj: (work@bad2.MODE_B), line:42:13, endln:42:19, parent:work@bad2
            |vpiParent:
            \_begin: (work@bad2), line:39:15, endln:45:8
            |vpiName:MODE_B
            |vpiFullName:work@bad2.MODE_B
            |vpiActual:
            \_enum_const: (MODE_B), line:24:23, endln:24:29
              |vpiName:MODE_B
              |INT:1
              |vpiDecompile:1
              |vpiSize:64
          |vpiStmt:
          \_assignment: , line:42:21, endln:42:38
            |vpiParent:
            \_case_item: , line:42:13, endln:42:39
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@bad2.WRITE), line:42:33, endln:42:38
              |vpiParent:
              \_case_item: , line:42:13, endln:42:39
              |vpiName:WRITE
              |vpiFullName:work@bad2.WRITE
              |vpiActual:
              \_enum_const: (WRITE), line:26:38, endln:26:48
                |vpiName:WRITE
                |INT:2
                |vpiDecompile:2'd2
                |vpiSize:2
            |vpiLhs:
            \_ref_obj: (work@bad2.operation), line:42:21, endln:42:30
              |vpiParent:
              \_case_item: , line:42:13, endln:42:39
              |vpiName:operation
              |vpiFullName:work@bad2.operation
        |vpiCaseItem:
        \_case_item: , line:43:13, endln:43:39
          |vpiParent:
          \_case_stmt: , line:40:9, endln:44:16, parent:work@bad2
          |vpiStmt:
          \_assignment: , line:43:22, endln:43:38
            |vpiParent:
            \_case_item: , line:43:13, endln:43:39
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@bad2.NONE), line:43:34, endln:43:38
              |vpiParent:
              \_case_item: , line:43:13, endln:43:39
              |vpiName:NONE
              |vpiFullName:work@bad2.NONE
              |vpiActual:
              \_enum_const: (NONE), line:26:50, endln:26:59
                |vpiName:NONE
                |INT:0
                |vpiDecompile:2'd0
                |vpiSize:2
            |vpiLhs:
            \_ref_obj: (work@bad2.operation), line:43:22, endln:43:31
              |vpiParent:
              \_case_item: , line:43:13, endln:43:39
              |vpiName:operation
              |vpiFullName:work@bad2.operation
    |vpiParent:
    \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10, parent:work@ok
    |vpiAlwaysType:2
|uhdmallModules:
\_module: work@ok (work@ok) dut.sv:3:1: , endln:7:10, parent:work@ok
  |vpiFullName:work@ok
  |vpiDefName:work@ok
  |vpiNet:
  \_logic_net: (work@ok.a), line:4:5, endln:4:6, parent:work@ok
    |vpiName:a
    |vpiFullName:work@ok.a
    |vpiNetType:48
    |vpiParent:
    \_module: work@ok (work@ok) dut.sv:3:1: , endln:7:10, parent:work@ok
  |vpiParent:
  \_design: (work@ok)
  |vpiContAssign:
  \_cont_assign: , line:5:8, endln:5:11, parent:work@ok
    |vpiParent:
    \_module: work@ok (work@ok) dut.sv:3:1: , endln:7:10, parent:work@ok
    |vpiRhs:
    \_ref_obj: (work@ok.a), line:5:10, endln:5:11
      |vpiParent:
      \_cont_assign: , line:5:8, endln:5:11, parent:work@ok
      |vpiName:a
      |vpiFullName:work@ok.a
      |vpiActual:
      \_logic_net: (work@ok.a), line:4:5, endln:4:6, parent:work@ok
        |vpiTypespec:
        \_logic_typespec: , line:4:1, endln:4:4
        |vpiName:a
        |vpiFullName:work@ok.a
        |vpiNetType:48
        |vpiParent:
        \_module: work@ok (work@ok) dut.sv:3:1: , endln:7:10
    |vpiLhs:
    \_ref_obj: (work@ok.b), line:5:8, endln:5:9
      |vpiParent:
      \_cont_assign: , line:5:8, endln:5:11, parent:work@ok
      |vpiName:b
      |vpiFullName:work@ok.b
      |vpiActual:
      \_logic_net: (b)
        |vpiName:b
        |vpiNetType:1
|vpiTypedef:
\_enum_typespec: (Mode_t), line:24:1, endln:24:38, parent:work@ok
  |vpiName:Mode_t
  |vpiInstance:
  \_design: (work@ok)
  |vpiParent:
  \_design: (work@ok)
  |vpiEnumConst:
  \_enum_const: (MODE_A), line:24:15, endln:24:21
  |vpiEnumConst:
  \_enum_const: (MODE_B), line:24:23, endln:24:29
|vpiTypedef:
\_enum_typespec: (Operation_t), line:26:1, endln:26:73, parent:work@ok
  |vpiName:Operation_t
  |vpiInstance:
  \_design: (work@ok)
  |vpiParent:
  \_design: (work@ok)
  |vpiBaseTypespec:
  \_logic_typespec: , line:26:14, endln:26:19
    |vpiRange:
    \_range: , line:26:21, endln:26:24
      |vpiLeftRange:
      \_constant: , line:26:21, endln:26:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , line:26:21, endln:26:24
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:26:23, endln:26:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , line:26:21, endln:26:24
        |vpiConstType:9
  |vpiEnumConst:
  \_enum_const: (READ), line:26:27, endln:26:36
  |vpiEnumConst:
  \_enum_const: (WRITE), line:26:38, endln:26:48
  |vpiEnumConst:
  \_enum_const: (NONE), line:26:50, endln:26:59
|uhdmtopModules:
\_module: work@ok (work@ok) dut.sv:3:1: , endln:7:10
  |vpiName:work@ok
  |vpiDefName:work@ok
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@ok.a), line:4:5, endln:4:6, parent:work@ok
  |vpiNet:
  \_logic_net: (b)
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:5:8, endln:5:11, parent:work@ok
    |vpiParent:
    \_module: work@ok (work@ok) dut.sv:3:1: , endln:7:10
    |vpiRhs:
    \_ref_obj: (work@ok.a), line:5:10, endln:5:11
      |vpiParent:
      \_cont_assign: , line:5:8, endln:5:11, parent:work@ok
      |vpiName:a
      |vpiFullName:work@ok.a
      |vpiActual:
      \_logic_net: (work@ok.a), line:4:5, endln:4:6, parent:work@ok
    |vpiLhs:
    \_ref_obj: (work@ok.b), line:5:8, endln:5:9
      |vpiParent:
      \_cont_assign: , line:5:8, endln:5:11, parent:work@ok
      |vpiName:b
      |vpiFullName:work@ok.b
      |vpiActual:
      \_logic_net: (b)
|uhdmtopModules:
\_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10
  |vpiName:work@bad1
  |vpiDefName:work@bad1
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12, parent:work@bad1
    |vpiName:__truncate_to_2_bits
    |vpiFullName:work@bad1.__truncate_to_2_bits
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: , line:18:10, endln:18:15
    |vpiParent:
    \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10
    |vpiIODecl:
    \_io_decl: (i), line:18:49, endln:18:50, parent:work@bad1.__truncate_to_2_bits
      |vpiParent:
      \_function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12, parent:work@bad1
      |vpiDirection:1
      |vpiName:i
      |vpiTypedef:
      \_logic_typespec: , line:18:43, endln:18:48
    |vpiStmt:
    \_assignment: , line:19:1, endln:19:25, parent:work@bad1.__truncate_to_2_bits
      |vpiParent:
      \_function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12, parent:work@bad1
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_ref_obj: (work@bad1.__truncate_to_2_bits.i), line:19:24, endln:19:25
        |vpiParent:
        \_assignment: , line:19:1, endln:19:25, parent:work@bad1.__truncate_to_2_bits
        |vpiName:i
        |vpiFullName:work@bad1.__truncate_to_2_bits.i
        |vpiActual:
        \_io_decl: (i), line:18:49, endln:18:50, parent:work@bad1.__truncate_to_2_bits
      |vpiLhs:
      \_ref_obj: (work@bad1.__truncate_to_2_bits.__truncate_to_2_bits), line:19:1, endln:19:21
        |vpiParent:
        \_assignment: , line:19:1, endln:19:25, parent:work@bad1.__truncate_to_2_bits
        |vpiName:__truncate_to_2_bits
        |vpiFullName:work@bad1.__truncate_to_2_bits.__truncate_to_2_bits
        |vpiActual:
        \_logic_var: , line:18:10, endln:18:15
    |vpiInstance:
    \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10
    |vpiParent:
    \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10
  |vpiNet:
  \_logic_net: (work@bad1.a), line:15:5, endln:15:6, parent:work@bad1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:16:8, endln:16:11, parent:work@bad1
    |vpiParent:
    \_module: work@bad1 (work@bad1) dut.sv:14:1: , endln:22:10
    |vpiRhs:
    \_ref_obj: (work@bad1.a), line:16:10, endln:16:11
      |vpiParent:
      \_cont_assign: , line:16:8, endln:16:11, parent:work@bad1
      |vpiName:a
      |vpiFullName:work@bad1.a
      |vpiActual:
      \_logic_net: (work@bad1.a), line:15:5, endln:15:6, parent:work@bad1
    |vpiLhs:
    \_ref_obj: (work@bad1.b), line:16:8, endln:16:9
      |vpiParent:
      \_cont_assign: , line:16:8, endln:16:11, parent:work@bad1
      |vpiName:b
      |vpiFullName:work@bad1.b
|uhdmtopModules:
\_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10
  |vpiName:work@bad2
  |vpiVariables:
  \_enum_var: (work@bad2.currentState), line:30:22, endln:30:34, parent:work@bad2
  |vpiVariables:
  \_enum_var: (work@bad2.nextState), line:30:36, endln:30:45, parent:work@bad2
  |vpiDefName:work@bad2
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@bad2.b), line:47:7, endln:47:8, parent:work@bad2
    |vpiName:b
    |vpiFullName:work@bad2.b
    |vpiParent:
    \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10
  |vpiTopModule:1
  |vpiProcess:
  \_always: , line:32:1, endln:37:4, parent:work@bad2
    |vpiStmt:
    \_event_control: , line:32:11, endln:32:27
      |vpiParent:
      \_always: , line:32:1, endln:37:4, parent:work@bad2
      |vpiCondition:
      \_operation: , line:32:13, endln:32:26
        |vpiParent:
        \_event_control: , line:32:11, endln:32:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@bad2.clock), line:32:21, endln:32:26
          |vpiParent:
          \_operation: , line:32:13, endln:32:26
          |vpiName:clock
          |vpiFullName:work@bad2.clock
      |vpiStmt:
      \_if_else: , line:33:1, endln:37:4
        |vpiParent:
        \_event_control: , line:32:11, endln:32:27
        |vpiCondition:
        \_ref_obj: (work@bad2.clear), line:33:4, endln:33:9
          |vpiParent:
          \_if_else: , line:33:1, endln:37:4
          |vpiName:clear
          |vpiFullName:work@bad2.clear
        |vpiStmt:
        \_begin: (work@bad2), line:33:11, endln:35:4
          |vpiFullName:work@bad2
          |vpiParent:
          \_if_else: , line:33:1, endln:37:4
          |vpiStmt:
          \_assignment: , line:34:5, endln:34:24, parent:work@bad2
            |vpiParent:
            \_begin: (work@bad2), line:33:11, endln:35:4
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@bad2.S_A), line:34:21, endln:34:24
              |vpiParent:
              \_assignment: , line:34:5, endln:34:24, parent:work@bad2
              |vpiName:S_A
              |vpiFullName:work@bad2.S_A
              |vpiActual:
              \_enum_const: (S_A), line:30:7, endln:30:10
            |vpiLhs:
            \_ref_obj: (work@bad2.currentState), line:34:5, endln:34:17
              |vpiParent:
              \_assignment: , line:34:5, endln:34:24, parent:work@bad2
              |vpiName:currentState
              |vpiFullName:work@bad2.currentState
              |vpiActual:
              \_enum_var: (work@bad2.currentState), line:30:22, endln:30:34, parent:work@bad2
        |vpiElseStmt:
        \_begin: (work@bad2), line:35:10, endln:37:4
          |vpiFullName:work@bad2
          |vpiParent:
          \_if_else: , line:33:1, endln:37:4
          |vpiStmt:
          \_assignment: , line:36:5, endln:36:30, parent:work@bad2
            |vpiParent:
            \_begin: (work@bad2), line:35:10, endln:37:4
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@bad2.nextState), line:36:21, endln:36:30
              |vpiParent:
              \_assignment: , line:36:5, endln:36:30, parent:work@bad2
              |vpiName:nextState
              |vpiFullName:work@bad2.nextState
              |vpiActual:
              \_enum_var: (work@bad2.nextState), line:30:36, endln:30:45, parent:work@bad2
            |vpiLhs:
            \_ref_obj: (work@bad2.currentState), line:36:5, endln:36:17
              |vpiParent:
              \_assignment: , line:36:5, endln:36:30, parent:work@bad2
              |vpiName:currentState
              |vpiFullName:work@bad2.currentState
              |vpiActual:
              \_enum_var: (work@bad2.currentState), line:30:22, endln:30:34, parent:work@bad2
    |vpiParent:
    \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10
    |vpiAlwaysType:3
  |vpiProcess:
  \_always: , line:39:3, endln:45:8, parent:work@bad2
    |vpiStmt:
    \_begin: (work@bad2), line:39:15, endln:45:8
      |vpiFullName:work@bad2
      |vpiParent:
      \_always: , line:39:3, endln:45:8, parent:work@bad2
      |vpiStmt:
      \_case_stmt: , line:40:9, endln:44:16, parent:work@bad2
        |vpiParent:
        \_begin: (work@bad2), line:39:15, endln:45:8
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@bad2.mode), line:40:14, endln:40:18
          |vpiParent:
          \_case_stmt: , line:40:9, endln:44:16, parent:work@bad2
          |vpiName:mode
          |vpiFullName:work@bad2.mode
        |vpiCaseItem:
        \_case_item: , line:41:13, endln:41:38
          |vpiParent:
          \_case_stmt: , line:40:9, endln:44:16, parent:work@bad2
          |vpiExpr:
          \_ref_obj: (work@bad2.MODE_A), line:41:13, endln:41:19
            |vpiParent:
            \_case_item: , line:41:13, endln:41:38
            |vpiName:MODE_A
            |vpiFullName:work@bad2.MODE_A
            |vpiActual:
            \_enum_const: (MODE_A), line:24:15, endln:24:21
          |vpiStmt:
          \_assignment: , line:41:21, endln:41:37
            |vpiParent:
            \_case_item: , line:41:13, endln:41:38
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@bad2.READ), line:41:33, endln:41:37
              |vpiParent:
              \_assignment: , line:41:21, endln:41:37
              |vpiName:READ
              |vpiFullName:work@bad2.READ
              |vpiActual:
              \_enum_const: (READ), line:26:27, endln:26:36
            |vpiLhs:
            \_ref_obj: (work@bad2.operation), line:41:21, endln:41:30
              |vpiParent:
              \_assignment: , line:41:21, endln:41:37
              |vpiName:operation
              |vpiFullName:work@bad2.operation
        |vpiCaseItem:
        \_case_item: , line:42:13, endln:42:39
          |vpiParent:
          \_case_stmt: , line:40:9, endln:44:16, parent:work@bad2
          |vpiExpr:
          \_ref_obj: (work@bad2.MODE_B), line:42:13, endln:42:19
            |vpiParent:
            \_case_item: , line:42:13, endln:42:39
            |vpiName:MODE_B
            |vpiFullName:work@bad2.MODE_B
            |vpiActual:
            \_enum_const: (MODE_B), line:24:23, endln:24:29
          |vpiStmt:
          \_assignment: , line:42:21, endln:42:38
            |vpiParent:
            \_case_item: , line:42:13, endln:42:39
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@bad2.WRITE), line:42:33, endln:42:38
              |vpiParent:
              \_assignment: , line:42:21, endln:42:38
              |vpiName:WRITE
              |vpiFullName:work@bad2.WRITE
              |vpiActual:
              \_enum_const: (WRITE), line:26:38, endln:26:48
            |vpiLhs:
            \_ref_obj: (work@bad2.operation), line:42:21, endln:42:30
              |vpiParent:
              \_assignment: , line:42:21, endln:42:38
              |vpiName:operation
              |vpiFullName:work@bad2.operation
        |vpiCaseItem:
        \_case_item: , line:43:13, endln:43:39
          |vpiParent:
          \_case_stmt: , line:40:9, endln:44:16, parent:work@bad2
          |vpiStmt:
          \_assignment: , line:43:22, endln:43:38
            |vpiParent:
            \_case_item: , line:43:13, endln:43:39
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@bad2.NONE), line:43:34, endln:43:38
              |vpiParent:
              \_assignment: , line:43:22, endln:43:38
              |vpiName:NONE
              |vpiFullName:work@bad2.NONE
              |vpiActual:
              \_enum_const: (NONE), line:26:50, endln:26:59
            |vpiLhs:
            \_ref_obj: (work@bad2.operation), line:43:22, endln:43:31
              |vpiParent:
              \_assignment: , line:43:22, endln:43:38
              |vpiName:operation
              |vpiFullName:work@bad2.operation
    |vpiParent:
    \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10
    |vpiAlwaysType:2
  |vpiModule:
  \_module: work@M1 (work@bad2.m1) dut.sv:47:1: , endln:47:10, parent:work@bad2
    |vpiName:m1
    |vpiFullName:work@bad2.m1
    |vpiDefName:work@M1
    |vpiDefFile:dut.sv
    |vpiDefLineNo:11
    |vpiNet:
    \_logic_net: (work@bad2.m1.b), line:11:17, endln:11:18, parent:work@bad2.m1
      |vpiName:b
      |vpiFullName:work@bad2.m1.b
      |vpiParent:
      \_module: work@M1 (work@bad2.m1) dut.sv:47:1: , endln:47:10, parent:work@bad2
    |vpiInstance:
    \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10
    |vpiParent:
    \_module: work@bad2 (work@bad2) dut.sv:28:1: , endln:49:10
    |vpiPort:
    \_port: (b), line:11:17, endln:11:18, parent:work@bad2.m1
      |vpiName:b
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@bad2.b), line:47:7, endln:47:8
        |vpiName:b
        |vpiFullName:work@bad2.b
        |vpiActual:
        \_logic_net: (work@bad2.b), line:47:7, endln:47:8, parent:work@bad2
      |vpiLowConn:
      \_ref_obj: (work@bad2.m1.b), line:47:7, endln:47:8, parent:b
        |vpiParent:
        \_port: (b), line:11:17, endln:11:18, parent:work@bad2.m1
        |vpiName:b
        |vpiFullName:work@bad2.m1.b
        |vpiActual:
        \_logic_net: (work@bad2.m1.b), line:11:17, endln:11:18, parent:work@bad2.m1
      |vpiInstance:
      \_module: work@M1 (work@bad2.m1) dut.sv:47:1: , endln:47:10, parent:work@bad2
      |vpiParent:
      \_module: work@M1 (work@bad2.m1) dut.sv:47:1: , endln:47:10, parent:work@bad2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 4
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/tests/DefaultNetType/dut.sv | ${SURELOG_DIR}/build/regression/DefaultNetType/roundtrip/dut_000.sv | 9 | 49 | 

