
---------- Begin Simulation Statistics ----------
final_tick                                84876750000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 391128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669564                       # Number of bytes of host memory used
host_op_rate                                   391896                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.67                       # Real time elapsed on the host
host_tick_rate                              331976919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084877                       # Number of seconds simulated
sim_ticks                                 84876750000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.697535                       # CPI: cycles per instruction
system.cpu.discardedOps                        189498                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36888124                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.589089                       # IPC: instructions per cycle
system.cpu.numCycles                        169753500                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132865376                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4056                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562621                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4056                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485830                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735502                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103832                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101835                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905078                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             697                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51227227                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51227227                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51227699                       # number of overall hits
system.cpu.dcache.overall_hits::total        51227699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       838018                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         838018                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       845965                       # number of overall misses
system.cpu.dcache.overall_misses::total        845965                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26502494500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26502494500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26502494500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26502494500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065245                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073664                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016246                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016246                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31625.209124                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31625.209124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31328.121731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31328.121731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       231068                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3597                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.239088                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       694250                       # number of writebacks
system.cpu.dcache.writebacks::total            694250                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64833                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64833                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781128                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781128                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24077275500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24077275500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24758379999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24758379999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31140.381021                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31140.381021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31695.675995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31695.675995                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780104                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40663583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40663583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10165657000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10165657000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22461.569225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22461.569225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       451006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       451006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9675149000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9675149000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21452.373139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21452.373139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10563644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10563644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       385438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       385438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16336837500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16336837500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42385.124196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42385.124196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14402126500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14402126500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44702.250923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44702.250923                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    681104499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    681104499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85749.024172                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85749.024172                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.920014                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52008903                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781128                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.581793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.920014                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52854868                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52854868                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686051                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475189                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024967                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278028                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278028                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278028                       # number of overall hits
system.cpu.icache.overall_hits::total        10278028                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          885                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            885                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          885                       # number of overall misses
system.cpu.icache.overall_misses::total           885                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57694500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57694500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57694500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57694500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278913                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278913                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65191.525424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65191.525424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65191.525424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65191.525424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          504                       # number of writebacks
system.cpu.icache.writebacks::total               504                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          885                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56809500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56809500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64191.525424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64191.525424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64191.525424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64191.525424                       # average overall mshr miss latency
system.cpu.icache.replacements                    504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278028                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278028                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          885                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           885                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57694500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57694500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65191.525424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65191.525424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56809500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56809500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64191.525424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64191.525424                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           298.998102                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278913                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               885                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11614.590960                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   298.998102                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.583981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.583981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279798                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279798                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84876750000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               574421                       # number of demand (read+write) hits
system.l2.demand_hits::total                   574618                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 197                       # number of overall hits
system.l2.overall_hits::.cpu.data              574421                       # number of overall hits
system.l2.overall_hits::total                  574618                       # number of overall hits
system.l2.demand_misses::.cpu.inst                688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206707                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207395                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               688                       # number of overall misses
system.l2.overall_misses::.cpu.data            206707                       # number of overall misses
system.l2.overall_misses::total                207395                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53390500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17425442000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17478832500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53390500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17425442000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17478832500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781128                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782013                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781128                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782013                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.777401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.264626                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265207                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.777401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.264626                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265207                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77602.470930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84300.202702                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84277.984040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77602.470930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84300.202702                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84277.984040                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              113636                       # number of writebacks
system.l2.writebacks::total                    113636                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207389                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207389                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46510500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15357973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15404483500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46510500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15357973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15404483500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.777401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.264619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265199                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.777401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.264619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265199                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67602.470930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74300.429122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74278.209066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67602.470930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74300.429122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74278.209066                       # average overall mshr miss latency
system.l2.replacements                         174889                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       694250                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           694250                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       694250                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       694250                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3436                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3436                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            184850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184850                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137420                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11930692500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11930692500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.426413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.426413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86819.185708                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86819.185708                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10556492500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10556492500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.426413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.426413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76819.185708                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76819.185708                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53390500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53390500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.777401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77602.470930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77602.470930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          688                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          688                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46510500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46510500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.777401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67602.470930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67602.470930                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        389571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            389571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5494749500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5494749500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79304.191262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79304.191262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4801480500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4801480500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69304.434116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69304.434116                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31906.011316                       # Cycle average of tags in use
system.l2.tags.total_refs                     1558520                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207657                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.505261                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      69.286432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        94.344190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31742.380693                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973694                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17020                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3331581                       # Number of tag accesses
system.l2.tags.data_accesses                  3331581                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    113634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006472706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6776                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6776                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              539413                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106979                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207389                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113636                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207389                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113636                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207389                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113636                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.594451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.886000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.948369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6640     97.99%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          126      1.86%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6776                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.765643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.735319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4279     63.15%     63.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.49%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2246     33.15%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              210      3.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6776                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13272896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7272704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    156.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84868789000                       # Total gap between requests
system.mem_ctrls.avgGap                     264368.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        44032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13224896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7270656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 518775.754255435080                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 155812940.528472155333                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85661338.352375656366                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          688                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       206701                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       113636                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18321000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6838498750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1970823043750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26629.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33084.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17343298.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        44032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13228864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13272896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7272704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7272704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          688                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       206701                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207389                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       113636                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        113636                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       518776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    155859691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        156378466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       518776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       518776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85685467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85685467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85685467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       518776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    155859691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       242063934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               207327                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              113604                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7116                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2969438500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1036635000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6856819750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14322.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33072.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              141530                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72001                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       107400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   191.243799                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.069851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.492471                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        71341     66.43%     66.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14309     13.32%     79.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2856      2.66%     82.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1302      1.21%     83.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9925      9.24%     92.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          707      0.66%     93.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          399      0.37%     93.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          359      0.33%     94.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6202      5.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       107400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13268928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7270656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              156.331716                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.661338                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       387237900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       205821825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      744152220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     300322260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6699576000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22781355870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13408372320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44526838395                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.605836                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34622223000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2834000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47420527000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       379598100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       201761175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      736162560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     292690620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6699576000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22124572230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13961453280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44395813965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.062134                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36063974250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2834000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45978775750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       113636                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60633                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137420                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69969                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       589047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 589047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20545600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20545600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207389                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           874803500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1116779250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       807886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          147107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322270                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           885                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458858                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2274                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342360                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2344634                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        88896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     94424192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               94513088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174889                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7272704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           956902                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004929                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070037                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 952185     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4717      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             956902                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84876750000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1476064500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1327999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1171694994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
