<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>microprocessors | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/microprocessors/</link><atom:link href="https://uoftactuarial.github.io/tag/microprocessors/index.xml" rel="self" type="application/rss+xml"/><description>microprocessors</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Sep 2003 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/icon_hu0b7a4cb9992c9ac0e91bd28ffd38dd00_9727_512x512_fill_lanczos_center_2.png</url><title>microprocessors</title><link>https://uoftactuarial.github.io/tag/microprocessors/</link></image><item><title>Modular verification of timed circuits using automatic abstraction</title><link>https://uoftactuarial.github.io/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>An asynchronous instruction length decoder</title><link>https://uoftactuarial.github.io/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>https://uoftactuarial.github.io/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-timed-2001/</guid><description/></item><item><title>Achieving fast and exact hazard-free logic minimization of extended burst-mode gC finite state machines</title><link>https://uoftactuarial.github.io/publication/jacobson-achieving-2000/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/jacobson-achieving-2000/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>Average-case optimized technology mapping of one-hot domino circuits</title><link>https://uoftactuarial.github.io/publication/wei-chun-chou-average-case-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/wei-chun-chou-average-case-1998/</guid><description/></item></channel></rss>