# Digital-vlsi-soc-design-and-planning
Documentation of my learning journey for this particular course.


<details>
  <summary><strong>ðŸ“˜ Day-wise Digital VLSI SoC Design Journey (Click to Expand)</strong></summary>

  <ul>
    <li>
      <a href="images/day%201%20images">
        ðŸ“… Day 1 â€“ Open-source EDA, OpenLANE & RTL-to-GDS Overview
      </a>
    </li>
    <li>
      <a href="images/day%202%20images">
        ðŸ“… Day 2 â€“ Floorplanning, Placement & Library Characterization
      </a>
    </li>
    <li>
      <a href="images/day%203%20images">
        ðŸ“… Day 3 â€“ Standard Cell Design & SPICE Characterization
      </a>
    </li>
    <li>
      <a href="images/day%204%20images">
        ðŸ“… Day 4 â€“ Timing Analysis & Clock Tree Synthesis
      </a>
    </li>
    <li>
      <a href="images/day%205%20images">
        ðŸ“… Day 5 â€“ Routing, DRC & Final RTL-to-GDS Closure
      </a>
    </li>
  </ul>

</details>


## ðŸ“… Day 1 â€“ OpenLane & Synthesis Flow

### Lab Day 1 â€“ Part 1
<img src="images/day%201%20images/lab%20day%201%20part%201.JPG"/>

### Lab Day 1 â€“ Part 2
<img src="images/day%201%20images/lab%20day%20part%202.JPG"/>

### Lab Day 1 â€“ Part 3
<img src="images/day%201%20images/lab%20day%201%20part%203.JPG"/>

### Lab Day 1 â€“ Part 4
<img src="images/day%201%20images/lab%20day%201%20part%204.JPG"/>

### Lab Day 1 â€“ Part 5
<img src="images/day%201%20images/lab%20day%201%20part%205.JPG"/>

### Lab Day 1 â€“ Part 6
<img src="images/day%201%20images/lab%20day%201%20part%206.JPG"/>

### Lab Day 1 â€“ Part 7
<img src="images/day%201%20images/lab%20day%201%20part%207.JPG"/>

### Lab Day 1 â€“ Part 8
<img src="images/day%201%20images/lab%20day%201%20part%208.JPG"/>

<hr/>

### OpenLane Work Directory (Day 1)
<img src="images/day%201%20images/openlane%20work%20directory%20day%201.JPG"/>

### OpenLane Open (Day 1)
<img src="images/day%201%20images/day%201%20lab%20openlane%20open.JPG"/>

### config.tcl File
<img src="images/day%201%20images/day%201%20lab%20config.tcl%20fike.JPG"/>

### Prep Design â€“ picorv32a
<img src="images/day%201%20images/day%201%20lab%20prep%20-design%20picorv32a.JPG"/>

### New Runs File Created
<img src="images/day%201%20images/day%201%20lab,%20new%20runs%20file%20created.JPG"/>

### Results Folder
<img src="images/day%201%20images/results%20folder%20day%201%20lab.JPG"/>

### Successful Synthesis
<img src="images/day%201%20images/successful%20synthesis.JPG"/>

### Number of Flip-Flops
<img src="images/day%201%20images/no%20of%20ff%201613%20day%201.JPG"/>

### FF Ratio (Final)
<img src="images/day%201%20images/ff%20ratio%20final%20day%201.JPG"/>

### FF Ratio (Percentage)
<img src="images/day%201%20images/ff%20ratio%20in%20percentage%20day%201.JPG"/>

### Synthesised Netlist (Runs Folder)
<img src="images/day%201%20images/synthesised%20netlist%20in%20runs%20folder.JPG"/>

### Synthesised Netlist (Gedit)
<img src="images/day%201%20images/synthesised%20netlist%20in%20gedit%20day%201.JPG"/>

### Yosys Statistics Report
<img src="images/day%201%20images/yosys%20statistics%20report%20day%201.JPG"/>

### Yosys Stats Report (Gedit)
<img src="images/day%201%20images/yosys%20stats%20report%20gedit%20day%201.JPG"/>

### Available Reports
<img src="images/day%201%20images/different%20available%20reports%20day%201.JPG"/>

### OpenSTA Timing Report
<img src="images/day%201%20images/opensta%20timing%20day%201.JPG"/>

##ðŸ“… Day 2 â€“ Floorplanning, Power Planning & Placement
###Theory â€“ Decoupling Capacitors
<img src="images/day%202%20images/theory%20decoupling%20cap.JPG"/>
###Decoupling Capacitor â€“ Example
<img src="images/day%202%20images/decap%202.JPG"/>
###Ground Bounce
<img src="images/day%202%20images/day%202%20ground%20bounce.JPG"/>
###Voltage Droop
<img src="images/day%202%20images/voltage%20droop.JPG"/>
###Solution to Voltage Droop
<img src="images/day%202%20images/solution%20to%20voltage%20droop..JPG"/>
###Voltage Droop Solution â€“ Multiple Supplies & Grounds
<img src="images/day%202%20images/solution%20to%20voltage%20droop-%20multiple%20supplies%20and%20grounds.JPG"/>
###Power Planning & Meshes
<img src="images/day%202%20images/power%20planning%20and%20meshes.JPG"/> <hr/>
###Design to be Placed
<img src="images/day%202%20images/day%202%20design%20to%20be%20placed.JPG"/>
###Port Placement on Die
<img src="images/day%202%20images/port%20placement%20on%20die.JPG"/>
###Ready for PnR
<img src="images/day%202%20images/ready%20for%20pnr.JPG"/> <hr/>
###Config README
<img src="images/day%202%20images/config%20readme.JPG"/>
###Floorplanning & Core Utilisation (Config README)
<img src="images/day%202%20images/floorplanning%20and%20core%20utilisation%20in%20config%20readme.JPG"/>
###Floorplan TCL
<img src="images/day%202%20images/floorplan%20tcl.JPG"/>
###Design Config Files
<img src="images/day%202%20images/design%20config%20files.JPG"/>
###Config TCL in Design Folder
<img src="images/day%202%20images/config%20tcl%20in%20design%20folder.JPG"/> <hr/>
###Successful Floorplan
<img src="images/day%202%20images/successful%20floorplan.JPG"/>
###Floorplan DEF (PNG)
<img src="images/day%202%20images/floorplan%20def%20png.JPG"/>
###Floorplan DEF (Gedit)
<img src="images/day%202%20images/flooplan%20def%20gedit.JPG"/>
###Magic Output of Floorplan
<img src="images/day%202%20images/magic%20output%20of%20floorplan.JPG"/>
###Pin Selection in Magic
<img src="images/day%202%20images/pin%20select%20magic.JPG"/>
###Presence of Std Cells Before Placement
<img src="images/day%202%20images/presence%20of%20std%20cells%20in%20lower%20left%20even%20before%20placement.JPG"/>
###Post-Floorplan Magic View
<img src="images/day%202%20images/post%20floorplan%20magic%20view.JPG"/> <hr/>
###STA Slide
<img src="images/day%202%20images/sta%20slide.JPG"/>
###Successful Placement
<img src="images/day%202%20images/successful%20placement.JPG"/>
###Placement Run Output Directory
<img src="images/day%202%20images/placement%20run%20output%20dir.JPG"/>
###picorv32 Post-Placement View
<img src="images/day%202%20images/pciorv32%20post%20placement%20png.JPG"/>
###Magic Output of Floorplan (Tool)
<img src="images/day%202%20images/magic%20output%20of%20floorplan%20in%20tool.JPG"/>
###Magic Output Post Placement
<img src="images/day%202%20images/magic%20output%20post%20placement.JPG"/> <hr/>
###Lecture â€“ Cell Design Flow (Post Placement & Routing)
<img src="images/day%202%20images/lecture%20cell%20design%20flow%20post%20placement%20and%20routing.JPG"/>
###Cell Design Flow
<img src="images/day%202%20images/cell%20design%20flow.JPG"/>
###Complete Cell Design Flow
<img src="images/day%202%20images/complete%20cell%20design%20flow.JPG"/>
###Characterisation Flow
<img src="images/day%202%20images/characterisation%20flow.JPG"/>
###Model File
<img src="images/day%202%20images/model%20file%20txt].JPG"/>


