// Seed: 2372272184
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output wire id_4,
    output supply0 id_5,
    output tri1 id_6,
    input wand id_7,
    output supply0 id_8,
    output wire id_9,
    input wor id_10,
    output supply0 id_11,
    input supply1 id_12,
    output tri id_13
);
  assign id_8 = 1'd0;
  wire id_15;
  assign id_6 = 1 == 1;
endmodule
module module_1 (
    output wire id_0,
    input logic id_1,
    input supply0 id_2,
    output logic id_3,
    output tri0 id_4,
    output wand id_5,
    input logic id_6,
    input wand id_7,
    input uwire id_8,
    output uwire id_9,
    output logic id_10,
    input wire id_11
);
  always @(posedge id_7) begin
    id_10 = #1 id_6;
  end
  wire id_13;
  always @*
    if (1'b0) id_3 <= id_6;
    else {1'd0, id_1} <= ~id_7;
  module_0(
      id_11, id_11, id_5, id_7, id_9, id_9, id_9, id_7, id_4, id_5, id_2, id_0, id_2, id_5
  );
endmodule
