--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 519 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.132ns.
--------------------------------------------------------------------------------

Paths for end point CntTest/count_25 (SLICE_X62Y151.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y139.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X62Y139.G1     net (fanout=1)        0.566   CntTest/count<1>
    SLICE_X62Y139.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (2.378ns logic, 0.566ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y140.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X62Y140.F2     net (fanout=3)        0.532   CntTest/count<2>
    SLICE_X62Y140.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (2.304ns logic, 0.532ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y139.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X62Y139.F4     net (fanout=4)        0.353   CntTest/count<0>
    SLICE_X62Y139.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (2.393ns logic, 0.353ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_24 (SLICE_X62Y151.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y139.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X62Y139.G1     net (fanout=1)        0.566   CntTest/count<1>
    SLICE_X62Y139.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (2.323ns logic, 0.566ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.781ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y140.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X62Y140.F2     net (fanout=3)        0.532   CntTest/count<2>
    SLICE_X62Y140.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (2.249ns logic, 0.532ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.691ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y139.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X62Y139.F4     net (fanout=4)        0.353   CntTest/count<0>
    SLICE_X62Y139.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X62Y151.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.691ns (2.338ns logic, 0.353ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_23 (SLICE_X62Y150.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y139.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X62Y139.G1     net (fanout=1)        0.566   CntTest/count<1>
    SLICE_X62Y139.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (2.289ns logic, 0.566ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y140.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X62Y140.F2     net (fanout=3)        0.532   CntTest/count<2>
    SLICE_X62Y140.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (2.215ns logic, 0.532ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.657ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y139.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X62Y139.F4     net (fanout=4)        0.353   CntTest/count<0>
    SLICE_X62Y139.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X62Y140.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X62Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X62Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X62Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X62Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X62Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X62Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X62Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X62Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X62Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X62Y150.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (2.304ns logic, 0.353ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point CntTest/count_3 (SLICE_X62Y140.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_3 to CntTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y140.YQ     Tcko                  0.331   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X62Y140.G4     net (fanout=1)        0.320   CntTest/count<3>
    SLICE_X62Y140.CLK    Tckg        (-Th)    -0.136   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_xor<3>
                                                       CntTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.467ns logic, 0.320ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_4 (SLICE_X62Y141.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_4 (FF)
  Destination:          CntTest/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_4 to CntTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y141.XQ     Tcko                  0.331   CntTest/count<4>
                                                       CntTest/count_4
    SLICE_X62Y141.F4     net (fanout=1)        0.308   CntTest/count<4>
    SLICE_X62Y141.CLK    Tckf        (-Th)    -0.157   CntTest/count<4>
                                                       CntTest/count<4>_rt
                                                       CntTest/Mcount_count_xor<4>
                                                       CntTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_6 (SLICE_X62Y142.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_6 (FF)
  Destination:          CntTest/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_6 to CntTest/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y142.XQ     Tcko                  0.331   CntTest/count<6>
                                                       CntTest/count_6
    SLICE_X62Y142.F4     net (fanout=1)        0.308   CntTest/count<6>
    SLICE_X62Y142.CLK    Tckf        (-Th)    -0.157   CntTest/count<6>
                                                       CntTest/count<6>_rt
                                                       CntTest/Mcount_count_xor<6>
                                                       CntTest/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/Sync_TRG1/CLK
  Logical resource: PhaseSwitch/Sync_TRG1/CK
  Location pin: SLICE_X49Y158.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X62Y139.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_1/CK
  Location pin: SLICE_X62Y139.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y5.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y5.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y5.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.115ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_1 (SLICE_X3Y97.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[2].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.478ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (1.897 - 1.977)
  Source Clock:         adc_deser_i/DCO<0> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[2].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y95.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[2].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/IDDR_inst/FF1
    SLICE_X3Y97.BY       net (fanout=2)        0.625   adc_deser_i/LVDS_buf_ADC[2].SERDES/Data_n
    SLICE_X3Y97.CLK      Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.853ns logic, 0.625ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_1 (SLICE_X4Y72.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[3].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.474ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.986 - 1.012)
  Source Clock:         adc_deser_i/DCO<0> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[3].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y71.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[3].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/IDDR_inst/FF1
    SLICE_X4Y72.BY       net (fanout=2)        0.633   adc_deser_i/LVDS_buf_ADC[3].SERDES/Data_n
    SLICE_X4Y72.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.841ns logic, 0.633ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_1 (SLICE_X1Y126.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[1].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.480ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (1.001 - 1.013)
  Source Clock:         adc_deser_i/DCO<0> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[1].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y121.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[1].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/IDDR_inst/FF1
    SLICE_X1Y126.BY      net (fanout=2)        0.627   adc_deser_i/LVDS_buf_ADC[1].SERDES/Data_n
    SLICE_X1Y126.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.853ns logic, 0.627ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider_1 (SLICE_X23Y146.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<0> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider_1 to adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y146.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider<1>
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider_1
    SLICE_X23Y146.G4     net (fanout=5)        0.325   adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider<1>
    SLICE_X23Y146.CLK    Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider<1>
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/Mcount_clk_divider_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_2 (SLICE_X3Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<0> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_1 to adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y97.YQ       Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_1
    SLICE_X3Y97.BX       net (fanout=2)        0.296   adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN<1>
    SLICE_X3Y97.CLK      Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.234ns logic, 0.296ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_2 (SLICE_X1Y126.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<0> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_1 to adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y126.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_1
    SLICE_X1Y126.BX      net (fanout=2)        0.296   adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN<1>
    SLICE_X1Y126.CLK     Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.234ns logic, 0.296ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[1].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X23Y146.CLK
  Clock network: adc_deser_i/DCO<0>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[3].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[3].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X21Y91.CLK
  Clock network: adc_deser_i/DCO<0>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[2].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[2].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X16Y99.CLK
  Clock network: adc_deser_i/DCO<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.003ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_1 (SLICE_X3Y121.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[6].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.479ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.993 - 1.016)
  Source Clock:         adc_deser_i/DCO<1> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[6].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y123.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[6].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/IDDR_inst/FF1
    SLICE_X3Y121.BY      net (fanout=2)        0.626   adc_deser_i/LVDS_buf_ADC[6].SERDES/Data_n
    SLICE_X3Y121.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.853ns logic, 0.626ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_1 (SLICE_X4Y105.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[7].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.987 - 1.009)
  Source Clock:         adc_deser_i/DCO<1> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[7].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y107.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[7].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/IDDR_inst/FF1
    SLICE_X4Y105.BY      net (fanout=2)        0.631   adc_deser_i/LVDS_buf_ADC[7].SERDES/Data_n
    SLICE_X4Y105.CLK     Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.841ns logic, 0.631ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_1 (SLICE_X1Y94.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[4].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.480ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (1.000 - 1.011)
  Source Clock:         adc_deser_i/DCO<1> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[4].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[4].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/IDDR_inst/FF1
    SLICE_X1Y94.BY       net (fanout=2)        0.627   adc_deser_i/LVDS_buf_ADC[4].SERDES/Data_n
    SLICE_X1Y94.CLK      Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.853ns logic, 0.627ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider_1 (SLICE_X16Y118.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider_0 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<1> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider_0 to adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y118.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider<0>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider_0
    SLICE_X16Y118.G4     net (fanout=2)        0.337   adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider<0>
    SLICE_X16Y118.CLK    Tckg        (-Th)     0.143   adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider<1>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/Mcount_clk_divider_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/DivClk/clk_divider_1
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.170ns logic, 0.337ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_2 (SLICE_X1Y94.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<1> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_1 to adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.YQ       Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_1
    SLICE_X1Y94.BX       net (fanout=2)        0.298   adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN<1>
    SLICE_X1Y94.CLK      Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.234ns logic, 0.298ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_2 (SLICE_X3Y121.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<1> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_1 to adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y121.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_1
    SLICE_X3Y121.BX      net (fanout=2)        0.307   adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN<1>
    SLICE_X3Y121.CLK     Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.234ns logic, 0.307ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[5].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[5].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X19Y133.CLK
  Clock network: adc_deser_i/DCO<1>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[7].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[7].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X12Y92.CLK
  Clock network: adc_deser_i/DCO<1>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[4].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[4].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X24Y109.CLK
  Clock network: adc_deser_i/DCO<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_1 (SLICE_X1Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[10].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.549ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.991 - 1.005)
  Source Clock:         adc_deser_i/DCO<2> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[10].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y83.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[10].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/IDDR_inst/FF1
    SLICE_X1Y85.BY       net (fanout=2)        0.696   adc_deser_i/LVDS_buf_ADC[10].SERDES/Data_n
    SLICE_X1Y85.CLK      Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.853ns logic, 0.696ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_1 (SLICE_X4Y93.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[11].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.474ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.992 - 1.014)
  Source Clock:         adc_deser_i/DCO<2> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[11].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y91.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[11].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[11].SERDES/IDDR_inst/FF1
    SLICE_X4Y93.BY       net (fanout=2)        0.633   adc_deser_i/LVDS_buf_ADC[11].SERDES/Data_n
    SLICE_X4Y93.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.841ns logic, 0.633ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN_1 (SLICE_X2Y117.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[9].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.467ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.988 - 1.008)
  Source Clock:         adc_deser_i/DCO<2> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[9].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y117.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[9].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[9].SERDES/IDDR_inst/FF1
    SLICE_X2Y117.BY      net (fanout=2)        0.626   adc_deser_i/LVDS_buf_ADC[9].SERDES/Data_n
    SLICE_X2Y117.CLK     Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.841ns logic, 0.626ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider_1 (SLICE_X14Y125.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider_1 to adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y125.YQ     Tcko                  0.331   adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider<1>
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider_1
    SLICE_X14Y125.G4     net (fanout=5)        0.337   adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider<1>
    SLICE_X14Y125.CLK    Tckg        (-Th)     0.143   adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider<1>
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/Mcount_clk_divider_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/DivClk/clk_divider_1
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.188ns logic, 0.337ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_2 (SLICE_X1Y120.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_1 to adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y120.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_1
    SLICE_X1Y120.BX      net (fanout=2)        0.296   adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN<1>
    SLICE_X1Y120.CLK     Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.234ns logic, 0.296ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_2 (SLICE_X1Y85.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_1 to adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y85.YQ       Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_1
    SLICE_X1Y85.BX       net (fanout=2)        0.307   adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN<1>
    SLICE_X1Y85.CLK      Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.234ns logic, 0.307ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[9].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[9].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X6Y117.CLK
  Clock network: adc_deser_i/DCO<2>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[11].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[11].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X8Y77.CLK
  Clock network: adc_deser_i/DCO<2>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[10].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[10].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X15Y91.CLK
  Clock network: adc_deser_i/DCO<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.989ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1 (SLICE_X4Y99.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[13].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.474ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.998 - 1.019)
  Source Clock:         adc_deser_i/DCO<3> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[13].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y99.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[13].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/IDDR_inst/FF1
    SLICE_X4Y99.BY       net (fanout=2)        0.633   adc_deser_i/LVDS_buf_ADC[13].SERDES/Data_n
    SLICE_X4Y99.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.841ns logic, 0.633ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_1 (SLICE_X1Y107.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[12].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.997 - 1.014)
  Source Clock:         adc_deser_i/DCO<3> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[12].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y105.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[12].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[12].SERDES/IDDR_inst/FF1
    SLICE_X1Y107.BY      net (fanout=2)        0.619   adc_deser_i/LVDS_buf_ADC[12].SERDES/Data_n
    SLICE_X1Y107.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.853ns logic, 0.619ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN_1 (SLICE_X2Y121.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[15].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN_1 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.479ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (1.007 - 1.013)
  Source Clock:         adc_deser_i/DCO<3> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[15].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y119.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[15].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[15].SERDES/IDDR_inst/FF1
    SLICE_X2Y121.BY      net (fanout=2)        0.638   adc_deser_i/LVDS_buf_ADC[15].SERDES/Data_n
    SLICE_X2Y121.CLK     Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.841ns logic, 0.638ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_2 (SLICE_X1Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<3> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_1 to adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y107.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_1
    SLICE_X1Y107.BX      net (fanout=2)        0.296   adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN<1>
    SLICE_X1Y107.CLK     Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.234ns logic, 0.296ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP_2 (SLICE_X1Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<3> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP_1 to adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP<2>
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP_1
    SLICE_X1Y108.BX      net (fanout=2)        0.307   adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP<1>
    SLICE_X1Y108.CLK     Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP<2>
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/DataP_2
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.234ns logic, 0.307ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_2 (SLICE_X4Y99.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<3> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1 to adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y99.YQ       Tcko                  0.331   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1
    SLICE_X4Y99.BX       net (fanout=2)        0.298   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN<1>
    SLICE_X4Y99.CLK      Tckdi       (-Th)     0.082   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN<2>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.249ns logic, 0.298ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[15].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[15].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X4Y130.CLK
  Clock network: adc_deser_i/DCO<3>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[13].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[13].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X11Y98.CLK
  Clock network: adc_deser_i/DCO<3>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[12].SERDES/DivClk/clk_divider<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[12].SERDES/DivClk/clk_divider_1/CK
  Location pin: SLICE_X12Y116.CLK
  Clock network: adc_deser_i/DCO<3>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.796ns.
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X65Y141.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.702 - 0.731)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp1/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y133.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X65Y141.F1     net (fanout=4)        1.002   PowerUp1/Trig
    SLICE_X65Y141.X      Tilo                  0.194   PowerUp2/Trig
                                                       PowerUp2/Trig_not00011
    SLICE_X65Y141.CE     net (fanout=1)        0.430   PowerUp2/Trig_not0001
    SLICE_X65Y141.CLK    Tceck                 0.553   PowerUp2/Trig
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (1.087ns logic, 1.432ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X69Y133.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y139.YQ     Tcko                  0.340   PowerUp0
                                                       PowerUp0
    SLICE_X69Y132.G1     net (fanout=3)        0.965   PowerUp0
    SLICE_X69Y132.Y      Tilo                  0.194   PowerUp1/Trig_not0001
                                                       PowerUp1/Trig_not00011
    SLICE_X69Y133.CE     net (fanout=1)        0.430   PowerUp1/Trig_not0001
    SLICE_X69Y133.CLK    Tceck                 0.553   PowerUp1/Trig
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (1.087ns logic, 1.395ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X69Y133.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y139.YQ     Tcko                  0.340   PowerUp0
                                                       PowerUp0
    SLICE_X69Y133.G4     net (fanout=3)        0.737   PowerUp0
    SLICE_X69Y133.CLK    Tgck                  0.563   PowerUp1/Trig
                                                       PowerUp1/Trig_mux00002
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (0.903ns logic, 0.737ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X65Y141.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp2/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp2/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y141.YQ     Tcko                  0.313   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X65Y141.G4     net (fanout=2)        0.325   PowerUp2/Trig
    SLICE_X65Y141.CLK    Tckg        (-Th)     0.125   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X69Y133.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp1/Trig to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y133.XQ     Tcko                  0.313   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X69Y133.BX     net (fanout=4)        0.307   PowerUp1/Trig
    SLICE_X69Y133.CLK    Tckdi       (-Th)    -0.123   PowerUp1/Trig
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.436ns logic, 0.307ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X69Y133.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.731 - 0.705)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y139.YQ     Tcko                  0.313   PowerUp0
                                                       PowerUp0
    SLICE_X69Y133.F4     net (fanout=3)        0.678   PowerUp0
    SLICE_X69Y133.CLK    Tckf        (-Th)    -0.174   PowerUp1/Trig
                                                       PowerUp1/Trig_mux00001
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.487ns logic, 0.678ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp1/Trig/CLK
  Logical resource: PowerUp1/Trig/CK
  Location pin: SLICE_X69Y133.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp2/Trig/CLK
  Logical resource: PowerUp2/Trig/CK
  Location pin: SLICE_X65Y141.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp0/CLK
  Logical resource: PowerUp0/CK
  Location pin: SLICE_X65Y139.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.102ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X50Y184.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/FastTrig_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FindMaxAmp_i/FastTrig_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y149.YQ     Tcko                  0.360   FindMaxAmp_i/FastTrig_o
                                                       FindMaxAmp_i/FastTrig_o
    SLICE_X50Y184.BY     net (fanout=3)        1.483   FindMaxAmp_i/FastTrig_o
    SLICE_X50Y184.CLK    Tdick                 0.280   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      2.123ns (0.640ns logic, 1.483ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X51Y184.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y184.XQ     Tcko                  0.360   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X51Y184.F1     net (fanout=2)        0.575   Led_B/ES1/Trig1
    SLICE_X51Y184.X      Tilo                  0.194   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X51Y184.CE     net (fanout=1)        0.430   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X51Y184.CLK    Tceck                 0.553   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (1.107ns logic, 1.005ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.893ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y184.YQ     Tcko                  0.360   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X51Y184.F4     net (fanout=3)        0.356   Led_B/ES1/Trig0
    SLICE_X51Y184.X      Tilo                  0.194   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X51Y184.CE     net (fanout=1)        0.430   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X51Y184.CLK    Tceck                 0.553   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.107ns logic, 0.786ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X51Y184.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y184.XQ     Tcko                  0.360   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X51Y184.G1     net (fanout=2)        0.575   Led_B/ES1/Trig1
    SLICE_X51Y184.CLK    Tgck                  0.231   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.591ns logic, 0.575ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X51Y184.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y184.YQ     Tcko                  0.331   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X51Y184.G4     net (fanout=3)        0.328   Led_B/ES1/Trig0
    SLICE_X51Y184.CLK    Tckg        (-Th)     0.125   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.206ns logic, 0.328ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X50Y184.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y184.YQ     Tcko                  0.331   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X50Y184.BX     net (fanout=3)        0.311   Led_B/ES1/Trig0
    SLICE_X50Y184.CLK    Tckdi       (-Th)     0.082   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.249ns logic, 0.311ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X51Y184.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/DurTrig_SRFF/Trig (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/DurTrig_SRFF/Trig to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y184.YQ     Tcko                  0.313   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    SLICE_X51Y184.G2     net (fanout=2)        0.487   Led_B/DurTrig_SRFF/Trig
    SLICE_X51Y184.CLK    Tckg        (-Th)     0.125   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.188ns logic, 0.487ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/DurTrig_SRFF/Trig/CLK
  Logical resource: Led_B/DurTrig_SRFF/Trig/CK
  Location pin: SLICE_X51Y184.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig1/CK
  Location pin: SLICE_X50Y184.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig0/CK
  Location pin: SLICE_X50Y184.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" 
TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 118 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.774ns.
--------------------------------------------------------------------------------

Paths for end point ADCTest/count_5 (SLICE_X56Y153.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (5.368 - 5.414)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y133.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X64Y141.G1     net (fanout=4)        1.005   PowerUp1/Trig
    SLICE_X64Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y153.SR     net (fanout=4)        1.256   PwrUpReset
    SLICE_X56Y153.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (1.692ns logic, 2.261ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (5.368 - 5.385)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y141.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X64Y141.G3     net (fanout=2)        0.434   PowerUp2/Trig
    SLICE_X64Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y153.SR     net (fanout=4)        1.256   PwrUpReset
    SLICE_X56Y153.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.692ns logic, 1.690ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_4 (SLICE_X57Y153.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (5.368 - 5.414)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y133.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X64Y141.G1     net (fanout=4)        1.005   PowerUp1/Trig
    SLICE_X64Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X57Y153.SR     net (fanout=4)        1.077   PwrUpReset
    SLICE_X57Y153.CLK    Tsrck                 1.037   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.572ns logic, 2.082ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (5.368 - 5.385)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y141.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X64Y141.G3     net (fanout=2)        0.434   PowerUp2/Trig
    SLICE_X64Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X57Y153.SR     net (fanout=4)        1.077   PwrUpReset
    SLICE_X57Y153.CLK    Tsrck                 1.037   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (1.572ns logic, 1.511ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_0 (SLICE_X57Y150.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (5.366 - 5.414)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y133.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X64Y141.G1     net (fanout=4)        1.005   PowerUp1/Trig
    SLICE_X64Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X57Y150.SR     net (fanout=4)        1.064   PwrUpReset
    SLICE_X57Y150.CLK    Tsrck                 1.037   ADCTest/count<0>
                                                       ADCTest/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.572ns logic, 2.069ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.070ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (5.366 - 5.385)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y141.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X64Y141.G3     net (fanout=2)        0.434   PowerUp2/Trig
    SLICE_X64Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X57Y150.SR     net (fanout=4)        1.064   PwrUpReset
    SLICE_X57Y150.CLK    Tsrck                 1.037   ADCTest/count<0>
                                                       ADCTest/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (1.572ns logic, 1.498ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_23 (SLICE_X65Y131.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_22 (FF)
  Destination:          ShiftReg_test/tmp_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_22 to ShiftReg_test/tmp_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y131.YQ     Tcko                  0.313   ShiftReg_test/tmp<23>
                                                       ShiftReg_test/tmp_22
    SLICE_X65Y131.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<22>
    SLICE_X65Y131.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<23>
                                                       ShiftReg_test/tmp_23
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_25 (SLICE_X63Y133.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_24 (FF)
  Destination:          ShiftReg_test/tmp_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_24 to ShiftReg_test/tmp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y133.YQ     Tcko                  0.313   ShiftReg_test/tmp<25>
                                                       ShiftReg_test/tmp_24
    SLICE_X63Y133.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<24>
    SLICE_X63Y133.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<25>
                                                       ShiftReg_test/tmp_25
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_41 (SLICE_X57Y154.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_40 (FF)
  Destination:          ShiftReg_test/tmp_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_40 to ShiftReg_test/tmp_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y154.YQ     Tcko                  0.313   ShiftReg_test/tmp<41>
                                                       ShiftReg_test/tmp_40
    SLICE_X57Y154.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<40>
    SLICE_X57Y154.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<41>
                                                       ShiftReg_test/tmp_41
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<23>/SR
  Logical resource: ShiftReg_test/tmp_23/SR
  Location pin: SLICE_X65Y131.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<23>/SR
  Logical resource: ShiftReg_test/tmp_23/SR
  Location pin: SLICE_X65Y131.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<23>/SR
  Logical resource: ShiftReg_test/tmp_22/SR
  Location pin: SLICE_X65Y131.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" 
TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10860 paths analyzed, 659 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.237ns.
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[2].Threshold/Trig (SLICE_X20Y120.F2), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_12_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.909ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.935 - 0.975)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_12_2 to FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y120.XQ     Tcko                  0.360   FindMaxAmp_i/Aver2_12_2
                                                       FindMaxAmp_i/Aver2_12_2
    SLICE_X22Y120.G1     net (fanout=2)        1.237   FindMaxAmp_i/Aver2_12_2
    SLICE_X22Y120.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_4_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001C11
    SLICE_X21Y119.G3     net (fanout=1)        0.438   FindMaxAmp_i/Madd_GroupSum_2_addsub0001C1
    SLICE_X21Y119.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
    SLICE_X21Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
    SLICE_X21Y120.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_xor<5>
    SLICE_X20Y118.G2     net (fanout=1)        0.568   FindMaxAmp_i/GroupSum_2_addsub0001<5>
    SLICE_X20Y118.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X20Y119.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X20Y119.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<2><7>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_xor<6>
    SLICE_X20Y120.F2     net (fanout=1)        0.838   FindMaxAmp_i/GroupSum<2><6>
    SLICE_X20Y120.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.909ns (2.828ns logic, 3.081ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_12_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.812ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.935 - 0.975)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_12_2 to FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y120.XQ     Tcko                  0.360   FindMaxAmp_i/Aver2_12_2
                                                       FindMaxAmp_i/Aver2_12_2
    SLICE_X22Y120.G1     net (fanout=2)        1.237   FindMaxAmp_i/Aver2_12_2
    SLICE_X22Y120.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_4_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001C11
    SLICE_X21Y119.G3     net (fanout=1)        0.438   FindMaxAmp_i/Madd_GroupSum_2_addsub0001C1
    SLICE_X21Y119.COUT   Topcyg                0.462   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
    SLICE_X21Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
    SLICE_X21Y120.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_xor<5>
    SLICE_X20Y118.G2     net (fanout=1)        0.568   FindMaxAmp_i/GroupSum_2_addsub0001<5>
    SLICE_X20Y118.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X20Y119.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X20Y119.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<2><7>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_xor<6>
    SLICE_X20Y120.F2     net (fanout=1)        0.838   FindMaxAmp_i/GroupSum<2><6>
    SLICE_X20Y120.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (2.731ns logic, 3.081ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_9_3 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.803ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.935 - 0.965)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_9_3 to FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y115.YQ     Tcko                  0.360   FindMaxAmp_i/Aver2_9_2
                                                       FindMaxAmp_i/Aver2_9_3
    SLICE_X23Y121.G2     net (fanout=7)        1.350   FindMaxAmp_i/Aver2_9_3
    SLICE_X23Y121.Y      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_4_addsub0001C2
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001C21
    SLICE_X21Y120.F2     net (fanout=1)        0.505   FindMaxAmp_i/Madd_GroupSum_2_addsub0001C2
    SLICE_X21Y120.YMUX   Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_xor<5>
    SLICE_X20Y118.G2     net (fanout=1)        0.568   FindMaxAmp_i/GroupSum_2_addsub0001<5>
    SLICE_X20Y118.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X20Y119.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X20Y119.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<2><7>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_xor<6>
    SLICE_X20Y120.F2     net (fanout=1)        0.838   FindMaxAmp_i/GroupSum<2><6>
    SLICE_X20Y120.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (2.542ns logic, 3.261ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[2].Threshold/Trig (SLICE_X20Y120.F4), 326 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_9_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.935 - 0.965)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_9_1 to FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y114.YQ     Tcko                  0.360   FindMaxAmp_i/Aver2_9_0
                                                       FindMaxAmp_i/Aver2_9_1
    SLICE_X21Y118.G4     net (fanout=7)        1.288   FindMaxAmp_i/Aver2_9_1
    SLICE_X21Y118.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<1>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001R5
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<1>
    SLICE_X21Y119.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<1>
    SLICE_X21Y119.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_xor<2>
    SLICE_X20Y117.F2     net (fanout=1)        0.975   FindMaxAmp_i/GroupSum_2_addsub0001<2>
    SLICE_X20Y117.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<3>
    SLICE_X20Y118.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<3>
    SLICE_X20Y118.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_xor<5>
    SLICE_X20Y120.G4     net (fanout=1)        0.555   FindMaxAmp_i/GroupSum<2><5>
    SLICE_X20Y120.Y      Tilo                  0.195   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot_SW1
    SLICE_X20Y120.F4     net (fanout=1)        0.159   N51
    SLICE_X20Y120.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (2.856ns logic, 2.977ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_9_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.814ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.935 - 0.965)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_9_1 to FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y114.YQ     Tcko                  0.360   FindMaxAmp_i/Aver2_9_0
                                                       FindMaxAmp_i/Aver2_9_1
    SLICE_X21Y118.G4     net (fanout=7)        1.288   FindMaxAmp_i/Aver2_9_1
    SLICE_X21Y118.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<1>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001R5
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<1>
    SLICE_X21Y119.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<1>
    SLICE_X21Y119.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_xor<2>
    SLICE_X20Y117.F2     net (fanout=1)        0.975   FindMaxAmp_i/GroupSum_2_addsub0001<2>
    SLICE_X20Y117.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<3>
    SLICE_X20Y118.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<3>
    SLICE_X20Y118.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_xor<4>
    SLICE_X20Y120.G3     net (fanout=1)        0.614   FindMaxAmp_i/GroupSum<2><4>
    SLICE_X20Y120.Y      Tilo                  0.195   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot_SW1
    SLICE_X20Y120.F4     net (fanout=1)        0.159   N51
    SLICE_X20Y120.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (2.778ns logic, 3.036ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_8_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.747ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.935 - 0.946)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_8_1 to FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y123.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_8_0
                                                       FindMaxAmp_i/Aver2_8_1
    SLICE_X21Y116.F2     net (fanout=4)        0.937   FindMaxAmp_i/Aver2_8_1
    SLICE_X21Y116.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_2_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001C1
    SLICE_X21Y119.F2     net (fanout=1)        0.533   FindMaxAmp_i/Madd_GroupSum_2_addsub0001C
    SLICE_X21Y119.XMUX   Topx                  0.555   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_xor<2>
    SLICE_X20Y117.F2     net (fanout=1)        0.975   FindMaxAmp_i/GroupSum_2_addsub0001<2>
    SLICE_X20Y117.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<3>
    SLICE_X20Y118.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<3>
    SLICE_X20Y118.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_xor<5>
    SLICE_X20Y120.G4     net (fanout=1)        0.555   FindMaxAmp_i/GroupSum<2><5>
    SLICE_X20Y120.Y      Tilo                  0.195   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot_SW1
    SLICE_X20Y120.F4     net (fanout=1)        0.159   N51
    SLICE_X20Y120.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (2.588ns logic, 3.159ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[4].Threshold/Trig (SLICE_X25Y123.F4), 326 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_9_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[4].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.742ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.896 - 0.965)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_9_1 to FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y114.YQ     Tcko                  0.360   FindMaxAmp_i/Aver2_9_0
                                                       FindMaxAmp_i/Aver2_9_1
    SLICE_X24Y120.G4     net (fanout=7)        1.483   FindMaxAmp_i/Aver2_9_1
    SLICE_X24Y120.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<1>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001R5
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<1>
    SLICE_X24Y121.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<1>
    SLICE_X24Y121.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_xor<2>
    SLICE_X25Y120.F3     net (fanout=1)        0.679   FindMaxAmp_i/GroupSum_4_addsub0001<2>
    SLICE_X25Y120.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>
    SLICE_X25Y121.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>
    SLICE_X25Y121.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_xor<5>
    SLICE_X25Y123.G2     net (fanout=1)        0.560   FindMaxAmp_i/GroupSum<4><5>
    SLICE_X25Y123.Y      Tilo                  0.194   FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig_rstpot_SW1
    SLICE_X25Y123.F4     net (fanout=1)        0.159   N57
    SLICE_X25Y123.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (2.861ns logic, 2.881ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_9_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[4].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.737ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.896 - 0.965)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_9_1 to FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y114.YQ     Tcko                  0.360   FindMaxAmp_i/Aver2_9_0
                                                       FindMaxAmp_i/Aver2_9_1
    SLICE_X24Y120.G4     net (fanout=7)        1.483   FindMaxAmp_i/Aver2_9_1
    SLICE_X24Y120.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<1>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001R5
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<1>
    SLICE_X24Y121.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<1>
    SLICE_X24Y121.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_xor<2>
    SLICE_X25Y120.F3     net (fanout=1)        0.679   FindMaxAmp_i/GroupSum_4_addsub0001<2>
    SLICE_X25Y120.COUT   Topcyf                0.568   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>
    SLICE_X25Y121.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>
    SLICE_X25Y121.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_xor<5>
    SLICE_X25Y123.G2     net (fanout=1)        0.560   FindMaxAmp_i/GroupSum<4><5>
    SLICE_X25Y123.Y      Tilo                  0.194   FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig_rstpot_SW1
    SLICE_X25Y123.F4     net (fanout=1)        0.159   N57
    SLICE_X25Y123.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (2.856ns logic, 2.881ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_9_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[4].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.896 - 0.965)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_9_1 to FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y114.YQ     Tcko                  0.360   FindMaxAmp_i/Aver2_9_0
                                                       FindMaxAmp_i/Aver2_9_1
    SLICE_X24Y120.G4     net (fanout=7)        1.483   FindMaxAmp_i/Aver2_9_1
    SLICE_X24Y120.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<1>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001R5
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<1>
    SLICE_X24Y121.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<1>
    SLICE_X24Y121.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_xor<3>
    SLICE_X25Y120.G2     net (fanout=1)        0.556   FindMaxAmp_i/GroupSum_4_addsub0001<3>
    SLICE_X25Y120.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>
    SLICE_X25Y121.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>
    SLICE_X25Y121.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_4_add0000_xor<5>
    SLICE_X25Y123.G2     net (fanout=1)        0.560   FindMaxAmp_i/GroupSum<4><5>
    SLICE_X25Y123.Y      Tilo                  0.194   FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig_rstpot_SW1
    SLICE_X25Y123.F4     net (fanout=1)        0.159   N57
    SLICE_X25Y123.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (2.925ns logic, 2.758ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Amp_i[0].Amp/Trig (SLICE_X29Y118.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Amp_i[0].Amp/Trig (FF)
  Destination:          FindMaxAmp_i/Amp_i[0].Amp/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Amp_i[0].Amp/Trig to FindMaxAmp_i/Amp_i[0].Amp/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y118.YQ     Tcko                  0.313   FindMaxAmp_i/Amp_i[0].Amp/Trig
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig
    SLICE_X29Y118.G4     net (fanout=2)        0.314   FindMaxAmp_i/Amp_i[0].Amp/Trig
    SLICE_X29Y118.CLK    Tckg        (-Th)     0.125   FindMaxAmp_i/Amp_i[0].Amp/Trig
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig_mux00001
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.188ns logic, 0.314ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_11_5 (SLICE_X12Y98.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_11_5 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_11_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (1.012 - 0.999)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_11_5 to FindMaxAmp_i/Sub_ped_delay_11_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.XQ      Tcko                  0.331   FindMaxAmp_i/Sub_ped_11_5
                                                       FindMaxAmp_i/Sub_ped_11_5
    SLICE_X12Y98.BX      net (fanout=2)        0.307   FindMaxAmp_i/Sub_ped_11_5
    SLICE_X12Y98.CLK     Tckdi       (-Th)     0.082   FindMaxAmp_i/Sub_ped_delay_11_5
                                                       FindMaxAmp_i/Sub_ped_delay_11_5
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.249ns logic, 0.307ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_13_7 (SLICE_X12Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_13_7 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_13_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_13_7 to FindMaxAmp_i/Sub_ped_delay_13_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.XQ     Tcko                  0.331   FindMaxAmp_i/Sub_ped_13_7
                                                       FindMaxAmp_i/Sub_ped_13_7
    SLICE_X12Y102.BX     net (fanout=2)        0.300   FindMaxAmp_i/Sub_ped_13_7
    SLICE_X12Y102.CLK    Tckdi       (-Th)     0.082   FindMaxAmp_i/Sub_ped_delay_13_7
                                                       FindMaxAmp_i/Sub_ped_delay_13_7
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.249ns logic, 0.300ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X72Y147.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayReset<5>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X40Y119.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.878ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X72Y147.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     24.948ns|            0|            0|            0|        10992|
| TS_DLL_CLK0_BUF               |     25.000ns|      2.796ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      5.102ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLKDV_BUF              |     50.000ns|      8.774ns|          N/A|            0|            0|          118|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      6.237ns|          N/A|            0|            0|        10860|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.964|    1.558|         |         |
ADC_DCO_LVDS_n<0>|    2.964|    1.558|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS<1>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<1>  |    2.663|    1.502|         |         |
ADC_DCO_LVDS_n<1>|    2.663|    1.502|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS<2>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<2>  |    2.444|    1.563|         |         |
ADC_DCO_LVDS_n<2>|    2.444|    1.563|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS<3>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<3>  |    1.847|    1.495|         |         |
ADC_DCO_LVDS_n<3>|    1.847|    1.495|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.964|    1.558|         |         |
ADC_DCO_LVDS_n<0>|    2.964|    1.558|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<1>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<1>  |    2.663|    1.502|         |         |
ADC_DCO_LVDS_n<1>|    2.663|    1.502|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<2>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<2>  |    2.444|    1.563|         |         |
ADC_DCO_LVDS_n<2>|    2.444|    1.563|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<3>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<3>  |    1.847|    1.495|         |         |
ADC_DCO_LVDS_n<3>|    1.847|    1.495|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    6.237|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.132|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11655 paths, 0 nets, and 1937 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 16 18:38:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



