<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p116" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_116{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_116{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_116{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_116{left:75px;bottom:1039px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_116{left:75px;bottom:1022px;letter-spacing:-0.14px;}
#t6_116{left:75px;bottom:1005px;letter-spacing:-0.15px;}
#t7_116{left:75px;bottom:988px;letter-spacing:-0.15px;}
#t8_116{left:258px;bottom:1039px;letter-spacing:-0.12px;}
#t9_116{left:75px;bottom:964px;letter-spacing:-0.17px;}
#ta_116{left:258px;bottom:964px;letter-spacing:-0.12px;}
#tb_116{left:75px;bottom:940px;letter-spacing:-0.11px;}
#tc_116{left:258px;bottom:940px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#td_116{left:258px;bottom:923px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_116{left:75px;bottom:898px;letter-spacing:-0.16px;}
#tf_116{left:258px;bottom:898px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_116{left:258px;bottom:881px;letter-spacing:-0.12px;}
#th_116{left:75px;bottom:857px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_116{left:75px;bottom:840px;letter-spacing:-0.14px;}
#tj_116{left:258px;bottom:857px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_116{left:258px;bottom:840px;letter-spacing:-0.11px;}
#tl_116{left:258px;bottom:823px;letter-spacing:-0.12px;}
#tm_116{left:75px;bottom:799px;letter-spacing:-0.12px;}
#tn_116{left:75px;bottom:782px;letter-spacing:-0.15px;word-spacing:0.01px;}
#to_116{left:258px;bottom:799px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#tp_116{left:258px;bottom:782px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#tq_116{left:258px;bottom:765px;letter-spacing:-0.12px;}
#tr_116{left:75px;bottom:741px;letter-spacing:-0.16px;}
#ts_116{left:258px;bottom:741px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tt_116{left:258px;bottom:724px;letter-spacing:-0.11px;}
#tu_116{left:75px;bottom:700px;letter-spacing:-0.15px;}
#tv_116{left:258px;bottom:700px;letter-spacing:-0.12px;}
#tw_116{left:75px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_116{left:140px;bottom:682px;}
#ty_116{left:258px;bottom:675px;letter-spacing:-0.12px;}
#tz_116{left:258px;bottom:658px;letter-spacing:-0.12px;}
#t10_116{left:75px;bottom:634px;letter-spacing:-0.12px;}
#t11_116{left:75px;bottom:617px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_116{left:258px;bottom:634px;letter-spacing:-0.12px;}
#t13_116{left:258px;bottom:617px;letter-spacing:-0.11px;}
#t14_116{left:75px;bottom:593px;letter-spacing:-0.16px;}
#t15_116{left:123px;bottom:599px;}
#t16_116{left:129px;bottom:593px;letter-spacing:-0.12px;}
#t17_116{left:258px;bottom:593px;letter-spacing:-0.12px;}
#t18_116{left:75px;bottom:568px;letter-spacing:-0.17px;}
#t19_116{left:258px;bottom:568px;letter-spacing:-0.12px;}
#t1a_116{left:75px;bottom:544px;letter-spacing:-0.11px;}
#t1b_116{left:258px;bottom:544px;letter-spacing:-0.12px;}
#t1c_116{left:258px;bottom:527px;letter-spacing:-0.11px;}
#t1d_116{left:75px;bottom:503px;letter-spacing:-0.1px;}
#t1e_116{left:75px;bottom:486px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_116{left:75px;bottom:469px;letter-spacing:-0.11px;}
#t1g_116{left:75px;bottom:452px;letter-spacing:-0.16px;}
#t1h_116{left:258px;bottom:503px;letter-spacing:-0.12px;}
#t1i_116{left:258px;bottom:486px;letter-spacing:-0.11px;}
#t1j_116{left:75px;bottom:428px;letter-spacing:-0.16px;}
#t1k_116{left:258px;bottom:428px;letter-spacing:-0.12px;}
#t1l_116{left:785px;bottom:434px;}
#t1m_116{left:792px;bottom:428px;letter-spacing:-0.1px;word-spacing:0.11px;}
#t1n_116{left:258px;bottom:411px;letter-spacing:-0.11px;}
#t1o_116{left:75px;bottom:386px;letter-spacing:-0.13px;}
#t1p_116{left:258px;bottom:386px;letter-spacing:-0.12px;}
#t1q_116{left:258px;bottom:370px;letter-spacing:-0.11px;}
#t1r_116{left:75px;bottom:345px;letter-spacing:-0.11px;}
#t1s_116{left:75px;bottom:328px;letter-spacing:-0.15px;}
#t1t_116{left:258px;bottom:345px;letter-spacing:-0.12px;}
#t1u_116{left:75px;bottom:304px;letter-spacing:-0.12px;word-spacing:-1.06px;}
#t1v_116{left:75px;bottom:287px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_116{left:258px;bottom:304px;letter-spacing:-0.12px;}
#t1x_116{left:258px;bottom:287px;letter-spacing:-0.11px;}
#t1y_116{left:75px;bottom:263px;letter-spacing:-0.12px;}
#t1z_116{left:75px;bottom:246px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_116{left:258px;bottom:263px;letter-spacing:-0.11px;}
#t21_116{left:75px;bottom:221px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_116{left:75px;bottom:205px;letter-spacing:-0.12px;}
#t23_116{left:258px;bottom:221px;letter-spacing:-0.12px;}
#t24_116{left:258px;bottom:205px;letter-spacing:-0.11px;}
#t25_116{left:75px;bottom:180px;letter-spacing:-0.11px;}
#t26_116{left:75px;bottom:163px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_116{left:258px;bottom:180px;letter-spacing:-0.11px;}
#t28_116{left:75px;bottom:139px;letter-spacing:-0.13px;}
#t29_116{left:75px;bottom:122px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_116{left:258px;bottom:139px;letter-spacing:-0.11px;}
#t2b_116{left:144px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2c_116{left:220px;bottom:1086px;letter-spacing:0.12px;}
#t2d_116{left:75px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#t2e_116{left:258px;bottom:1063px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_116{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_116{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_116{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_116{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_116{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_116{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts116" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg116Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg116" style="-webkit-user-select: none;"><object width="935" height="1210" data="116/116.svg" type="image/svg+xml" id="pdf116" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_116" class="t s1_116">5-4 </span><span id="t2_116" class="t s1_116">Vol. 1 </span>
<span id="t3_116" class="t s2_116">INSTRUCTION SET SUMMARY </span>
<span id="t4_116" class="t s3_116">VAES, GFNI (AVX/AVX512), </span>
<span id="t5_116" class="t s3_116">AVX512_VBMI2, </span>
<span id="t6_116" class="t s3_116">VPCLMULQDQ, </span>
<span id="t7_116" class="t s3_116">AVX512_BITALG </span>
<span id="t8_116" class="t s3_116">10th Generation Intel Core processor family based on Ice Lake microarchitecture. </span>
<span id="t9_116" class="t s3_116">ENCLV </span><span id="ta_116" class="t s3_116">Future processors. </span>
<span id="tb_116" class="t s3_116">Split Lock Detection </span><span id="tc_116" class="t s3_116">10th Generation Intel Core processor family based on Ice Lake microarchitecture, Intel Atom processor </span>
<span id="td_116" class="t s3_116">based on Tremont microarchitecture. </span>
<span id="te_116" class="t s3_116">CLDEMOTE </span><span id="tf_116" class="t s3_116">Intel Atom processor based on Tremont microarchitecture, 4th generation Intel® Xeon® Scalable </span>
<span id="tg_116" class="t s3_116">Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="th_116" class="t s3_116">Direct stores: MOVDIRI, </span>
<span id="ti_116" class="t s3_116">MOVDIR64B </span>
<span id="tj_116" class="t s3_116">Intel Atom processor based on Tremont microarchitecture, 11th Generation Intel Core processor </span>
<span id="tk_116" class="t s3_116">family based on Tiger Lake microarchitecture, 4th generation Intel® Xeon® Scalable Processor Family </span>
<span id="tl_116" class="t s3_116">based on Sapphire Rapids microarchitecture. </span>
<span id="tm_116" class="t s3_116">User wait: TPAUSE, </span>
<span id="tn_116" class="t s3_116">UMONITOR, UMWAIT </span>
<span id="to_116" class="t s3_116">Intel Atom processor based on Tremont microarchitecture, 12th generation Intel Core processor based </span>
<span id="tp_116" class="t s3_116">on Alder Lake performance hybrid architecture, 4th generation Intel® Xeon® Scalable Processor Family </span>
<span id="tq_116" class="t s3_116">based on Sapphire Rapids microarchitecture. </span>
<span id="tr_116" class="t s3_116">AVX512_BF16 </span><span id="ts_116" class="t s3_116">3rd Generation Intel® Xeon® Scalable Processor Family based on Cooper Lake product, 4th generation </span>
<span id="tt_116" class="t s3_116">Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="tu_116" class="t s3_116">AVX512_VP2INTERSECT </span><span id="tv_116" class="t s3_116">11th Generation Intel Core processor family based on Tiger Lake microarchitecture. </span>
<span id="tw_116" class="t s3_116">Key Locker </span>
<span id="tx_116" class="t s4_116">1 </span>
<span id="ty_116" class="t s3_116">11th Generation Intel Core processor family based on Tiger Lake microarchitecture, 12th generation </span>
<span id="tz_116" class="t s3_116">Intel Core processor based on Alder Lake performance hybrid architecture. </span>
<span id="t10_116" class="t s3_116">Control-flow Enforcement </span>
<span id="t11_116" class="t s3_116">Technology (CET) </span>
<span id="t12_116" class="t s3_116">11th Generation Intel Core processor family based on Tiger Lake microarchitecture, 4th generation </span>
<span id="t13_116" class="t s3_116">Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t14_116" class="t s3_116">TME-MK </span>
<span id="t15_116" class="t s4_116">2 </span>
<span id="t16_116" class="t s3_116">, PCONFIG </span><span id="t17_116" class="t s3_116">3rd Generation Intel® Xeon® Scalable Processor Family based on Ice Lake microarchitecture. </span>
<span id="t18_116" class="t s3_116">WBNOINVD </span><span id="t19_116" class="t s3_116">3rd Generation Intel® Xeon® Scalable Processor Family based on Ice Lake microarchitecture. </span>
<span id="t1a_116" class="t s3_116">LBRs (architectural) </span><span id="t1b_116" class="t s3_116">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t1c_116" class="t s3_116">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1d_116" class="t s3_116">Intel® Virtualization </span>
<span id="t1e_116" class="t s3_116">Technology - Redirect </span>
<span id="t1f_116" class="t s3_116">Protection (Intel® VT-rp) and </span>
<span id="t1g_116" class="t s3_116">HLAT </span>
<span id="t1h_116" class="t s3_116">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t1i_116" class="t s3_116">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1j_116" class="t s3_116">AVX-VNNI </span><span id="t1k_116" class="t s3_116">12th generation Intel Core processor based on Alder Lake performance hybrid architecture </span>
<span id="t1l_116" class="t s4_116">3 </span>
<span id="t1m_116" class="t s3_116">, 4th </span>
<span id="t1n_116" class="t s3_116">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1o_116" class="t s3_116">SERIALIZE </span><span id="t1p_116" class="t s3_116">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t1q_116" class="t s3_116">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1r_116" class="t s3_116">Intel® Thread Director and </span>
<span id="t1s_116" class="t s3_116">HRESET </span>
<span id="t1t_116" class="t s3_116">12th generation Intel Core processor based on Alder Lake performance hybrid architecture. </span>
<span id="t1u_116" class="t s3_116">Fast zero-length REP MOVSB, </span>
<span id="t1v_116" class="t s3_116">fast short REP STOSB </span>
<span id="t1w_116" class="t s3_116">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t1x_116" class="t s3_116">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1y_116" class="t s3_116">Fast Short REP CMPSB, fast </span>
<span id="t1z_116" class="t s3_116">short REP SCASB </span>
<span id="t20_116" class="t s3_116">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t21_116" class="t s3_116">Supervisor Memory </span>
<span id="t22_116" class="t s3_116">Protection Keys (PKS) </span>
<span id="t23_116" class="t s3_116">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t24_116" class="t s3_116">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t25_116" class="t s3_116">Attestation Services for </span>
<span id="t26_116" class="t s3_116">Intel® SGX </span>
<span id="t27_116" class="t s3_116">3rd Generation Intel® Xeon® Scalable Processor Family based on Ice Lake microarchitecture. </span>
<span id="t28_116" class="t s3_116">Enqueue Stores: ENQCMD </span>
<span id="t29_116" class="t s3_116">and ENQCMDS </span>
<span id="t2a_116" class="t s3_116">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t2b_116" class="t s5_116">Table 5-2. </span><span id="t2c_116" class="t s5_116">Instruction Set Extensions Introduction in Intel® 64 and IA-32 Processors (Contd.) </span>
<span id="t2d_116" class="t s6_116">Instruction Set Architecture </span><span id="t2e_116" class="t s6_116">Processor Generation Introduction </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
