###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed May 19 21:28:29 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.153
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.257 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.251 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.197 | 
     | sb_wide/out_3_1_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.196 | 
     | sb_wide/out_3_1_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.051 |  0.096 |   0.063 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.044 | -0.003 |   0.060 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b      | 0.130 |  0.090 |   0.149 |   -0.013 | 
     | sb_wide                                    | out_3_1[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.153 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.131 |  0.003 |   0.153 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.153
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.258 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.251 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.197 | 
     | sb_wide/out_3_1_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.196 | 
     | sb_wide/out_3_1_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.050 |  0.096 |   0.062 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.044 | -0.003 |   0.060 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b      | 0.130 |  0.090 |   0.150 |   -0.013 | 
     | sb_wide                                    | out_3_1[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.153 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.130 |  0.003 |   0.153 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.153
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.297 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.296 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.261 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.045 |  0.003 |  -0.094 |   -0.257 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.054 |  -0.040 |   -0.203 | 
     | sb_wide/out_2_4_id1_bar_reg_14_            |                  | DFQD2BWP40                 | 0.052 |  0.001 |  -0.039 |   -0.202 | 
     | sb_wide/out_2_4_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.045 |  0.097 |   0.058 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.039 | -0.002 |   0.056 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b      | 0.159 |  0.088 |   0.145 |   -0.019 | 
     | sb_wide                                    | out_2_4[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.153 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.160 |  0.009 |   0.153 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.258 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.251 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.197 | 
     | sb_wide/out_3_1_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.197 | 
     | sb_wide/out_3_1_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.051 |  0.096 |   0.063 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.044 | -0.003 |   0.060 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd2_2i_8b      | 0.128 |  0.091 |   0.151 |   -0.013 | 
     | sb_wide                                    | out_3_1[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.154 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.128 |  0.003 |   0.154 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.157
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.301 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.300 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.262 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.255 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.201 | 
     | sb_wide/out_3_1_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.034 |   -0.201 | 
     | sb_wide/out_3_1_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.057 |  0.098 |   0.065 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.050 | -0.003 |   0.062 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b      | 0.126 |  0.093 |   0.155 |   -0.013 | 
     | sb_wide                                    | out_3_1[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.157 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.126 |  0.002 |   0.157 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.301 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.300 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.262 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.255 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.201 | 
     | sb_wide/out_3_1_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.201 | 
     | sb_wide/out_3_1_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.056 |  0.098 |   0.065 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.049 | -0.003 |   0.062 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b      | 0.127 |  0.093 |   0.155 |   -0.013 | 
     | sb_wide                                    | out_3_1[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.158 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.127 |  0.002 |   0.158 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.302 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.301 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.263 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.257 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.203 | 
     | sb_wide/out_3_1_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.033 |   -0.202 | 
     | sb_wide/out_3_1_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.056 |  0.099 |   0.065 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.049 | -0.003 |   0.062 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b      | 0.131 |  0.093 |   0.155 |   -0.014 | 
     | sb_wide                                    | out_3_1[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.132 |  0.004 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.303 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.302 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.264 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.263 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.210 | 
     | sb_wide/out_3_0_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.040 |   -0.209 | 
     | sb_wide/out_3_0_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.103 |   0.063 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.059 | -0.003 |   0.060 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b      | 0.126 |  0.097 |   0.157 |   -0.013 | 
     | sb_wide                                    | out_3_0[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.126 |  0.003 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.303 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.302 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.267 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.252 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.198 | 
     | sb_wide/out_0_3_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.028 |   -0.198 | 
     | sb_wide/out_0_3_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.057 |  0.095 |   0.066 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.050 | -0.003 |   0.063 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd2_2i_8b      | 0.131 |  0.093 |   0.156 |   -0.013 | 
     | sb_wide                                    | out_0_3[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.160 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.131 |  0.003 |   0.160 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.304 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.303 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.268 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.253 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.199 | 
     | sb_wide/out_0_3_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.028 |   -0.199 | 
     | sb_wide/out_0_3_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.052 |  0.096 |   0.068 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.045 | -0.003 |   0.065 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b      | 0.132 |  0.092 |   0.156 |   -0.014 | 
     | sb_wide                                    | out_0_3[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.161 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.132 |  0.004 |   0.161 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.305 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.304 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.266 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.265 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.212 | 
     | sb_wide/out_3_0_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.040 |   -0.211 | 
     | sb_wide/out_3_0_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.105 |   0.065 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.062 | -0.004 |   0.062 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd2_2i_8b      | 0.127 |  0.096 |   0.158 |   -0.014 | 
     | sb_wide                                    | out_3_0[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.161 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.128 |  0.004 |   0.161 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.305 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.304 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.266 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.265 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.212 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.040 |   -0.211 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.103 |   0.064 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.059 | -0.003 |   0.060 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b      | 0.132 |  0.098 |   0.158 |   -0.013 | 
     | sb_wide                                    | out_3_0[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.161 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.132 |  0.003 |   0.161 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.162
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.305 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.304 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.266 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.265 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.212 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.040 |   -0.212 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.074 |  0.104 |   0.064 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.065 | -0.004 |   0.061 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b      | 0.128 |  0.098 |   0.158 |   -0.013 | 
     | sb_wide                                    | out_3_0[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.162 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.128 |  0.003 |   0.162 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.306 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.306 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.270 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.255 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.202 | 
     | sb_wide/out_0_3_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.028 |   -0.201 | 
     | sb_wide/out_0_3_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.056 |  0.098 |   0.070 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.049 | -0.003 |   0.067 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b      | 0.130 |  0.093 |   0.160 |   -0.013 | 
     | sb_wide                                    | out_0_3[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.163 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.131 |  0.003 |   0.163 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.306 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.305 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.267 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.266 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.213 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.040 |   -0.213 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.103 |   0.063 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.059 | -0.003 |   0.060 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b      | 0.134 |  0.098 |   0.158 |   -0.015 | 
     | sb_wide                                    | out_3_0[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.163 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.134 |  0.005 |   0.163 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.307 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.306 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.270 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.255 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.202 | 
     | sb_wide/out_0_3_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.029 |   -0.202 | 
     | sb_wide/out_0_3_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.055 |  0.098 |   0.069 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.048 | -0.003 |   0.066 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b      | 0.133 |  0.093 |   0.159 |   -0.014 | 
     | sb_wide                                    | out_0_3[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.163 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.134 |  0.004 |   0.163 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.307 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.306 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.271 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.256 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.202 | 
     | sb_wide/out_0_3_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.028 |   -0.202 | 
     | sb_wide/out_0_3_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.056 |  0.098 |   0.070 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.049 | -0.003 |   0.067 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b      | 0.128 |  0.094 |   0.161 |   -0.013 | 
     | sb_wide                                    | out_0_3[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.163 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.128 |  0.003 |   0.163 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.307 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.307 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.271 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.256 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.203 | 
     | sb_wide/out_0_3_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.028 |   -0.202 | 
     | sb_wide/out_0_3_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.058 |  0.098 |   0.069 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.051 | -0.003 |   0.066 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b      | 0.132 |  0.094 |   0.160 |   -0.014 | 
     | sb_wide                                    | out_0_3[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.164 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.133 |  0.004 |   0.164 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.308 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.307 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.267 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.214 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.040 |   -0.214 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.105 |   0.065 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.059 | -0.004 |   0.062 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b      | 0.133 |  0.098 |   0.160 |   -0.014 | 
     | sb_wide                                    | out_3_0[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.164 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.133 |  0.004 |   0.164 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.308 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.307 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.271 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.256 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.203 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.029 |   -0.203 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.057 |  0.099 |   0.070 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.050 | -0.003 |   0.067 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b      | 0.131 |  0.093 |   0.160 |   -0.014 | 
     | sb_wide                                    | out_0_3[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.164 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.132 |  0.004 |   0.164 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.308 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.308 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.263 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.209 | 
     | sb_wide/out_3_1_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.034 |   -0.208 | 
     | sb_wide/out_3_1_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.071 |  0.101 |   0.067 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.062 | -0.004 |   0.063 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b      | 0.132 |  0.098 |   0.161 |   -0.014 | 
     | sb_wide                                    | out_3_1[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.165 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.132 |  0.004 |   0.165 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.309 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.308 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.273 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.258 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.204 | 
     | sb_wide/out_0_3_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.029 |   -0.204 | 
     | sb_wide/out_0_3_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.058 |  0.099 |   0.070 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.050 | -0.003 |   0.067 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b      | 0.133 |  0.094 |   0.161 |   -0.014 | 
     | sb_wide                                    | out_0_3[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.165 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.134 |  0.004 |   0.165 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.309 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.309 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.273 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.258 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.205 | 
     | sb_wide/out_0_3_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.028 |   -0.204 | 
     | sb_wide/out_0_3_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.062 |  0.100 |   0.071 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.054 | -0.003 |   0.068 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b      | 0.130 |  0.094 |   0.163 |   -0.013 | 
     | sb_wide                                    | out_0_3[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.166 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.130 |  0.003 |   0.166 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.310 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.310 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.265 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.211 | 
     | sb_wide/out_3_1_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.033 |   -0.210 | 
     | sb_wide/out_3_1_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.104 |   0.071 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.063 | -0.004 |   0.067 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b      | 0.127 |  0.097 |   0.164 |   -0.013 | 
     | sb_wide                                    | out_3_1[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.167 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.128 |  0.003 |   0.167 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.311 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.310 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.274 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.045 |  0.003 |  -0.094 |   -0.271 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.056 |  -0.038 |   -0.215 | 
     | sb_wide/out_2_2_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.054 |  0.000 |  -0.038 |   -0.215 | 
     | sb_wide/out_2_2_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.056 |  0.099 |   0.061 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.048 | -0.003 |   0.058 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b      | 0.154 |  0.105 |   0.163 |   -0.014 | 
     | sb_wide                                    | out_2_2[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.167 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.154 |  0.004 |   0.167 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.311 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.311 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.275 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.260 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.207 | 
     | sb_wide/out_0_3_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.029 |   -0.206 | 
     | sb_wide/out_0_3_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.062 |  0.100 |   0.072 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.054 | -0.003 |   0.068 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b      | 0.133 |  0.095 |   0.164 |   -0.014 | 
     | sb_wide                                    | out_0_3[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.168 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.133 |  0.004 |   0.168 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.312 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.311 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.266 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.212 | 
     | sb_wide/out_3_1_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.033 |   -0.212 | 
     | sb_wide/out_3_1_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.105 |   0.071 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.062 | -0.004 |   0.067 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b      | 0.126 |  0.098 |   0.166 |   -0.013 | 
     | sb_wide                                    | out_3_1[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.168 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.126 |  0.003 |   0.168 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.312 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.311 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.272 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.219 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.040 |   -0.218 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.078 |  0.108 |   0.069 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.068 | -0.004 |   0.065 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd2_2i_8b      | 0.130 |  0.100 |   0.165 |   -0.013 | 
     | sb_wide                                    | out_3_0[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.168 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.130 |  0.003 |   0.168 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.313 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.312 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.276 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.262 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.208 | 
     | sb_wide/out_0_3_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.028 |   -0.208 | 
     | sb_wide/out_0_3_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.065 |  0.102 |   0.073 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.057 | -0.003 |   0.070 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b      | 0.131 |  0.096 |   0.166 |   -0.013 | 
     | sb_wide                                    | out_0_3[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.169 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.132 |  0.003 |   0.169 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.313 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.312 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.005 |  -0.090 |   -0.269 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.036 |   -0.215 | 
     | sb_wide/out_2_1_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.036 |   -0.215 | 
     | sb_wide/out_2_1_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.057 |  0.097 |   0.061 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.050 | -0.003 |   0.058 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b      | 0.156 |  0.100 |   0.159 |   -0.021 | 
     | sb_wide                                    | out_2_1[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.169 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.157 |  0.010 |   0.169 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.313 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.312 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.267 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.213 | 
     | sb_wide/out_3_1_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.213 | 
     | sb_wide/out_3_1_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.073 |  0.106 |   0.073 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.063 | -0.004 |   0.069 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b      | 0.129 |  0.097 |   0.166 |   -0.013 | 
     | sb_wide                                    | out_3_1[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.169 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.129 |  0.003 |   0.169 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.313 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.312 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.277 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.262 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.208 | 
     | sb_wide/out_0_3_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.028 |   -0.208 | 
     | sb_wide/out_0_3_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.064 |  0.102 |   0.074 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.056 | -0.003 |   0.071 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b      | 0.132 |  0.095 |   0.165 |   -0.014 | 
     | sb_wide                                    | out_0_3[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.170 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.132 |  0.004 |   0.170 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.314 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.313 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.268 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.214 | 
     | sb_wide/out_3_1_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.033 |   -0.214 | 
     | sb_wide/out_3_1_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.104 |   0.071 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.066 | -0.004 |   0.067 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b      | 0.127 |  0.100 |   0.168 |   -0.013 | 
     | sb_wide                                    | out_3_1[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.170 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.127 |  0.003 |   0.170 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.314 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.313 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.269 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.215 | 
     | sb_wide/out_3_1_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.034 |   -0.214 | 
     | sb_wide/out_3_1_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.078 |  0.106 |   0.072 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.068 | -0.004 |   0.068 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b      | 0.129 |  0.099 |   0.168 |   -0.013 | 
     | sb_wide                                    | out_3_1[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.171 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.129 |  0.003 |   0.171 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.314 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.313 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.269 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.215 | 
     | sb_wide/out_3_1_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.034 |   -0.214 | 
     | sb_wide/out_3_1_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.080 |  0.105 |   0.072 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.070 | -0.004 |   0.068 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b      | 0.125 |  0.101 |   0.168 |   -0.012 | 
     | sb_wide                                    | out_3_1[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.171 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.125 |  0.002 |   0.171 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.172
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.316 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.315 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.277 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.275 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.222 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.040 |   -0.222 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.085 |  0.112 |   0.072 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.074 | -0.004 |   0.067 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b      | 0.125 |  0.102 |   0.170 |   -0.012 | 
     | sb_wide                                    | out_3_0[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.172 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.125 |  0.002 |   0.172 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.172
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.316 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.315 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.279 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.265 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.211 | 
     | sb_wide/out_0_3_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.028 |   -0.211 | 
     | sb_wide/out_0_3_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.104 |   0.076 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.059 | -0.004 |   0.072 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b      | 0.130 |  0.097 |   0.169 |   -0.013 | 
     | sb_wide                                    | out_0_3[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.172 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.131 |  0.003 |   0.172 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.173
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.316 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.316 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.280 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.265 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.211 | 
     | sb_wide/out_0_3_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.028 |   -0.211 | 
     | sb_wide/out_0_3_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.103 |   0.074 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.063 | -0.004 |   0.071 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b      | 0.132 |  0.099 |   0.169 |   -0.013 | 
     | sb_wide                                    | out_0_3[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.173 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.132 |  0.003 |   0.173 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.173
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.316 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.315 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.277 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.276 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.223 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.040 |   -0.223 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.082 |  0.112 |   0.072 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.071 | -0.004 |   0.068 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b      | 0.126 |  0.102 |   0.170 |   -0.013 | 
     | sb_wide                                    | out_3_0[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.173 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.126 |  0.003 |   0.173 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.173
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.316 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.316 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.280 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.045 |  0.003 |  -0.094 |   -0.277 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.056 |  -0.038 |   -0.221 | 
     | sb_wide/out_2_2_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.054 |  0.001 |  -0.038 |   -0.221 | 
     | sb_wide/out_2_2_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.061 |  0.101 |   0.063 |   -0.120 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.053 | -0.003 |   0.060 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b      | 0.157 |  0.108 |   0.167 |   -0.015 | 
     | sb_wide                                    | out_2_2[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.173 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.157 |  0.005 |   0.173 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.173
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.032 |       |  -0.134 |   -0.316 | 
     | CTS_ccl_a_buf_00013      |              | CKBD18BWP40                | 0.032 | 0.001 |  -0.133 |   -0.315 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD18BWP40                | 0.040 | 0.038 |  -0.095 |   -0.277 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.045 | 0.010 |  -0.085 |   -0.267 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.065 | 0.054 |  -0.031 |   -0.213 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD0BWP40                | 0.065 | 0.002 |  -0.029 |   -0.212 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.023 | 0.117 |   0.088 |   -0.095 | 
     | sb_1b/U44                |              | MUX2D1BWP40                | 0.023 | 0.000 |   0.088 |   -0.095 | 
     | sb_1b/U44                | I1 v -> Z v  | MUX2D1BWP40                | 0.089 | 0.082 |   0.170 |   -0.012 | 
     | sb_1b                    | out_0_0[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.173 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.089 | 0.002 |   0.173 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.173
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.317 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.316 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.278 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.276 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.223 | 
     | sb_wide/out_3_0_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.040 |   -0.223 | 
     | sb_wide/out_3_0_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.088 |  0.111 |   0.071 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.076 | -0.005 |   0.066 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b      | 0.126 |  0.104 |   0.170 |   -0.013 | 
     | sb_wide                                    | out_3_0[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.173 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.126 |  0.003 |   0.173 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.173
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.317 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.316 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.280 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.266 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.212 | 
     | sb_wide/out_0_3_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.028 |   -0.212 | 
     | sb_wide/out_0_3_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.104 |   0.076 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.059 | -0.004 |   0.072 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b      | 0.128 |  0.098 |   0.170 |   -0.013 | 
     | sb_wide                                    | out_0_3[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.173 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.128 |  0.003 |   0.173 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.174
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.318 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.317 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.279 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.272 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.218 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.034 |   -0.218 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.081 |  0.107 |   0.074 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.070 | -0.004 |   0.070 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b      | 0.126 |  0.102 |   0.172 |   -0.013 | 
     | sb_wide                                    | out_3_1[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.174 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.126 |  0.003 |   0.174 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.175
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.318 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.317 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.279 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.278 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.225 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.040 |   -0.225 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.089 |  0.114 |   0.074 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.077 | -0.005 |   0.069 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b      | 0.127 |  0.102 |   0.171 |   -0.013 | 
     | sb_wide                                    | out_3_0[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.175 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.128 |  0.003 |   0.175 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.175
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.318 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.317 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.279 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.005 |  -0.090 |   -0.274 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.036 |   -0.221 | 
     | sb_wide/out_2_1_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.036 |   -0.220 | 
     | sb_wide/out_2_1_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.064 |  0.100 |   0.065 |   -0.120 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.056 | -0.003 |   0.061 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b      | 0.156 |  0.103 |   0.165 |   -0.020 | 
     | sb_wide                                    | out_2_1[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.175 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.158 |  0.010 |   0.175 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.175
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.319 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.318 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.280 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.041 |  0.001 |  -0.093 |   -0.279 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.040 |   -0.226 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.040 |   -0.226 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.092 |  0.113 |   0.073 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.080 | -0.005 |   0.068 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b      | 0.125 |  0.105 |   0.173 |   -0.012 | 
     | sb_wide                                    | out_3_0[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.175 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.125 |  0.002 |   0.175 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.176
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.320 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.319 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.283 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.050 |  0.015 |  -0.082 |   -0.269 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.054 |  -0.029 |   -0.215 | 
     | sb_wide/out_0_3_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.028 |   -0.215 | 
     | sb_wide/out_0_3_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.107 |   0.078 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.062 | -0.004 |   0.074 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd2_2i_8b      | 0.132 |  0.099 |   0.173 |   -0.013 | 
     | sb_wide                                    | out_0_3[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.176 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.132 |  0.003 |   0.176 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.176
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.320 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD18BWP40                | 0.032 |  0.001 |  -0.133 |   -0.319 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD18BWP40                | 0.040 |  0.038 |  -0.095 |   -0.281 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.007 |  -0.088 |   -0.274 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.054 |  -0.034 |   -0.220 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.051 |  0.000 |  -0.033 |   -0.220 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.079 |  0.111 |   0.078 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.068 | -0.004 |   0.073 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b      | 0.129 |  0.100 |   0.173 |   -0.013 | 
     | sb_wide                                    | out_3_1[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.176 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.129 |  0.003 |   0.176 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.177
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.032 |        |  -0.134 |   -0.320 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.032 |  0.001 |  -0.133 |   -0.319 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.042 |  0.036 |  -0.097 |   -0.284 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.045 |  0.003 |  -0.094 |   -0.280 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.055 |  -0.039 |   -0.226 | 
     | sb_wide/out_2_3_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.052 |  0.000 |  -0.039 |   -0.226 | 
     | sb_wide/out_2_3_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.079 |  0.108 |   0.069 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_2_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.068 | -0.004 |   0.065 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_2_3_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b      | 0.147 |  0.106 |   0.171 |   -0.015 | 
     | sb_wide                                    | out_2_3[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.177 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.147 |  0.005 |   0.177 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 

