
---------- Begin Simulation Statistics ----------
final_tick                                 5790051500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182825                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886552                       # Number of bytes of host memory used
host_op_rate                                   217459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.70                       # Real time elapsed on the host
host_tick_rate                              105856245                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11894415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005790                       # Number of seconds simulated
sim_ticks                                  5790051500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.643589                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  866404                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               869503                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33429                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1354422                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2237                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2945                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              708                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1777750                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  156335                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          195                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3067836                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2966202                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32664                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1651947                       # Number of branches committed
system.cpu.commit.bw_lim_events                683317                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          477059                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10016151                       # Number of instructions committed
system.cpu.commit.committedOps               11910566                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10934333                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.089281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.197340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7535254     68.91%     68.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1142270     10.45%     79.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       557840      5.10%     84.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       415486      3.80%     88.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       261064      2.39%     90.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       174212      1.59%     92.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       129924      1.19%     93.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34966      0.32%     93.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       683317      6.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10934333                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               146386                       # Number of function calls committed.
system.cpu.commit.int_insts                   9927237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2000894                       # Number of loads committed
system.cpu.commit.membars                        1922                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5074      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6631221     55.68%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53992      0.45%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         176152      1.48%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          51045      0.43%     58.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         201343      1.69%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170599      1.43%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395486      3.32%     64.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60019      0.50%     65.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        247994      2.08%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            9096      0.08%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.10%     67.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           11420      0.10%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             634      0.01%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27829      0.23%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000894     16.80%     84.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1856108     15.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11910566                       # Class of committed instruction
system.cpu.commit.refs                        3857002                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1926437                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11894415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.158011                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.158011                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                875226                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   773                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               851936                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12501801                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7831633                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2123346                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  32869                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2993                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                151139                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1777750                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1453464                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2729740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 24770                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10687471                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   67268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.153518                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            8250839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1024976                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.922917                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11014213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.146565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.497419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8596116     78.05%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   293531      2.67%     80.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   257326      2.34%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   251595      2.28%     85.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   216515      1.97%     87.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   201018      1.83%     89.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   138851      1.26%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   112804      1.02%     91.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   946457      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11014213                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          565892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                38096                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1700589                       # Number of branches executed
system.cpu.iew.exec_nop                         18828                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.054880                       # Inst execution rate
system.cpu.iew.exec_refs                      3956753                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1862548                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   51710                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2096580                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1996                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9030                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1868528                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12387714                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2094205                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46114                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12215623                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    621                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 82591                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32869                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 83450                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29066                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           96                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        24504                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        95664                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12407                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             96                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19623                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18473                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11845260                       # num instructions consuming a value
system.cpu.iew.wb_count                      12172488                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.589640                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6984439                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.051155                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12178941                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13867927                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7033377                       # number of integer regfile writes
system.cpu.ipc                               0.863550                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.863550                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5390      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6837712     55.76%     55.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57711      0.47%     56.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     56.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              179652      1.47%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               53041      0.43%     58.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              206873      1.69%     59.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171011      1.39%     61.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          395792      3.23%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61101      0.50%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             255852      2.09%     67.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10118      0.08%     67.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13297      0.11%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                12274      0.10%     67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  721      0.01%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28573      0.23%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2108925     17.20%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1863670     15.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12261742                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      393245                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032071                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11467      2.92%      2.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      9      0.00%      2.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   448      0.11%      3.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   582      0.15%      3.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                49044     12.47%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             65389     16.63%     32.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2538      0.65%     32.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                47308     12.03%     44.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    552      0.14%     45.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    512      0.13%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     45.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  35153      8.94%     54.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                180243     45.83%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10506913                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           31805950                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10203365                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10708559                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12366890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12261742                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1996                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          474398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               365                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             39                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       485624                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11014213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.113265                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.830050                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6806178     61.79%     61.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1287538     11.69%     73.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              795054      7.22%     80.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              782016      7.10%     87.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              510308      4.63%     92.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              352333      3.20%     95.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              227842      2.07%     97.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              155453      1.41%     99.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               97491      0.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11014213                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.058863                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2142684                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4125352                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1969123                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2134819                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48713                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            91381                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2096580                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1868528                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12523837                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1077076                       # number of misc regfile writes
system.cpu.numCycles                         11580105                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  171344                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12621537                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 125554                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  7892346                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 196624                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 36042                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              25137603                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12462656                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13349448                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2207697                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 140731                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  32869                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                511102                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   727795                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14071153                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         198855                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18394                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    717352                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1995                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2628240                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     22637029                       # The number of ROB reads
system.cpu.rob.rob_writes                    24855241                       # The number of ROB writes
system.cpu.timesIdled                          189488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2517149                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1883665                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       310663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       622414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1707                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5239                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1707                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       444544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  444544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6960                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8647500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36747250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            305925                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       301665                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5637                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        301729                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4196                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          189                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          189                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       905123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        29042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                934165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     38617216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1147200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39764416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           311751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001791                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 311750    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             311751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          620964000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14872942                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         452593500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               300514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4102                       # number of demand (read+write) hits
system.l2.demand_hits::total                   304616                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              300514                       # number of overall hits
system.l2.overall_hits::.cpu.data                4102                       # number of overall hits
system.l2.overall_hits::total                  304616                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1215                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5731                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6946                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1215                       # number of overall misses
system.l2.overall_misses::.cpu.data              5731                       # number of overall misses
system.l2.overall_misses::total                  6946                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    464340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        559074000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94734000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    464340000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       559074000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           301729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9833                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               311562                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          301729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9833                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              311562                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.004027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582833                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022294                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.004027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582833                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022294                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77970.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81022.509161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80488.626548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77970.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81022.509161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80488.626548                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6946                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6946                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     82584000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    407030000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    489614000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82584000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    407030000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    489614000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022294                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022294                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67970.370370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71022.509161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70488.626548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67970.370370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71022.509161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70488.626548                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8092                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8092                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       301664                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           301664                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       301664                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       301664                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   398                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5239                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5239                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    423105000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     423105000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80760.641344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80760.641344                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    370715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    370715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70760.641344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70760.641344                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         300514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             300514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94734000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94734000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       301729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         301729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77970.370370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77970.370370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82584000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82584000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67970.370370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67970.370370                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41235000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41235000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83810.975610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83810.975610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36315000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36315000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73810.975610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73810.975610                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           175                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               175                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              14                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          189                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           189                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.074074                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.074074                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       269000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       269000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.074074                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2398.824873                       # Cycle average of tags in use
system.l2.tags.total_refs                      622399                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     87.231815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.326745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1056.867266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1333.630862                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.018302                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6960                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2634                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.053101                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4986439                       # Number of tag accesses
system.l2.tags.data_accesses                  4986439                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          77760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             444544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        77760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77760                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6946                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13429932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          63347278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76777210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13429932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13429932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13429932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         63347278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             76777210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000635500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15307                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6946                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     73091000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               203328500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10522.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29272.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4952                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6946                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.794576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.084721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.452175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          993     49.87%     49.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          563     28.28%     78.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          114      5.73%     83.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      2.41%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           35      1.76%     88.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      1.21%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      0.80%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.40%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          190      9.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1991                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 444544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  444544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        76.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5789963500                       # Total gap between requests
system.mem_ctrls.avgGap                     833568.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        77760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13429932.358978154138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 63347277.653747990727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32580250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    170748250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26815.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29793.80                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    71.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6897240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3665970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26075280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     456677520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1112035230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1286929440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2892280680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.525899                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3334683500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    193180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2262188000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7339920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3889875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23519160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     456677520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1153281570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1252195680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2896903725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.324345                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3244039000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    193180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2352832500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1142591                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1142591                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1142591                       # number of overall hits
system.cpu.icache.overall_hits::total         1142591                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       310873                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         310873                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       310873                       # number of overall misses
system.cpu.icache.overall_misses::total        310873                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4133704000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4133704000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4133704000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4133704000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1453464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1453464                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1453464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1453464                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.213884                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.213884                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.213884                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.213884                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13297.082732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13297.082732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13297.082732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13297.082732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       301665                       # number of writebacks
system.cpu.icache.writebacks::total            301665                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         9144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         9144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9144                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       301729                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       301729                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       301729                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       301729                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3765527500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3765527500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3765527500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3765527500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.207593                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.207593                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.207593                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.207593                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12479.832896                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12479.832896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12479.832896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12479.832896                       # average overall mshr miss latency
system.cpu.icache.replacements                 301665                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1142591                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1142591                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       310873                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        310873                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4133704000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4133704000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1453464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1453464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.213884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.213884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13297.082732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13297.082732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         9144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       301729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       301729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3765527500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3765527500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.207593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.207593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12479.832896                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12479.832896                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.969852                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1444320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            301729                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.786812                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.969852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3208657                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3208657                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3874757                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3874757                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3875913                       # number of overall hits
system.cpu.dcache.overall_hits::total         3875913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39497                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39497                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39511                       # number of overall misses
system.cpu.dcache.overall_misses::total         39511                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1918731000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1918731000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1918731000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1918731000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3914254                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3914254                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3915424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3915424                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010091                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010091                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010091                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48579.157911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48579.157911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48561.944775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48561.944775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8092                       # number of writebacks
system.cpu.dcache.writebacks::total              8092                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29479                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29479                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10022                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    525440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    525440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    525770000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    525770000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002559                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002560                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52449.590737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52449.590737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52461.584514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52461.584514                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8998                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2045917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2045917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    341561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    341561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2059435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2059435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25267.125314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25267.125314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     86626000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     86626000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20664.599237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20664.599237                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1828840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1828840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1576946500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1576946500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60717.176190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60717.176190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    438597500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    438597500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75373.345936                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75373.345936                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1156                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1156                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1170                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1170                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011966                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011966                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003419                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003419                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        82500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        82500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1948                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1948                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           870.447357                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3889805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10022                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            388.126621                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   870.447357                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.850046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.850046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7848610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7848610                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5790051500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5790051500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
