
\chapter{Asynchronous Logic}
\section{Basic Gates}
\section{Standard Logic}
\section{Encoders}
\section{Multiplexers}

\lstinputlisting[language=verilog,caption=4-input Mux]{../rtl/vlog/mux4.v}
\lstinputlisting[language=vhdl,caption=4-input Mux]{../rtl/vhdl/mux4.vhd}
