{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 20:07:33 2016 " "Info: Processing started: Wed Jan 06 20:07:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Behavior " "Info: Found design unit 1: proc-Behavior" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Info: Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file upcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upcount-Behavior " "Info: Found design unit 1: upcount-Behavior" {  } { { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Info: Found entity 1: upcount" {  } { { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behavior " "Info: Found design unit 1: dec3to8-Behavior" {  } { { "dec3to8.vhd" "" { Text "C:/Users/c/Desktop/proc1/dec3to8.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Info: Found entity 1: dec3to8" {  } { { "dec3to8.vhd" "" { Text "C:/Users/c/Desktop/proc1/dec3to8.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Info: Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Info: Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/c/Desktop/proc1/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/c/Desktop/proc1/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavior " "Info: Found design unit 1: mux-Behavior" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Info: Found design unit 1: ALU-Behavior" {  } { { "ALU.vhd" "" { Text "C:/Users/c/Desktop/proc1/ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/c/Desktop/proc1/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regnl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regnl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regnl-Behavior " "Info: Found design unit 1: regnl-Behavior" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 regnl " "Info: Found entity 1: regnl" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Info: Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESULT proc.vhd(66) " "Warning (10541): VHDL Signal Declaration warning at proc.vhd(66): used implicit default value for signal \"RESULT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A proc.vhd(66) " "Warning (10036): Verilog HDL or VHDL warning at proc.vhd(66): object \"A\" assigned a value but never read" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Run proc.vhd(94) " "Warning (10492): VHDL Process Statement warning at proc.vhd(94): signal \"Run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn proc.vhd(97) " "Warning (10492): VHDL Process Statement warning at proc.vhd(97): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstep " "Info: Elaborating entity \"upcount\" for hierarchy \"upcount:Tstep\"" {  } { { "proc.vhd" "Tstep" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Info: Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "proc.vhd" "decX" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Info: Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "proc.vhd" "reg_0" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnl regnl:reg_ir " "Info: Elaborating entity \"regnl\" for hierarchy \"regnl:reg_ir\"" {  } { { "proc.vhd" "reg_ir" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ADD_SUB " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:ADD_SUB\"" {  } { { "proc.vhd" "ADD_SUB" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDSUB ALU.vhd(17) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(17): signal \"ADDSUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/c/Desktop/proc1/ALU.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(18) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(18): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/c/Desktop/proc1/ALU.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(18) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(18): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/c/Desktop/proc1/ALU.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(20) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/c/Desktop/proc1/ALU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(20) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(20): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/c/Desktop/proc1/ALU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUX1 " "Info: Elaborating entity \"mux\" for hierarchy \"mux:MUX1\"" {  } { { "proc.vhd" "MUX1" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT mux.vhd(16) " "Warning (10492): VHDL Process Statement warning at mux.vhd(16): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mux.vhd(16) " "Warning (10492): VHDL Process Statement warning at mux.vhd(16): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT mux.vhd(17) " "Warning (10492): VHDL Process Statement warning at mux.vhd(17): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mux.vhd(17) " "Warning (10492): VHDL Process Statement warning at mux.vhd(17): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT mux.vhd(18) " "Warning (10492): VHDL Process Statement warning at mux.vhd(18): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 mux.vhd(18) " "Warning (10492): VHDL Process Statement warning at mux.vhd(18): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT mux.vhd(19) " "Warning (10492): VHDL Process Statement warning at mux.vhd(19): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 mux.vhd(19) " "Warning (10492): VHDL Process Statement warning at mux.vhd(19): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT mux.vhd(20) " "Warning (10492): VHDL Process Statement warning at mux.vhd(20): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 mux.vhd(20) " "Warning (10492): VHDL Process Statement warning at mux.vhd(20): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT mux.vhd(21) " "Warning (10492): VHDL Process Statement warning at mux.vhd(21): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 mux.vhd(21) " "Warning (10492): VHDL Process Statement warning at mux.vhd(21): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT mux.vhd(22) " "Warning (10492): VHDL Process Statement warning at mux.vhd(22): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 mux.vhd(22) " "Warning (10492): VHDL Process Statement warning at mux.vhd(22): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT mux.vhd(23) " "Warning (10492): VHDL Process Statement warning at mux.vhd(23): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 mux.vhd(23) " "Warning (10492): VHDL Process Statement warning at mux.vhd(23): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DINOUT mux.vhd(24) " "Warning (10492): VHDL Process Statement warning at mux.vhd(24): signal \"DINOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN mux.vhd(24) " "Warning (10492): VHDL Process Statement warning at mux.vhd(24): signal \"DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GOUT mux.vhd(25) " "Warning (10492): VHDL Process Statement warning at mux.vhd(25): signal \"GOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G mux.vhd(25) " "Warning (10492): VHDL Process Statement warning at mux.vhd(25): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUSWIRES mux.vhd(14) " "Warning (10631): VHDL Process Statement warning at mux.vhd(14): inferring latch(es) for signal or variable \"BUSWIRES\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[0\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[0\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[1\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[1\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[2\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[2\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[3\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[3\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[4\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[4\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[5\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[5\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[6\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[6\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[7\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[7\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[8\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[8\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[9\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[9\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[10\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[10\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[11\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[11\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[12\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[12\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[13\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[13\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[14\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[14\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSWIRES\[15\] mux.vhd(14) " "Info (10041): Inferred latch for \"BUSWIRES\[15\]\" at mux.vhd(14)" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[0\] " "Warning: Latch mux:MUX1\|BUSWIRES\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[1\] " "Warning: Latch mux:MUX1\|BUSWIRES\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[2\] " "Warning: Latch mux:MUX1\|BUSWIRES\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[3\] " "Warning: Latch mux:MUX1\|BUSWIRES\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[4\] " "Warning: Latch mux:MUX1\|BUSWIRES\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[5\] " "Warning: Latch mux:MUX1\|BUSWIRES\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[6\] " "Warning: Latch mux:MUX1\|BUSWIRES\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[7\] " "Warning: Latch mux:MUX1\|BUSWIRES\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[8\] " "Warning: Latch mux:MUX1\|BUSWIRES\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[9\] " "Warning: Latch mux:MUX1\|BUSWIRES\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[10\] " "Warning: Latch mux:MUX1\|BUSWIRES\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[11\] " "Warning: Latch mux:MUX1\|BUSWIRES\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[12\] " "Warning: Latch mux:MUX1\|BUSWIRES\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[13\] " "Warning: Latch mux:MUX1\|BUSWIRES\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[14\] " "Warning: Latch mux:MUX1\|BUSWIRES\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux:MUX1\|BUSWIRES\[15\] " "Warning: Latch mux:MUX1\|BUSWIRES\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Resetn " "Warning: Ports D and ENA on the latch are fed by the same signal Resetn" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "Warning (15610): No output dependent on input pin \"Run\"" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "333 " "Info: Implemented 333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Info: Implemented 297 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Info: Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 20:08:42 2016 " "Info: Processing ended: Wed Jan 06 20:08:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Info: Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 20:08:43 2016 " "Info: Processing started: Wed Jan 06 20:08:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proc -c proc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "proc EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"proc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "Warning: No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Info: Pin Run not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Run } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Info: Pin Done not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Done } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 7 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[0\] " "Info: Pin BusWires\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[0] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[1\] " "Info: Pin BusWires\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[1] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[2\] " "Info: Pin BusWires\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[2] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[3\] " "Info: Pin BusWires\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[3] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[4\] " "Info: Pin BusWires\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[4] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[5\] " "Info: Pin BusWires\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[5] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[6\] " "Info: Pin BusWires\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[6] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[7\] " "Info: Pin BusWires\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[7] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[8\] " "Info: Pin BusWires\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[8] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[9\] " "Info: Pin BusWires\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[9] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[10\] " "Info: Pin BusWires\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[10] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[11\] " "Info: Pin BusWires\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[11] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[12\] " "Info: Pin BusWires\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[12] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[13\] " "Info: Pin BusWires\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[13] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[14\] " "Info: Pin BusWires\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[14] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[15\] " "Info: Pin BusWires\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { BusWires[15] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Resetn " "Info: Pin Resetn not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Resetn } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Clock } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[15\] " "Info: Pin DIN\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[15] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[14\] " "Info: Pin DIN\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[14] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[0\] " "Info: Pin DIN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[0] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[1\] " "Info: Pin DIN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[1] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[2\] " "Info: Pin DIN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[2] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[3\] " "Info: Pin DIN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[3] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[4\] " "Info: Pin DIN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[4] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[5\] " "Info: Pin DIN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[5] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[6\] " "Info: Pin DIN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[6] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[7\] " "Info: Pin DIN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[7] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[8\] " "Info: Pin DIN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[8] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[9\] " "Info: Pin DIN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[9] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[10\] " "Info: Pin DIN\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[10] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[11\] " "Info: Pin DIN\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[11] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[12\] " "Info: Pin DIN\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[12] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[13\] " "Info: Pin DIN\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { DIN[13] } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regnl:reg_ir\|Q\[8\] " "Info: Destination node regnl:reg_ir\|Q\[8\]" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regnl:reg_ir|Q[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regnl:reg_ir\|Q\[7\] " "Info: Destination node regnl:reg_ir\|Q\[7\]" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regnl:reg_ir|Q[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "upcount:Tstep\|Count\[1\] " "Info: Destination node upcount:Tstep\|Count\[1\]" {  } { { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { upcount:Tstep|Count[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "upcount:Tstep\|Count\[0\] " "Info: Destination node upcount:Tstep\|Count\[0\]" {  } { { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { upcount:Tstep|Count[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regnl:reg_ir\|Q\[6\] " "Info: Destination node regnl:reg_ir\|Q\[6\]" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regnl:reg_ir|Q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regnl:reg_ir\|Q\[0\] " "Info: Destination node regnl:reg_ir\|Q\[0\]" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regnl:reg_ir|Q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regnl:reg_ir\|Q\[3\] " "Info: Destination node regnl:reg_ir\|Q\[3\]" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regnl:reg_ir|Q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regnl:reg_ir\|Q\[5\] " "Info: Destination node regnl:reg_ir\|Q\[5\]" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regnl:reg_ir|Q[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regnl:reg_ir\|Q\[4\] " "Info: Destination node regnl:reg_ir\|Q\[4\]" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regnl:reg_ir|Q[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regnl:reg_ir\|Q\[1\] " "Info: Destination node regnl:reg_ir\|Q\[1\]" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regnl:reg_ir|Q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { Clock } } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:MUX1\|BUSWIRES\[15\]~5207  " "Info: Automatically promoted node mux:MUX1\|BUSWIRES\[15\]~5207 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 18 17 0 " "Info: Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 18 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.368 ns register register " "Info: Estimated most critical path is register to register delay of 1.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux:MUX1\|BUSWIRES\[0\] 1 REG LAB_X76_Y37 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X76_Y37; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.084 ns) 1.368 ns regn:reg_5\|Q\[0\] 2 REG LAB_X78_Y39 1 " "Info: 2: + IC(1.284 ns) + CELL(0.084 ns) = 1.368 ns; Loc. = LAB_X78_Y39; Fanout = 1; REG Node = 'regn:reg_5\|Q\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.368 ns" { mux:MUX1|BUSWIRES[0] regn:reg_5|Q[0] } "NODE_NAME" } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 6.14 % ) " "Info: Total cell delay = 0.084 ns ( 6.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.284 ns ( 93.86 % ) " "Info: Total interconnect delay = 1.284 ns ( 93.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.368 ns" { mux:MUX1|BUSWIRES[0] regn:reg_5|Q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X72_Y39 X83_Y51 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X72_Y39 to location X83_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Warning: Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Info: Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[0\] 0 " "Info: Pin \"BusWires\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[1\] 0 " "Info: Pin \"BusWires\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[2\] 0 " "Info: Pin \"BusWires\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[3\] 0 " "Info: Pin \"BusWires\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[4\] 0 " "Info: Pin \"BusWires\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[5\] 0 " "Info: Pin \"BusWires\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[6\] 0 " "Info: Pin \"BusWires\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[7\] 0 " "Info: Pin \"BusWires\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[8\] 0 " "Info: Pin \"BusWires\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[9\] 0 " "Info: Pin \"BusWires\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[10\] 0 " "Info: Pin \"BusWires\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[11\] 0 " "Info: Pin \"BusWires\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[12\] 0 " "Info: Pin \"BusWires\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[13\] 0 " "Info: Pin \"BusWires\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[14\] 0 " "Info: Pin \"BusWires\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[15\] 0 " "Info: Pin \"BusWires\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/c/Desktop/proc1/proc.fit.smsg " "Info: Generated suppressed messages file C:/Users/c/Desktop/proc1/proc.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "2 2 s " "Info: 2% of process time was spent using 2 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "98 1  " "Info: 98% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Info: Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 20:10:03 2016 " "Info: Processing ended: Wed Jan 06 20:10:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Info: Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 20:10:04 2016 " "Info: Processing started: Wed Jan 06 20:10:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proc -c proc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Info: Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 20:11:13 2016 " "Info: Processing ended: Wed Jan 06 20:11:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Info: Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 20:11:14 2016 " "Info: Processing started: Wed Jan 06 20:11:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off proc -c proc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off proc -c proc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[0\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[0\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[1\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[1\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[2\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[2\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[3\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[3\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[4\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[4\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[5\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[5\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[6\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[6\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[7\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[7\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[8\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[8\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[9\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[9\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[10\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[10\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[11\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[11\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[12\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[12\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[13\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[13\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[14\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[14\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[15\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[15\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Resetn " "Info: Assuming node \"Resetn\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "37 " "Warning: Found 37 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ROUT\[2\]~712 " "Info: Detected gated clock \"ROUT\[2\]~712\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[2\]~712" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RIN\[1\]~272 " "Info: Detected gated clock \"RIN\[1\]~272\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RIN\[1\]~272" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[15\]~5193 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[15\]~5193\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[15\]~5193" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RIN\[3\]~271 " "Info: Detected gated clock \"RIN\[3\]~271\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RIN\[3\]~271" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[2\]~713 " "Info: Detected gated clock \"ROUT\[2\]~713\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[2\]~713" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[15\]~5204 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[15\]~5204\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[15\]~5204" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[1\]~715 " "Info: Detected gated clock \"ROUT\[1\]~715\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[1\]~715" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[1\]~5192 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[1\]~5192\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[1\]~5192" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[3\]~714 " "Info: Detected gated clock \"ROUT\[3\]~714\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[3\]~714" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[6\]~705 " "Info: Detected gated clock \"ROUT\[6\]~705\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[6\]~705" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[6\]~704 " "Info: Detected gated clock \"ROUT\[6\]~704\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[6\]~704" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[5\]~709 " "Info: Detected gated clock \"ROUT\[5\]~709\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[5\]~709" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[0\]~703 " "Info: Detected gated clock \"ROUT\[0\]~703\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[0\]~703" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[1\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[1\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[2\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[2\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[5\]~708 " "Info: Detected gated clock \"ROUT\[5\]~708\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[5\]~708" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[4\]~701 " "Info: Detected gated clock \"ROUT\[4\]~701\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[4\]~701" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[0\]~702 " "Info: Detected gated clock \"ROUT\[0\]~702\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[0\]~702" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[7\]~716 " "Info: Detected gated clock \"ROUT\[7\]~716\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[7\]~716" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[6\]~706 " "Info: Detected gated clock \"ROUT\[6\]~706\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[6\]~706" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[1\]~5190 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[1\]~5190\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[1\]~5190" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[4\]~707 " "Info: Detected gated clock \"ROUT\[4\]~707\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[4\]~707" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[0\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[0\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[4\]~710 " "Info: Detected gated clock \"ROUT\[4\]~710\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[4\]~710" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RIN\[4\]~270 " "Info: Detected gated clock \"RIN\[4\]~270\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RIN\[4\]~270" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[4\]~711 " "Info: Detected gated clock \"ROUT\[4\]~711\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[4\]~711" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[15\]~5207 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[15\]~5207\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[15\]~5207" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[5\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[5\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[3\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[3\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[4\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[4\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[0\]~5189 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[0\]~5189\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[0\]~5189" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DINOUT~29 " "Info: Detected gated clock \"DINOUT~29\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 63 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINOUT~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[6\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[6\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[7\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[7\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "upcount:Tstep\|Count\[1\] " "Info: Detected ripple clock \"upcount:Tstep\|Count\[1\]\" as buffer" {  } { { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "upcount:Tstep\|Count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[8\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[8\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "upcount:Tstep\|Count\[0\] " "Info: Detected ripple clock \"upcount:Tstep\|Count\[0\]\" as buffer" {  } { { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "upcount:Tstep\|Count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register mux:MUX1\|BUSWIRES\[11\] register regn:reg_7\|Q\[11\] 40.99 MHz 24.394 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 40.99 MHz between source register \"mux:MUX1\|BUSWIRES\[11\]\" and destination register \"regn:reg_7\|Q\[11\]\" (period= 24.394 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.550 ns + Longest register register " "Info: + Longest register to register delay is 1.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux:MUX1\|BUSWIRES\[11\] 1 REG LCCOMB_X77_Y38_N14 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.366 ns) 1.550 ns regn:reg_7\|Q\[11\] 2 REG LCFF_X78_Y38_N23 1 " "Info: 2: + IC(1.184 ns) + CELL(0.366 ns) = 1.550 ns; Loc. = LCFF_X78_Y38_N23; Fanout = 1; REG Node = 'regn:reg_7\|Q\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { mux:MUX1|BUSWIRES[11] regn:reg_7|Q[11] } "NODE_NAME" } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 23.61 % ) " "Info: Total cell delay = 0.366 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.184 ns ( 76.39 % ) " "Info: Total interconnect delay = 1.184 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { mux:MUX1|BUSWIRES[11] regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "1.550 ns" { mux:MUX1|BUSWIRES[11] {} regn:reg_7|Q[11] {} } { 0.000ns 1.184ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.683 ns - Smallest " "Info: - Smallest clock skew is -10.683 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.808 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.537 ns) 2.808 ns regn:reg_7\|Q\[11\] 3 REG LCFF_X78_Y38_N23 1 " "Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X78_Y38_N23; Fanout = 1; REG Node = 'regn:reg_7\|Q\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.705 ns" { Clock~clkctrl regn:reg_7|Q[11] } "NODE_NAME" } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.34 % ) " "Info: Total cell delay = 1.526 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.282 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[11] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 13.491 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 13.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.787 ns) 4.778 ns upcount:Tstep\|Count\[0\] 2 REG LCFF_X77_Y37_N9 10 " "Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep\|Count\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.789 ns" { Clock upcount:Tstep|Count[0] } "NODE_NAME" } } { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.420 ns) 5.715 ns ROUT\[0\]~702 3 COMB LCCOMB_X76_Y37_N10 5 " "Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT\[0\]~702'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { upcount:Tstep|Count[0] ROUT[0]~702 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.275 ns) 6.654 ns mux:MUX1\|BUSWIRES\[15\]~5193 4 COMB LCCOMB_X78_Y37_N0 2 " "Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5193'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.420 ns) 7.751 ns ROUT\[1\]~715 5 COMB LCCOMB_X76_Y37_N26 2 " "Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT\[1\]~715'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.097 ns" { mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.275 ns) 8.464 ns mux:MUX1\|BUSWIRES\[15\]~5205 6 COMB LCCOMB_X75_Y37_N24 1 " "Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5205'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 9.397 ns mux:MUX1\|BUSWIRES\[15\]~5206 7 COMB LCCOMB_X77_Y37_N20 1 " "Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5206'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 9.927 ns mux:MUX1\|BUSWIRES\[15\]~5207 8 COMB LCCOMB_X77_Y37_N22 1 " "Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 11.788 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.150 ns) 13.491 ns mux:MUX1\|BUSWIRES\[11\] 10 REG LCCOMB_X77_Y38_N14 9 " "Info: 10: + IC(1.553 ns) + CELL(0.150 ns) = 13.491 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.703 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.866 ns ( 28.66 % ) " "Info: Total cell delay = 3.866 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.625 ns ( 71.34 % ) " "Info: Total interconnect delay = 9.625 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[11] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { mux:MUX1|BUSWIRES[11] regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "1.550 ns" { mux:MUX1|BUSWIRES[11] {} regn:reg_7|Q[11] {} } { 0.000ns 1.184ns } { 0.000ns 0.366ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[11] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "regn:reg_7\|Q\[15\] mux:MUX1\|BUSWIRES\[15\] Clock 9.022 ns " "Info: Found hold time violation between source  pin or register \"regn:reg_7\|Q\[15\]\" and destination pin or register \"mux:MUX1\|BUSWIRES\[15\]\" for clock \"Clock\" (Hold time is 9.022 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.655 ns + Largest " "Info: + Largest clock skew is 10.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 13.463 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 13.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.787 ns) 4.778 ns upcount:Tstep\|Count\[0\] 2 REG LCFF_X77_Y37_N9 10 " "Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep\|Count\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.789 ns" { Clock upcount:Tstep|Count[0] } "NODE_NAME" } } { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.420 ns) 5.715 ns ROUT\[0\]~702 3 COMB LCCOMB_X76_Y37_N10 5 " "Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT\[0\]~702'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { upcount:Tstep|Count[0] ROUT[0]~702 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.275 ns) 6.654 ns mux:MUX1\|BUSWIRES\[15\]~5193 4 COMB LCCOMB_X78_Y37_N0 2 " "Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5193'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.420 ns) 7.751 ns ROUT\[1\]~715 5 COMB LCCOMB_X76_Y37_N26 2 " "Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT\[1\]~715'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.097 ns" { mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.275 ns) 8.464 ns mux:MUX1\|BUSWIRES\[15\]~5205 6 COMB LCCOMB_X75_Y37_N24 1 " "Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5205'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 9.397 ns mux:MUX1\|BUSWIRES\[15\]~5206 7 COMB LCCOMB_X77_Y37_N20 1 " "Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5206'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 9.927 ns mux:MUX1\|BUSWIRES\[15\]~5207 8 COMB LCCOMB_X77_Y37_N22 1 " "Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 11.788 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.150 ns) 13.463 ns mux:MUX1\|BUSWIRES\[15\] 10 REG LCCOMB_X78_Y38_N12 9 " "Info: 10: + IC(1.525 ns) + CELL(0.150 ns) = 13.463 ns; Loc. = LCCOMB_X78_Y38_N12; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[15\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.675 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.866 ns ( 28.72 % ) " "Info: Total cell delay = 3.866 ns ( 28.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.597 ns ( 71.28 % ) " "Info: Total interconnect delay = 9.597 ns ( 71.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.463 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.463 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.525ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.808 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.537 ns) 2.808 ns regn:reg_7\|Q\[15\] 3 REG LCFF_X78_Y38_N27 1 " "Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X78_Y38_N27; Fanout = 1; REG Node = 'regn:reg_7\|Q\[15\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.705 ns" { Clock~clkctrl regn:reg_7|Q[15] } "NODE_NAME" } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.34 % ) " "Info: Total cell delay = 1.526 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.282 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[15] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.463 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.463 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.525ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[15] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.383 ns - Shortest register register " "Info: - Shortest register to register delay is 1.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:reg_7\|Q\[15\] 1 REG LCFF_X78_Y38_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y38_N27; Fanout = 1; REG Node = 'regn:reg_7\|Q\[15\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:reg_7|Q[15] } "NODE_NAME" } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns mux:MUX1\|BUSWIRES\[15\]~5296 2 COMB LCCOMB_X78_Y38_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X78_Y38_N26; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5296'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { regn:reg_7|Q[15] mux:MUX1|BUSWIRES[15]~5296 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 0.715 ns mux:MUX1\|BUSWIRES\[15\]~5297 3 COMB LCCOMB_X78_Y38_N30 1 " "Info: 3: + IC(0.243 ns) + CELL(0.149 ns) = 0.715 ns; Loc. = LCCOMB_X78_Y38_N30; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5297'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { mux:MUX1|BUSWIRES[15]~5296 mux:MUX1|BUSWIRES[15]~5297 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 1.383 ns mux:MUX1\|BUSWIRES\[15\] 4 REG LCCOMB_X78_Y38_N12 9 " "Info: 4: + IC(0.248 ns) + CELL(0.420 ns) = 1.383 ns; Loc. = LCCOMB_X78_Y38_N12; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[15\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.668 ns" { mux:MUX1|BUSWIRES[15]~5297 mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.892 ns ( 64.50 % ) " "Info: Total cell delay = 0.892 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.491 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.491 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.383 ns" { regn:reg_7|Q[15] mux:MUX1|BUSWIRES[15]~5296 mux:MUX1|BUSWIRES[15]~5297 mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "1.383 ns" { regn:reg_7|Q[15] {} mux:MUX1|BUSWIRES[15]~5296 {} mux:MUX1|BUSWIRES[15]~5297 {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 0.243ns 0.248ns } { 0.000ns 0.323ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.463 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.463 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.525ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[15] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.383 ns" { regn:reg_7|Q[15] mux:MUX1|BUSWIRES[15]~5296 mux:MUX1|BUSWIRES[15]~5297 mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "1.383 ns" { regn:reg_7|Q[15] {} mux:MUX1|BUSWIRES[15]~5296 {} mux:MUX1|BUSWIRES[15]~5297 {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 0.243ns 0.248ns } { 0.000ns 0.323ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mux:MUX1\|BUSWIRES\[14\] Resetn Resetn 4.467 ns register " "Info: tsu for register \"mux:MUX1\|BUSWIRES\[14\]\" (data pin = \"Resetn\", clock pin = \"Resetn\") is 4.467 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.600 ns + Longest pin register " "Info: + Longest pin to register delay is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Resetn 1 CLK PIN_H15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.683 ns) + CELL(0.438 ns) 4.080 ns mux:MUX1\|BUSWIRES\[1\]~5195 2 COMB LCCOMB_X76_Y37_N22 24 " "Info: 2: + IC(2.683 ns) + CELL(0.438 ns) = 4.080 ns; Loc. = LCCOMB_X76_Y37_N22; Fanout = 24; COMB Node = 'mux:MUX1\|BUSWIRES\[1\]~5195'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.121 ns" { Resetn mux:MUX1|BUSWIRES[1]~5195 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.437 ns) 5.535 ns mux:MUX1\|BUSWIRES\[14\]~5286 3 COMB LCCOMB_X77_Y39_N0 1 " "Info: 3: + IC(1.018 ns) + CELL(0.437 ns) = 5.535 ns; Loc. = LCCOMB_X77_Y39_N0; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5286'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.455 ns" { mux:MUX1|BUSWIRES[1]~5195 mux:MUX1|BUSWIRES[14]~5286 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.928 ns mux:MUX1\|BUSWIRES\[14\]~5287 4 COMB LCCOMB_X77_Y39_N10 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 5.928 ns; Loc. = LCCOMB_X77_Y39_N10; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5287'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { mux:MUX1|BUSWIRES[14]~5286 mux:MUX1|BUSWIRES[14]~5287 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.150 ns) 6.762 ns mux:MUX1\|BUSWIRES\[14\]~5288 5 COMB LCCOMB_X78_Y40_N6 1 " "Info: 5: + IC(0.684 ns) + CELL(0.150 ns) = 6.762 ns; Loc. = LCCOMB_X78_Y40_N6; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5288'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.834 ns" { mux:MUX1|BUSWIRES[14]~5287 mux:MUX1|BUSWIRES[14]~5288 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.152 ns mux:MUX1\|BUSWIRES\[14\]~5289 6 COMB LCCOMB_X78_Y40_N12 1 " "Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 7.152 ns; Loc. = LCCOMB_X78_Y40_N12; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5289'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { mux:MUX1|BUSWIRES[14]~5288 mux:MUX1|BUSWIRES[14]~5289 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.150 ns) 8.032 ns mux:MUX1\|BUSWIRES\[14\]~5290 7 COMB LCCOMB_X78_Y38_N0 1 " "Info: 7: + IC(0.730 ns) + CELL(0.150 ns) = 8.032 ns; Loc. = LCCOMB_X78_Y38_N0; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5290'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.880 ns" { mux:MUX1|BUSWIRES[14]~5289 mux:MUX1|BUSWIRES[14]~5290 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.149 ns) 8.933 ns mux:MUX1\|BUSWIRES\[14\]~5291 8 COMB LCCOMB_X77_Y40_N30 1 " "Info: 8: + IC(0.752 ns) + CELL(0.149 ns) = 8.933 ns; Loc. = LCCOMB_X77_Y40_N30; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5291'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.901 ns" { mux:MUX1|BUSWIRES[14]~5290 mux:MUX1|BUSWIRES[14]~5291 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.419 ns) 9.600 ns mux:MUX1\|BUSWIRES\[14\] 9 REG LCCOMB_X77_Y40_N26 9 " "Info: 9: + IC(0.248 ns) + CELL(0.419 ns) = 9.600 ns; Loc. = LCCOMB_X77_Y40_N26; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[14\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.667 ns" { mux:MUX1|BUSWIRES[14]~5291 mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.002 ns ( 31.27 % ) " "Info: Total cell delay = 3.002 ns ( 31.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.598 ns ( 68.73 % ) " "Info: Total interconnect delay = 6.598 ns ( 68.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "9.600 ns" { Resetn mux:MUX1|BUSWIRES[1]~5195 mux:MUX1|BUSWIRES[14]~5286 mux:MUX1|BUSWIRES[14]~5287 mux:MUX1|BUSWIRES[14]~5288 mux:MUX1|BUSWIRES[14]~5289 mux:MUX1|BUSWIRES[14]~5290 mux:MUX1|BUSWIRES[14]~5291 mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "9.600 ns" { Resetn {} Resetn~combout {} mux:MUX1|BUSWIRES[1]~5195 {} mux:MUX1|BUSWIRES[14]~5286 {} mux:MUX1|BUSWIRES[14]~5287 {} mux:MUX1|BUSWIRES[14]~5288 {} mux:MUX1|BUSWIRES[14]~5289 {} mux:MUX1|BUSWIRES[14]~5290 {} mux:MUX1|BUSWIRES[14]~5291 {} mux:MUX1|BUSWIRES[14] {} } { 0.000ns 0.000ns 2.683ns 1.018ns 0.243ns 0.684ns 0.240ns 0.730ns 0.752ns 0.248ns } { 0.000ns 0.959ns 0.438ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.391 ns + " "Info: + Micro setup delay of destination is 1.391 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Resetn destination 6.524 ns - Shortest register " "Info: - Shortest clock path from clock \"Resetn\" to destination register is 6.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Resetn 1 CLK PIN_H15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.150 ns) 2.923 ns mux:MUX1\|BUSWIRES\[15\]~5207 2 COMB LCCOMB_X77_Y37_N22 1 " "Info: 2: + IC(1.814 ns) + CELL(0.150 ns) = 2.923 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.964 ns" { Resetn mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 4.784 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 3 COMB CLKCTRL_G7 16 " "Info: 3: + IC(1.861 ns) + CELL(0.000 ns) = 4.784 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.150 ns) 6.524 ns mux:MUX1\|BUSWIRES\[14\] 4 REG LCCOMB_X77_Y40_N26 9 " "Info: 4: + IC(1.590 ns) + CELL(0.150 ns) = 6.524 ns; Loc. = LCCOMB_X77_Y40_N26; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[14\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.740 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 19.30 % ) " "Info: Total cell delay = 1.259 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.265 ns ( 80.70 % ) " "Info: Total interconnect delay = 5.265 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.524 ns" { Resetn mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "6.524 ns" { Resetn {} Resetn~combout {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[14] {} } { 0.000ns 0.000ns 1.814ns 1.861ns 1.590ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "9.600 ns" { Resetn mux:MUX1|BUSWIRES[1]~5195 mux:MUX1|BUSWIRES[14]~5286 mux:MUX1|BUSWIRES[14]~5287 mux:MUX1|BUSWIRES[14]~5288 mux:MUX1|BUSWIRES[14]~5289 mux:MUX1|BUSWIRES[14]~5290 mux:MUX1|BUSWIRES[14]~5291 mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "9.600 ns" { Resetn {} Resetn~combout {} mux:MUX1|BUSWIRES[1]~5195 {} mux:MUX1|BUSWIRES[14]~5286 {} mux:MUX1|BUSWIRES[14]~5287 {} mux:MUX1|BUSWIRES[14]~5288 {} mux:MUX1|BUSWIRES[14]~5289 {} mux:MUX1|BUSWIRES[14]~5290 {} mux:MUX1|BUSWIRES[14]~5291 {} mux:MUX1|BUSWIRES[14] {} } { 0.000ns 0.000ns 2.683ns 1.018ns 0.243ns 0.684ns 0.240ns 0.730ns 0.752ns 0.248ns } { 0.000ns 0.959ns 0.438ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.419ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.524 ns" { Resetn mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "6.524 ns" { Resetn {} Resetn~combout {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[14] {} } { 0.000ns 0.000ns 1.814ns 1.861ns 1.590ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock BusWires\[11\] mux:MUX1\|BUSWIRES\[11\] 18.333 ns register " "Info: tco from clock \"Clock\" to destination pin \"BusWires\[11\]\" through register \"mux:MUX1\|BUSWIRES\[11\]\" is 18.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 13.491 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 13.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.787 ns) 4.778 ns upcount:Tstep\|Count\[0\] 2 REG LCFF_X77_Y37_N9 10 " "Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep\|Count\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.789 ns" { Clock upcount:Tstep|Count[0] } "NODE_NAME" } } { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.420 ns) 5.715 ns ROUT\[0\]~702 3 COMB LCCOMB_X76_Y37_N10 5 " "Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT\[0\]~702'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { upcount:Tstep|Count[0] ROUT[0]~702 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.275 ns) 6.654 ns mux:MUX1\|BUSWIRES\[15\]~5193 4 COMB LCCOMB_X78_Y37_N0 2 " "Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5193'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.420 ns) 7.751 ns ROUT\[1\]~715 5 COMB LCCOMB_X76_Y37_N26 2 " "Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT\[1\]~715'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.097 ns" { mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.275 ns) 8.464 ns mux:MUX1\|BUSWIRES\[15\]~5205 6 COMB LCCOMB_X75_Y37_N24 1 " "Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5205'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 9.397 ns mux:MUX1\|BUSWIRES\[15\]~5206 7 COMB LCCOMB_X77_Y37_N20 1 " "Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5206'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 9.927 ns mux:MUX1\|BUSWIRES\[15\]~5207 8 COMB LCCOMB_X77_Y37_N22 1 " "Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 11.788 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.150 ns) 13.491 ns mux:MUX1\|BUSWIRES\[11\] 10 REG LCCOMB_X77_Y38_N14 9 " "Info: 10: + IC(1.553 ns) + CELL(0.150 ns) = 13.491 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.703 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.866 ns ( 28.66 % ) " "Info: Total cell delay = 3.866 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.625 ns ( 71.34 % ) " "Info: Total interconnect delay = 9.625 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.842 ns + Longest register pin " "Info: + Longest register to pin delay is 4.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux:MUX1\|BUSWIRES\[11\] 1 REG LCCOMB_X77_Y38_N14 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(2.808 ns) 4.842 ns BusWires\[11\] 2 PIN PIN_B24 0 " "Info: 2: + IC(2.034 ns) + CELL(2.808 ns) = 4.842 ns; Loc. = PIN_B24; Fanout = 0; PIN Node = 'BusWires\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "4.842 ns" { mux:MUX1|BUSWIRES[11] BusWires[11] } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 57.99 % ) " "Info: Total cell delay = 2.808 ns ( 57.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.034 ns ( 42.01 % ) " "Info: Total interconnect delay = 2.034 ns ( 42.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "4.842 ns" { mux:MUX1|BUSWIRES[11] BusWires[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "4.842 ns" { mux:MUX1|BUSWIRES[11] {} BusWires[11] {} } { 0.000ns 2.034ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "4.842 ns" { mux:MUX1|BUSWIRES[11] BusWires[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "4.842 ns" { mux:MUX1|BUSWIRES[11] {} BusWires[11] {} } { 0.000ns 2.034ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Resetn Done 7.349 ns Longest " "Info: Longest tpd from source pin \"Resetn\" to destination pin \"Done\" is 7.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Resetn 1 CLK PIN_H15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.438 ns) 2.965 ns Mux57~79 2 COMB LCCOMB_X74_Y37_N18 2 " "Info: 2: + IC(1.568 ns) + CELL(0.438 ns) = 2.965 ns; Loc. = LCCOMB_X74_Y37_N18; Fanout = 2; COMB Node = 'Mux57~79'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { Resetn Mux57~79 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(2.602 ns) 7.349 ns Done 3 PIN PIN_M23 0 " "Info: 3: + IC(1.782 ns) + CELL(2.602 ns) = 7.349 ns; Loc. = PIN_M23; Fanout = 0; PIN Node = 'Done'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "4.384 ns" { Mux57~79 Done } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 54.42 % ) " "Info: Total cell delay = 3.999 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 45.58 % ) " "Info: Total interconnect delay = 3.350 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "7.349 ns" { Resetn Mux57~79 Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "7.349 ns" { Resetn {} Resetn~combout {} Mux57~79 {} Done {} } { 0.000ns 0.000ns 1.568ns 1.782ns } { 0.000ns 0.959ns 0.438ns 2.602ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "mux:MUX1\|BUSWIRES\[0\] Resetn Clock 8.060 ns register " "Info: th for register \"mux:MUX1\|BUSWIRES\[0\]\" (data pin = \"Resetn\", clock pin = \"Clock\") is 8.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 13.570 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 13.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.787 ns) 4.778 ns upcount:Tstep\|Count\[0\] 2 REG LCFF_X77_Y37_N9 10 " "Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep\|Count\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.789 ns" { Clock upcount:Tstep|Count[0] } "NODE_NAME" } } { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.420 ns) 5.715 ns ROUT\[0\]~702 3 COMB LCCOMB_X76_Y37_N10 5 " "Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT\[0\]~702'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { upcount:Tstep|Count[0] ROUT[0]~702 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.275 ns) 6.654 ns mux:MUX1\|BUSWIRES\[15\]~5193 4 COMB LCCOMB_X78_Y37_N0 2 " "Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5193'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.420 ns) 7.751 ns ROUT\[1\]~715 5 COMB LCCOMB_X76_Y37_N26 2 " "Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT\[1\]~715'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.097 ns" { mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.275 ns) 8.464 ns mux:MUX1\|BUSWIRES\[15\]~5205 6 COMB LCCOMB_X75_Y37_N24 1 " "Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5205'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 9.397 ns mux:MUX1\|BUSWIRES\[15\]~5206 7 COMB LCCOMB_X77_Y37_N20 1 " "Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5206'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 9.927 ns mux:MUX1\|BUSWIRES\[15\]~5207 8 COMB LCCOMB_X77_Y37_N22 1 " "Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 11.788 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.271 ns) 13.570 ns mux:MUX1\|BUSWIRES\[0\] 10 REG LCCOMB_X76_Y37_N0 9 " "Info: 10: + IC(1.511 ns) + CELL(0.271 ns) = 13.570 ns; Loc. = LCCOMB_X76_Y37_N0; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.782 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.987 ns ( 29.38 % ) " "Info: Total cell delay = 3.987 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.583 ns ( 70.62 % ) " "Info: Total interconnect delay = 9.583 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.570 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.570 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[0] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.511ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.510 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Resetn 1 CLK PIN_H15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.150 ns) 2.924 ns DINOUT~29 2 COMB LCCOMB_X77_Y37_N18 3 " "Info: 2: + IC(1.815 ns) + CELL(0.150 ns) = 2.924 ns; Loc. = LCCOMB_X77_Y37_N18; Fanout = 3; COMB Node = 'DINOUT~29'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.965 ns" { Resetn DINOUT~29 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.436 ns) 4.093 ns mux:MUX1\|BUSWIRES\[0\]~5202 3 COMB LCCOMB_X75_Y37_N4 16 " "Info: 3: + IC(0.733 ns) + CELL(0.436 ns) = 4.093 ns; Loc. = LCCOMB_X75_Y37_N4; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[0\]~5202'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.169 ns" { DINOUT~29 mux:MUX1|BUSWIRES[0]~5202 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.419 ns) 4.963 ns mux:MUX1\|BUSWIRES\[0\]~5203 4 COMB LCCOMB_X76_Y37_N14 1 " "Info: 4: + IC(0.451 ns) + CELL(0.419 ns) = 4.963 ns; Loc. = LCCOMB_X76_Y37_N14; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[0\]~5203'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.870 ns" { mux:MUX1|BUSWIRES[0]~5202 mux:MUX1|BUSWIRES[0]~5203 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.150 ns) 5.510 ns mux:MUX1\|BUSWIRES\[0\] 5 REG LCCOMB_X76_Y37_N0 9 " "Info: 5: + IC(0.397 ns) + CELL(0.150 ns) = 5.510 ns; Loc. = LCCOMB_X76_Y37_N0; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { mux:MUX1|BUSWIRES[0]~5203 mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 38.37 % ) " "Info: Total cell delay = 2.114 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.396 ns ( 61.63 % ) " "Info: Total interconnect delay = 3.396 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "5.510 ns" { Resetn DINOUT~29 mux:MUX1|BUSWIRES[0]~5202 mux:MUX1|BUSWIRES[0]~5203 mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "5.510 ns" { Resetn {} Resetn~combout {} DINOUT~29 {} mux:MUX1|BUSWIRES[0]~5202 {} mux:MUX1|BUSWIRES[0]~5203 {} mux:MUX1|BUSWIRES[0] {} } { 0.000ns 0.000ns 1.815ns 0.733ns 0.451ns 0.397ns } { 0.000ns 0.959ns 0.150ns 0.436ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.570 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.570 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[0] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.511ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "5.510 ns" { Resetn DINOUT~29 mux:MUX1|BUSWIRES[0]~5202 mux:MUX1|BUSWIRES[0]~5203 mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "5.510 ns" { Resetn {} Resetn~combout {} DINOUT~29 {} mux:MUX1|BUSWIRES[0]~5202 {} mux:MUX1|BUSWIRES[0]~5203 {} mux:MUX1|BUSWIRES[0] {} } { 0.000ns 0.000ns 1.815ns 0.733ns 0.451ns 0.397ns } { 0.000ns 0.959ns 0.150ns 0.436ns 0.419ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 20:12:20 2016 " "Info: Processing ended: Wed Jan 06 20:12:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Info: Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Info: Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
