# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project ones_counter
# Compile of assertion.sv was successful.
# Compile of driver.sv failed with 3 errors.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv failed with 2 errors.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 2 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 4 failed with 9 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv failed with 3 errors.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv failed with 2 errors.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 4 failed with 8 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv failed with 2 errors.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 3 failed with 5 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv failed with 2 errors.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 3 failed with 5 errors.
# Load canceled
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv failed with 2 errors.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 3 failed with 5 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv failed with 2 errors.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 3 failed with 5 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv failed with 2 errors.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 3 failed with 5 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful with warnings.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 2 failed with 3 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 2 failed with 3 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv failed with 1 errors.
# Compile of test.sv was successful.
# 11 compiles, 2 failed with 2 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv was successful with warnings.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.testcase
# vsim work.testcase 
# Start time: 10:51:46 on Mar 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.testcase(fast)
# ** Fatal: (vsim-8451) Virtual interface resolution cannot find a matching instance for 'virtual intf_cnt'.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: C:/Users/PC/Documents/Chung_training/code/SystemVerilog/driver.sv Line: 27
# FATAL ERROR while loading design
# Error loading design
# End time: 10:51:48 on Mar 19,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv was successful.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.testcase
# vsim work.testcase 
# Start time: 10:52:21 on Mar 19,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.testcase(fast)
# ** Fatal: (vsim-8451) Virtual interface resolution cannot find a matching instance for 'virtual intf_cnt'.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: C:/Users/PC/Documents/Chung_training/code/SystemVerilog/driver.sv Line: 27
# FATAL ERROR while loading design
# Error loading design
# End time: 10:52:21 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv failed with 3 errors.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 3 failed with 6 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv failed with 4 errors.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv failed with 2 errors.
# Compile of test.sv was successful.
# 11 compiles, 4 failed with 9 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv failed with 3 errors.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv failed with 1 errors.
# Compile of test.sv was successful.
# 11 compiles, 4 failed with 7 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 2 failed with 3 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv failed with 2 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 2 failed with 3 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 5 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 1 failed with 5 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 1 errors.
# Compile of top.sv was successful with warnings.
# Compile of test.sv was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv failed with 5 errors.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 1 failed with 5 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv was successful.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.testcase
# vsim work.testcase 
# Start time: 11:12:52 on Mar 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.testcase(fast)
# ** Fatal: (vsim-8451) Virtual interface resolution cannot find a matching instance for 'virtual intf_cnt'.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: C:/Users/PC/Documents/Chung_training/code/SystemVerilog/driver.sv Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 11:12:53 on Mar 19,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.test_1_sv_unit
# vsim work.test_1_sv_unit 
# Start time: 11:13:06 on Mar 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.test_1_sv_unit(fast)
# ** Fatal: (vsim-8451) Virtual interface resolution cannot find a matching instance for 'virtual intf_cnt'.
#    Time: 0 ns  Iteration: 0  Region: /test_1_sv_unit File: C:/Users/PC/Documents/Chung_training/code/SystemVerilog/monitor.sv Line: 16
# FATAL ERROR while loading design
# Error loading design
# End time: 11:13:06 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 11:13:33 on Mar 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.testcase(fast)
# Loading work.intf_cnt(fast)
run -all
#            DUT count is 0xxx :: SB count is 0000 
#            DUT count is 0xxx :: SB count is 0000 
#            DUT count is 0000 :: SB count is 0000 
#            DUT count is 0000 :: SB count is 0000 
#  * ERROR * DUT count is 1111 :: SB count is 0001 
#  * ERROR * DUT count is 0111 :: SB count is 0001 
#  * ERROR * DUT count is 1011 :: SB count is 0010 
#  * ERROR * DUT count is 1011 :: SB count is 0011 
#            DUT count is 0011 :: SB count is 0011 
#            DUT count is 0011 :: SB count is 0011 
#  * ERROR * DUT count is 1101 :: SB count is 0100 
#  * ERROR * DUT count is 1101 :: SB count is 0101 
#            DUT count is 0101 :: SB count is 0101 
#  * ERROR * DUT count is 1001 :: SB count is 0110 
#  * ERROR * DUT count is 0001 :: SB count is 0110 
#  * ERROR * DUT count is 0001 :: SB count is 0110 
#  * ERROR * DUT count is 0001 :: SB count is 0110 
#  * ERROR * DUT count is 0001 :: SB count is 0110 
#  * ERROR * DUT count is 0001 :: SB count is 0110 
#  * ERROR * DUT count is 0001 :: SB count is 0110 
#  * ERROR * DUT count is 1110 :: SB count is 0111 
#  * ERROR * DUT count is 0110 :: SB count is 0111 
#  * ERROR * DUT count is 1010 :: SB count is 1000 
#  * ERROR * DUT count is 0010 :: SB count is 1000 
#  * ERROR * DUT count is 1100 :: SB count is 1001 
#  * ERROR * DUT count is 0100 :: SB count is 1001 
#  * ERROR * DUT count is 0100 :: SB count is 1001 
#  * ERROR * DUT count is 1000 :: SB count is 1010 
#  * ERROR * DUT count is 1000 :: SB count is 1011 
#  * ERROR * DUT count is 1000 :: SB count is 1100 
#  * ERROR * DUT count is 1000 :: SB count is 1101 
#  * ERROR * DUT count is 0000 :: SB count is 1101 
#  * ERROR * DUT count is 1111 :: SB count is 1110 
#  * ERROR * DUT count is 0111 :: SB count is 1110 
#  * ERROR * DUT count is 1011 :: SB count is 1111 
#  * ERROR * DUT count is 1011 :: SB count is 0000 
#  * ERROR * DUT count is 1011 :: SB count is 0001 
#  * ERROR * DUT count is 0011 :: SB count is 0001 
#  * ERROR * DUT count is 0011 :: SB count is 0001 
#  * ERROR * DUT count is 0011 :: SB count is 0001 
#  * ERROR * DUT count is 0011 :: SB count is 0001 
#  * ERROR * DUT count is 1101 :: SB count is 0010 
#  * ERROR * DUT count is 0101 :: SB count is 0010 
#  * ERROR * DUT count is 0101 :: SB count is 0010 
#  * ERROR * DUT count is 0101 :: SB count is 0010 
#  * ERROR * DUT count is 0101 :: SB count is 0010 
#  * ERROR * DUT count is 1001 :: SB count is 0011 
#  * ERROR * DUT count is 1001 :: SB count is 0100 
#  * ERROR * DUT count is 0001 :: SB count is 0100 
#  * ERROR * DUT count is 1110 :: SB count is 0101 
#  * ERROR * DUT count is 1110 :: SB count is 0110 
#            DUT count is 0110 :: SB count is 0110 
#            DUT count is 0110 :: SB count is 0110 
#            DUT count is 0110 :: SB count is 0110 
#            DUT count is 0110 :: SB count is 0110 
#  * ERROR * DUT count is 1010 :: SB count is 0111 
#  * ERROR * DUT count is 1010 :: SB count is 1000 
#  * ERROR * DUT count is 1010 :: SB count is 1001 
#            DUT count is 1010 :: SB count is 1010 
#  * ERROR * DUT count is 1010 :: SB count is 1011 
#  * ERROR * DUT count is 1010 :: SB count is 1100 
#  * ERROR * DUT count is 1010 :: SB count is 1101 
#  * ERROR * DUT count is 1010 :: SB count is 1110 
#  * ERROR * DUT count is 1010 :: SB count is 1111 
#  * ERROR * DUT count is 1010 :: SB count is 0000 
#  * ERROR * DUT count is 1010 :: SB count is 0001 
#  * ERROR * DUT count is 1010 :: SB count is 0010 
#            DUT count is 0010 :: SB count is 0010 
#            DUT count is 0010 :: SB count is 0010 
#  * ERROR * DUT count is 1100 :: SB count is 0011 
#  * ERROR * DUT count is 1100 :: SB count is 0100 
#  * ERROR * DUT count is 1100 :: SB count is 0101 
#  * ERROR * DUT count is 0100 :: SB count is 0101 
#  * ERROR * DUT count is 0100 :: SB count is 0101 
#  * ERROR * DUT count is 0100 :: SB count is 0101 
#  * ERROR * DUT count is 1000 :: SB count is 0110 
#  * ERROR * DUT count is 1000 :: SB count is 0111 
#  * ERROR * DUT count is 0000 :: SB count is 0111 
#  * ERROR * DUT count is 1111 :: SB count is 1000 
#  * ERROR * DUT count is 0111 :: SB count is 1000 
#  * ERROR * DUT count is 0111 :: SB count is 1000 
#  * ERROR * DUT count is 0111 :: SB count is 1000 
#  * ERROR * DUT count is 1011 :: SB count is 1001 
#  * ERROR * DUT count is 0011 :: SB count is 1001 
#  * ERROR * DUT count is 1101 :: SB count is 1010 
#  * ERROR * DUT count is 1101 :: SB count is 1011 
#  * ERROR * DUT count is 0101 :: SB count is 1011 
#  * ERROR * DUT count is 0101 :: SB count is 1011 
#  * ERROR * DUT count is 0101 :: SB count is 1011 
#  * ERROR * DUT count is 0101 :: SB count is 1011 
#  * ERROR * DUT count is 0101 :: SB count is 1011 
#  * ERROR * DUT count is 0101 :: SB count is 1011 
#  * ERROR * DUT count is 0101 :: SB count is 1011 
#  * ERROR * DUT count is 1001 :: SB count is 1100 
#  * ERROR * DUT count is 1001 :: SB count is 1101 
#  * ERROR * DUT count is 0001 :: SB count is 1101 
#  * ERROR * DUT count is 0001 :: SB count is 1101 
#            DUT count is 1110 :: SB count is 1110 
#  * ERROR * DUT count is 0110 :: SB count is 1110 
#  * ERROR * DUT count is 0110 :: SB count is 1110 
#  * ERROR * DUT count is 0110 :: SB count is 1110 
#  * ERROR * DUT count is 1010 :: SB count is 1111 
#  * ERROR * DUT count is 0010 :: SB count is 1111 
#  * ERROR * DUT count is 0010 :: SB count is 1111 
#  * ERROR * DUT count is 0010 :: SB count is 1111 
#  * ERROR * DUT count is 0000 :: SB count is 1111 
#  * ERROR * DUT count is 0000 :: SB count is 1111 
#  * ERROR * DUT count is 0000 :: SB count is 1111 
#  * ERROR * DUT count is 0000 :: SB count is 1111 
#  * ERROR * DUT count is 1111 :: SB count is 0000 
#  * ERROR * DUT count is 1111 :: SB count is 0001 
#  * ERROR * DUT count is 1111 :: SB count is 0010 
#  * ERROR * DUT count is 0111 :: SB count is 0010 
#  * ERROR * DUT count is 0111 :: SB count is 0010 
#  * ERROR * DUT count is 0111 :: SB count is 0010 
#  * ERROR * DUT count is 0111 :: SB count is 0010 
#  * ERROR * DUT count is 0111 :: SB count is 0010 
#  * ERROR * DUT count is 1011 :: SB count is 0011 
#  * ERROR * DUT count is 1011 :: SB count is 0100 
#  * ERROR * DUT count is 0011 :: SB count is 0100 
#  * ERROR * DUT count is 0011 :: SB count is 0100 
#  * ERROR * DUT count is 1101 :: SB count is 0101 
#            DUT count is 0101 :: SB count is 0101 
#  * ERROR * DUT count is 1001 :: SB count is 0110 
#  * ERROR * DUT count is 1001 :: SB count is 0111 
#  * ERROR * DUT count is 0001 :: SB count is 0111 
#  * ERROR * DUT count is 1110 :: SB count is 1000 
#  * ERROR * DUT count is 0110 :: SB count is 1000 
#  * ERROR * DUT count is 1010 :: SB count is 1001 
#  * ERROR * DUT count is 0010 :: SB count is 1001 
#  * ERROR * DUT count is 0010 :: SB count is 1001 
#  * ERROR * DUT count is 0010 :: SB count is 1001 
#  * ERROR * DUT count is 0010 :: SB count is 1001 
#  * ERROR * DUT count is 1100 :: SB count is 1010 
#  * ERROR * DUT count is 0100 :: SB count is 1010 
#  * ERROR * DUT count is 1000 :: SB count is 1011 
#  * ERROR * DUT count is 1000 :: SB count is 1100 
#  * ERROR * DUT count is 0000 :: SB count is 1100 
#  * ERROR * DUT count is 1111 :: SB count is 1101 
#  * ERROR * DUT count is 1111 :: SB count is 1110 
#            DUT count is 1111 :: SB count is 1111 
#  * ERROR * DUT count is 1111 :: SB count is 0000 
#  * ERROR * DUT count is 1111 :: SB count is 0001 
#  * ERROR * DUT count is 0111 :: SB count is 0001 
#  * ERROR * DUT count is 1011 :: SB count is 0010 
#  * ERROR * DUT count is 0011 :: SB count is 0010 
#  * ERROR * DUT count is 1101 :: SB count is 0011 
#  * ERROR * DUT count is 0101 :: SB count is 0011 
#  * ERROR * DUT count is 0101 :: SB count is 0011 
#  * ERROR * DUT count is 0101 :: SB count is 0011 
#  * ERROR * DUT count is 0101 :: SB count is 0011 
#  * ERROR * DUT count is 1001 :: SB count is 0100 
#  * ERROR * DUT count is 1001 :: SB count is 0101 
#  * ERROR * DUT count is 1001 :: SB count is 0110 
#  * ERROR * DUT count is 0001 :: SB count is 0110 
#  * ERROR * DUT count is 1110 :: SB count is 0111 
#  * ERROR * DUT count is 1110 :: SB count is 1000 
#  * ERROR * DUT count is 1110 :: SB count is 1001 
#  * ERROR * DUT count is 1110 :: SB count is 1010 
#  * ERROR * DUT count is 1110 :: SB count is 1011 
#  * ERROR * DUT count is 0110 :: SB count is 1011 
#  * ERROR * DUT count is 1010 :: SB count is 1100 
#  * ERROR * DUT count is 1010 :: SB count is 1101 
#  * ERROR * DUT count is 0010 :: SB count is 1101 
#  * ERROR * DUT count is 0010 :: SB count is 1101 
#  * ERROR * DUT count is 1100 :: SB count is 1110 
#  * ERROR * DUT count is 0100 :: SB count is 1110 
#  * ERROR * DUT count is 1000 :: SB count is 1111 
#  * ERROR * DUT count is 0000 :: SB count is 1111 
#  * ERROR * DUT count is 0000 :: SB count is 1111 
#  * ERROR * DUT count is 1111 :: SB count is 0000 
#  * ERROR * DUT count is 0111 :: SB count is 0000 
#  * ERROR * DUT count is 0111 :: SB count is 0000 
#  * ERROR * DUT count is 1011 :: SB count is 0001 
#  * ERROR * DUT count is 1011 :: SB count is 0010 
#  * ERROR * DUT count is 1011 :: SB count is 0011 
#            DUT count is 0011 :: SB count is 0011 
#  * ERROR * DUT count is 1101 :: SB count is 0100 
#  * ERROR * DUT count is 1101 :: SB count is 0101 
#  * ERROR * DUT count is 1101 :: SB count is 0110 
#  * ERROR * DUT count is 0101 :: SB count is 0110 
#  * ERROR * DUT count is 0101 :: SB count is 0110 
#  * ERROR * DUT count is 1001 :: SB count is 0111 
#  * ERROR * DUT count is 0001 :: SB count is 0111 
#  * ERROR * DUT count is 0001 :: SB count is 0111 
#  * ERROR * DUT count is 0001 :: SB count is 0111 
#  * ERROR * DUT count is 1110 :: SB count is 1000 
#  * ERROR * DUT count is 0110 :: SB count is 1000 
#  * ERROR * DUT count is 0110 :: SB count is 1000 
#  * ERROR * DUT count is 0110 :: SB count is 1000 
#  * ERROR * DUT count is 0110 :: SB count is 1000 
#  * ERROR * DUT count is 0110 :: SB count is 1000 
#  * ERROR * DUT count is 1010 :: SB count is 1001 
#  * ERROR * DUT count is 0010 :: SB count is 1001 
#  * ERROR * DUT count is 0010 :: SB count is 1001 
#  * ERROR * DUT count is 0010 :: SB count is 1001 
#  * ERROR * DUT count is 1100 :: SB count is 1010 
#  * ERROR * DUT count is 1100 :: SB count is 1011 
#            DUT count is 1100 :: SB count is 1100 
#  * ERROR * DUT count is 1100 :: SB count is 1101 
#  * ERROR * DUT count is 0100 :: SB count is 1101 
#  * ERROR * DUT count is 1000 :: SB count is 1110 
#  * ERROR * DUT count is 1000 :: SB count is 1111 
#  * ERROR * DUT count is 0000 :: SB count is 1111 
#  * ERROR * DUT count is 0000 :: SB count is 1111 
#  * ERROR * DUT count is 1111 :: SB count is 0000 
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/SystemVerilog/monitor.sv(18)
#    Time: 2060 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 11:14:17 on Mar 19,2024, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv was successful.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.top
# vsim work.top 
# Start time: 11:14:24 on Mar 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.testcase(fast)
# Loading work.intf_cnt(fast)
run
#            DUT count is 0xxx :: SB count is 0000 
#            DUT count is 0xxx :: SB count is 0000 
#            DUT count is 0000 :: SB count is 0000 
#            DUT count is 0000 :: SB count is 0000 
#  * ERROR * DUT count is 1111 :: SB count is 0001 
#  * ERROR * DUT count is 0111 :: SB count is 0001 
#  * ERROR * DUT count is 1011 :: SB count is 0010 
#  * ERROR * DUT count is 1011 :: SB count is 0011 
#            DUT count is 0011 :: SB count is 0011 
#            DUT count is 0011 :: SB count is 0011 
coverage report -html -htmldir covhtmlreport -details -assert -directive -cvg -code bcefst -threshL 50 -threshH 90
# Report created in covhtmlreport/index.html
quit -sim
# End time: 14:24:10 on Mar 19,2024, Elapsed time: 3:09:46
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv was successful.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.class_assignment
# vsim work.class_assignment 
# Start time: 14:24:21 on Mar 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.test_sv_unit(fast)
# Loading work.class_assignment(fast)
run
# 	****  calling pkt_1 display  ****
# ---------------------------------------------------------
# 	 addr  = 10
# 	 data  = ff
# 	 start_address  = 10
# 	 end_address  = 50
# ---------------------------------------------------------
# 	****  calling pkt_2 display  ****
# ---------------------------------------------------------
# 	 addr  = 10
# 	 data  = ff
# 	 start_address  = 10
# 	 end_address  = 50
# ---------------------------------------------------------
# 	****  calling pkt_1 display after changing pkt_2 properties ****
# ---------------------------------------------------------
# 	 addr  = 10
# 	 data  = ff
# 	 start_address  = 10
# 	 end_address  = 50
# ---------------------------------------------------------
# 	****  calling pkt_2 display after changing pkt_2 properties ****
# ---------------------------------------------------------
# 	 addr  = 68
# 	 data  = ff
# 	 start_address  = 60
# 	 end_address  = 80
# ---------------------------------------------------------
quit -sim
# End time: 14:34:27 on Mar 19,2024, Elapsed time: 0:10:06
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv was successful.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.semaphore_ex
# vsim work.semaphore_ex 
# Start time: 14:35:12 on Mar 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.semaphore_ex(fast)
run
#                    0	Current Simulation Time process 1
#                   30	Current Simulation Time process 1
quit -sim
# End time: 14:38:39 on Mar 19,2024, Elapsed time: 0:03:27
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv was successful.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.semaphore_ex
# vsim work.semaphore_ex 
# Start time: 14:39:08 on Mar 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.semaphore_ex(fast)
run
#                    0	Current Simulation Time process           1
#                   30	Current Simulation Time process           2
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.semaphore_ex(fast)
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv was successful.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 0 failed with no errors.
run
#                    0	Current Simulation Time process           1
#                   30	Current Simulation Time process           2
quit -sim
# End time: 14:41:13 on Mar 19,2024, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of rtl.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of test_1.sv was successful.
# Compile of top.sv was successful.
# Compile of test.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.semaphore_ex
# vsim work.semaphore_ex 
# Start time: 14:41:19 on Mar 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.semaphore_ex(fast)
run
#                    0	Current Simulation Time Process           1
#                    0	Current Simulation Time Process           2
#                   30	Current Simulation Time Process           3
# End time: 17:29:28 on Mar 19,2024, Elapsed time: 2:48:09
# Errors: 0, Warnings: 0
