// This program was cloned from: https://github.com/CospanDesign/nysa-verilog
// License: MIT License

`ifndef __DEVICE_TABLE_DEFINES__
`define __DEVICE_TABLE_DEFINES__

`timescale 1 ns/1 ps

//project_defines.v
`define SIM

`define CLOCK_RATE 50000000
`endif
