Running in Lattice mode

Starting:    D:\LSCC\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     D:\LSCC\diamond\3.12\synpbase
Hostname:    LOWGAMINGPC
Date:        Tue Aug 31 01:25:27 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch and00_and0_synplify.tcl
ProductType: synplify_pro




log file: "D:\Clases\Arqui\and00\and0\and00_and0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Tue Aug 31 01:25:29 2021

Return Code: 0
Run Time:00h:00m:01s
log file: "D:\Clases\Arqui\and00\and0\and00_and0.srr"
Running: and0 in foreground

Running proj_1|and0

Running Flow: compile (Compile) on proj_1|and0
# Tue Aug 31 01:25:29 2021

Running Flow: compile_flow (Compile Process) on proj_1|and0
# Tue Aug 31 01:25:29 2021

Running: compiler (Compile Input) on proj_1|and0
# Tue Aug 31 01:25:29 2021
Copied D:\Clases\Arqui\and00\and0\synwork\and00_and0_comp.srs to D:\Clases\Arqui\and00\and0\and00_and0.srs

compiler completed
# Tue Aug 31 01:25:31 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|and0
# Tue Aug 31 01:25:31 2021

multi_srs_gen completed
# Tue Aug 31 01:25:32 2021

Return Code: 0
Run Time:00h:00m:01s
Copied D:\Clases\Arqui\and00\and0\synwork\and00_and0_mult.srs to D:\Clases\Arqui\and00\and0\and00_and0.srs
Copied D:\Clases\Arqui\and00\and0\and00_and0.srr to D:\Clases\Arqui\and00\and0\and00_and0.srf
Complete: Compile Process on proj_1|and0

Running: premap (Premap) on proj_1|and0
# Tue Aug 31 01:25:32 2021

premap completed
# Tue Aug 31 01:25:34 2021

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on proj_1|and0

Running Flow: map (Map) on proj_1|and0
# Tue Aug 31 01:25:34 2021

Running: fpga_mapper (Map & Optimize) on proj_1|and0
# Tue Aug 31 01:25:34 2021
Copied D:\Clases\Arqui\and00\and0\synwork\and00_and0_m.srm to D:\Clases\Arqui\and00\and0\and00_and0.srm

fpga_mapper completed
# Tue Aug 31 01:25:39 2021

Return Code: 0
Run Time:00h:00m:05s
Complete: Map on proj_1|and0
Copied D:\Clases\Arqui\and00\and0\and00_and0.srr to D:\Clases\Arqui\and00\and0\and00_and0.srf
Complete: Logic Synthesis on proj_1|and0
TCL script complete: "and00_and0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Clases\Arqui\and00\and0\proj_1.prj
batch mode default:no
