# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do half_add_gatel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/half_add {C:/Users/Rao/Desktop/Quartus_github/half_add/half_add_gatel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:41 on Sep 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/half_add" C:/Users/Rao/Desktop/Quartus_github/half_add/half_add_gatel.sv 
# -- Compiling module half_add_gatel
# 
# Top level modules:
# 	half_add_gatel
# End time: 23:28:41 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/half_add {C:/Users/Rao/Desktop/Quartus_github/half_add/hf_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:41 on Sep 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/half_add" C:/Users/Rao/Desktop/Quartus_github/half_add/hf_tb.sv 
# -- Compiling module hf_tb
# 
# Top level modules:
# 	hf_tb
# End time: 23:28:42 on Sep 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  hf_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" hf_tb 
# Start time: 23:28:45 on Sep 26,2023
# Loading sv_std.std
# Loading work.hf_tb
# Loading work.half_add_gatel
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Rao/Desktop/Quartus_github/half_add/hf_tb.sv(19)
#    Time: 40 ps  Iteration: 0  Instance: /hf_tb
# Break in Module hf_tb at C:/Users/Rao/Desktop/Quartus_github/half_add/hf_tb.sv line 19
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Rao/Desktop/Quartus_github/half_add/simulation/modelsim/wave.do
# End time: 23:30:20 on Sep 26,2023, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
