
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.38

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.17

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.17

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
     1    2.32    0.01    0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
                                         _00425_ (net)
                  0.01    0.00    0.06 ^ _15918_/A (XNOR2_X1)
     2    4.05    0.01    0.02    0.08 v _15918_/ZN (XNOR2_X1)
                                         _06754_ (net)
                  0.01    0.00    0.08 v _16016_/B1 (AOI21_X1)
     1    1.32    0.01    0.02    0.11 ^ _16016_/ZN (AOI21_X1)
                                         _00328_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.76    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   26.54    0.02    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.02    0.00    0.12 ^ _18280_/A (BUF_X4)
    10   40.37    0.02    0.04    0.17 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.17 ^ _18304_/A (BUF_X4)
    10   36.00    0.02    0.04    0.21 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.00    0.21 ^ _18395_/A (BUF_X8)
    10   33.89    0.01    0.03    0.24 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.24 ^ _18396_/A (BUF_X2)
    10   33.16    0.04    0.05    0.30 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.04    0.01    0.31 ^ _18428_/A (BUF_X2)
    10   32.17    0.04    0.06    0.37 ^ _18428_/Z (BUF_X2)
                                         _09135_ (net)
                  0.04    0.01    0.37 ^ _25924_/A2 (NAND3_X1)
     1    1.79    0.02    0.03    0.40 v _25924_/ZN (NAND3_X1)
                                         _02933_ (net)
                  0.02    0.00    0.40 v _25926_/A (OAI21_X1)
     1    3.53    0.03    0.03    0.43 ^ _25926_/ZN (OAI21_X1)
                                         _02935_ (net)
                  0.03    0.00    0.43 ^ _25927_/A2 (NOR2_X2)
     4   11.17    0.01    0.02    0.45 v _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.01    0.00    0.45 v _25928_/A (INV_X1)
     3    5.52    0.01    0.02    0.47 ^ _25928_/ZN (INV_X1)
                                         _02937_ (net)
                  0.01    0.00    0.47 ^ _25929_/A (BUF_X2)
    10   24.73    0.03    0.05    0.52 ^ _25929_/Z (BUF_X2)
                                         _02938_ (net)
                  0.03    0.00    0.52 ^ _25930_/A (BUF_X8)
    17   50.74    0.02    0.04    0.56 ^ _25930_/Z (BUF_X8)
                                         _15164_ (net)
                  0.02    0.00    0.56 ^ _29757_/B (HA_X1)
    10   22.67    0.05    0.08    0.65 ^ _29757_/CO (HA_X1)
                                         _15165_ (net)
                  0.05    0.00    0.65 ^ _26094_/A (INV_X1)
     6   12.53    0.02    0.04    0.68 v _26094_/ZN (INV_X1)
                                         _03098_ (net)
                  0.02    0.00    0.68 v _26095_/A (AOI21_X2)
     6   15.13    0.05    0.07    0.76 ^ _26095_/ZN (AOI21_X2)
                                         _03099_ (net)
                  0.05    0.00    0.76 ^ _26097_/A1 (OR2_X1)
     2    4.40    0.01    0.04    0.80 ^ _26097_/ZN (OR2_X1)
                                         _03101_ (net)
                  0.01    0.00    0.80 ^ _26101_/B1 (OAI221_X1)
     1    1.12    0.02    0.03    0.82 v _26101_/ZN (OAI221_X1)
                                         _03105_ (net)
                  0.02    0.00    0.82 v _26102_/A3 (AND3_X1)
     1    2.09    0.01    0.04    0.87 v _26102_/ZN (AND3_X1)
                                         _03106_ (net)
                  0.01    0.00    0.87 v _26121_/B1 (OAI21_X1)
     1    1.88    0.02    0.03    0.89 ^ _26121_/ZN (OAI21_X1)
                                         _03125_ (net)
                  0.02    0.00    0.89 ^ _26175_/A2 (NAND4_X1)
     1    5.40    0.03    0.04    0.94 v _26175_/ZN (NAND4_X1)
                                         _00120_ (net)
                  0.03    0.00    0.94 v sa21_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.76    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   26.54    0.02    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.02    0.00    0.12 ^ _18280_/A (BUF_X4)
    10   40.37    0.02    0.04    0.17 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.17 ^ _18304_/A (BUF_X4)
    10   36.00    0.02    0.04    0.21 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.00    0.21 ^ _18395_/A (BUF_X8)
    10   33.89    0.01    0.03    0.24 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.24 ^ _18396_/A (BUF_X2)
    10   33.16    0.04    0.05    0.30 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.04    0.01    0.31 ^ _18428_/A (BUF_X2)
    10   32.17    0.04    0.06    0.37 ^ _18428_/Z (BUF_X2)
                                         _09135_ (net)
                  0.04    0.01    0.37 ^ _25924_/A2 (NAND3_X1)
     1    1.79    0.02    0.03    0.40 v _25924_/ZN (NAND3_X1)
                                         _02933_ (net)
                  0.02    0.00    0.40 v _25926_/A (OAI21_X1)
     1    3.53    0.03    0.03    0.43 ^ _25926_/ZN (OAI21_X1)
                                         _02935_ (net)
                  0.03    0.00    0.43 ^ _25927_/A2 (NOR2_X2)
     4   11.17    0.01    0.02    0.45 v _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.01    0.00    0.45 v _25928_/A (INV_X1)
     3    5.52    0.01    0.02    0.47 ^ _25928_/ZN (INV_X1)
                                         _02937_ (net)
                  0.01    0.00    0.47 ^ _25929_/A (BUF_X2)
    10   24.73    0.03    0.05    0.52 ^ _25929_/Z (BUF_X2)
                                         _02938_ (net)
                  0.03    0.00    0.52 ^ _25930_/A (BUF_X8)
    17   50.74    0.02    0.04    0.56 ^ _25930_/Z (BUF_X8)
                                         _15164_ (net)
                  0.02    0.00    0.56 ^ _29757_/B (HA_X1)
    10   22.67    0.05    0.08    0.65 ^ _29757_/CO (HA_X1)
                                         _15165_ (net)
                  0.05    0.00    0.65 ^ _26094_/A (INV_X1)
     6   12.53    0.02    0.04    0.68 v _26094_/ZN (INV_X1)
                                         _03098_ (net)
                  0.02    0.00    0.68 v _26095_/A (AOI21_X2)
     6   15.13    0.05    0.07    0.76 ^ _26095_/ZN (AOI21_X2)
                                         _03099_ (net)
                  0.05    0.00    0.76 ^ _26097_/A1 (OR2_X1)
     2    4.40    0.01    0.04    0.80 ^ _26097_/ZN (OR2_X1)
                                         _03101_ (net)
                  0.01    0.00    0.80 ^ _26101_/B1 (OAI221_X1)
     1    1.12    0.02    0.03    0.82 v _26101_/ZN (OAI221_X1)
                                         _03105_ (net)
                  0.02    0.00    0.82 v _26102_/A3 (AND3_X1)
     1    2.09    0.01    0.04    0.87 v _26102_/ZN (AND3_X1)
                                         _03106_ (net)
                  0.01    0.00    0.87 v _26121_/B1 (OAI21_X1)
     1    1.88    0.02    0.03    0.89 ^ _26121_/ZN (OAI21_X1)
                                         _03125_ (net)
                  0.02    0.00    0.89 ^ _26175_/A2 (NAND4_X1)
     1    5.40    0.03    0.04    0.94 v _26175_/ZN (NAND4_X1)
                                         _00120_ (net)
                  0.03    0.00    0.94 v sa21_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_28807_/ZN                             16.02   18.25   -2.23 (VIOLATED)
_17290_/ZN                             10.47   11.65   -1.17 (VIOLATED)
_28714_/ZN                             16.02   16.41   -0.39 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.060392387211322784

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3042

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-2.2328312397003174

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1394

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.12 ^ _18258_/Z (BUF_X4)
   0.04    0.17 ^ _18280_/Z (BUF_X4)
   0.04    0.21 ^ _18304_/Z (BUF_X4)
   0.03    0.24 ^ _18395_/Z (BUF_X8)
   0.06    0.30 ^ _18396_/Z (BUF_X2)
   0.07    0.37 ^ _18428_/Z (BUF_X2)
   0.03    0.40 v _25924_/ZN (NAND3_X1)
   0.03    0.43 ^ _25926_/ZN (OAI21_X1)
   0.02    0.45 v _25927_/ZN (NOR2_X2)
   0.03    0.47 ^ _25928_/ZN (INV_X1)
   0.05    0.52 ^ _25929_/Z (BUF_X2)
   0.04    0.56 ^ _25930_/Z (BUF_X8)
   0.09    0.65 ^ _29757_/CO (HA_X1)
   0.04    0.68 v _26094_/ZN (INV_X1)
   0.07    0.76 ^ _26095_/ZN (AOI21_X2)
   0.04    0.80 ^ _26097_/ZN (OR2_X1)
   0.03    0.82 v _26101_/ZN (OAI221_X1)
   0.04    0.87 v _26102_/ZN (AND3_X1)
   0.03    0.89 ^ _26121_/ZN (OAI21_X1)
   0.04    0.94 v _26175_/ZN (NAND4_X1)
   0.00    0.94 v sa21_sr[0]$_DFF_P_/D (DFF_X1)
           0.94   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.94   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15918_/ZN (XNOR2_X1)
   0.03    0.11 ^ _16016_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9381

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1660

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.695342

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   9.79e-04   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.74e-01   5.07e-04   3.41e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.75e-01   5.51e-04   3.52e-01 100.0%
                          50.0%      49.8%       0.2%
