// Generated by CIRCT unknown git version
module final_design_Register_O_0_0(	// file.cleaned.mlir:2:3
  input  [7:0] output_data,	// file.cleaned.mlir:2:45
  input        loadO,	// file.cleaned.mlir:2:67
  output [7:0] Register_Output	// file.cleaned.mlir:2:84
);

  assign Register_Output = 8'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

