$date
	Sat Jun 21 10:32:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! sum_t $end
$var wire 1 " res_t $end
$var parameter 32 # DURATION $end
$var reg 1 $ a_t $end
$var reg 1 % b_t $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$scope module UUT $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 ( q1 $end
$var wire 1 ) q0 $end
$var reg 1 " restar $end
$var reg 1 ! sumar $end
$scope module FF0 $end
$var wire 1 & clk $end
$var wire 1 * d $end
$var wire 1 ' reset $end
$var reg 1 ) q $end
$upscope $end
$scope module FF1 $end
$var wire 1 & clk $end
$var wire 1 + d $end
$var wire 1 ' reset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111101000 #
$end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0"
0!
$end
#500000
1&
#1000000
1*
0&
1$
#1500000
0*
1)
1&
#2000000
1+
0&
1%
#2500000
1*
1(
0)
1&
#3000000
0&
0$
#3500000
0+
0*
1)
1&
#4000000
1!
0&
0%
#4500000
0!
0(
0)
1&
#5000000
0&
#5500000
1&
#6000000
0&
#6500000
1&
#7000000
0&
#7500000
1&
#8000000
1*
1+
0&
1%
#8500000
0+
0*
1(
1)
1&
#9000000
1+
0&
1$
#9500000
1*
0)
1&
#10000000
0+
0&
0%
#10500000
0*
0(
1)
1&
#11000000
1"
0&
0$
#11500000
0"
0)
1&
#12000000
0&
#12500000
1&
#13000000
1*
0&
1$
#13500000
0*
1)
1&
#14000000
0&
1%
0$
#14500000
1+
1*
0)
1&
#15000000
0*
0+
0&
0%
#15500000
1&
#16000000
0&
#16500000
1&
#17000000
1*
1+
0&
1%
#17500000
0+
0*
1)
1(
1&
#18000000
0&
0%
1$
#18500000
1*
0(
0)
1&
#19000000
0*
0&
0$
#19500000
1&
#20000000
0&
#20500000
1&
#21000000
0&
#21500000
1&
#22000000
0&
#22500000
1&
#23000000
0&
#23500000
1&
#24000000
0&
#24500000
1&
#25000000
0&
#25500000
1&
#26000000
0&
#26500000
1&
#27000000
0&
#27500000
1&
#28000000
0&
#28500000
1&
#29000000
0&
#29500000
1&
#30000000
0&
