<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/saml1x/include/periph_cpu.h Source File</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
                <div class="navbar-form navbar-right" style="background-color: white;"></div>
              <link href="/pagefind/pagefind-ui.css" rel="stylesheet">
              <script src="/pagefind/pagefind-ui.js"></script>
              <div id="search">
              </div>
                <script>
                  window.addEventListener('DOMContentLoaded', (event) => {
                      new PagefindUI({ element: "#search", showSubResults: true });
                  });
              </script>
              </div>
              </div>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('saml1x_2include_2periph__cpu_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">periph_cpu.h</div></div>
</div><!--header-->
<div class="contents">
<a href="saml1x_2include_2periph__cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (C) 2018 Mesotic SAS</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * directory for more details.</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef PERIPH_CPU_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define PERIPH_CPU_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;periph_cpu_common.h&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#define PM_NUM_MODES        (2)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a92c4bd66c8074c3d126a069275a0a80ca67031065696efef7697b5341140c1748">   41</a></span>    <a class="code hl_enumvalue" href="samd21_2include_2periph__cpu_8h.html#a1b7b7893d940926615b39239ac05829da67031065696efef7697b5341140c1748">SAM0_GCLK_MAIN</a> = 0,                 </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a92c4bd66c8074c3d126a069275a0a80ca9fe7340f432a0210661fde5a7fd357d6">   42</a></span>    <a class="code hl_enumvalue" href="samd21_2include_2periph__cpu_8h.html#a1b7b7893d940926615b39239ac05829da9fe7340f432a0210661fde5a7fd357d6">SAM0_GCLK_32KHZ</a>,                    </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>};</div>
<div class="foldopen" id="foldopen00049" data-start="{" data-end="};">
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#ad5cbd206d5e1870a476a580f66d0ff32">   49</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="samd21_2include_2periph__cpu_8h.html#a820cce8fd2841e8f963e186bc482ff25">sam0_adc_pins</a>[1][10] = {</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    {</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 2), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 3), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 4), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 5),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 6), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 7), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 8), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 9),</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11)</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    }</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>};</div>
</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#ae05b4be1e1183a16a580964ab0a0b920">   61</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA02 ADC_INPUTCTRL_MUXPOS_AIN0 </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#ae097494b06e90c5f0d35bf578646a48e">   62</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA03 ADC_INPUTCTRL_MUXPOS_AIN1 </span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#aad4e43ca3b80fdc7bc57a6e8c8c0a31d">   63</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA04 ADC_INPUTCTRL_MUXPOS_AIN2 </span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a0012d83231d7e6c6ab76714a1679c744">   64</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA05 ADC_INPUTCTRL_MUXPOS_AIN3 </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#acf3a151b15cac03a4efc710da43bc5b7">   65</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA06 ADC_INPUTCTRL_MUXPOS_AIN4 </span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a87b22f083dc0cd95429798469db005c6">   66</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA07 ADC_INPUTCTRL_MUXPOS_AIN5 </span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a582a7a2cc35b6021d662723aca33f60c">   67</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA08 ADC_INPUTCTRL_MUXPOS_AIN6 </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a70589773a7225ca5f995b766af89b9bc">   68</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA09 ADC_INPUTCTRL_MUXPOS_AIN7 </span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a267fea48f753d8c71df8231bdec26755">   69</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA10 ADC_INPUTCTRL_MUXPOS_AIN8 </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a4d29b510f0a32e29b6546cf5bc01d83d">   70</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA11 ADC_INPUTCTRL_MUXPOS_AIN9 </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#afee715f60e1a23b29362936da01cdea7">   72</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA02 ADC_INPUTCTRL_MUXPOS_AIN0 </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a5e7b462c3cd7a1df4d2f0d46cd40307a">   73</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA03 ADC_INPUTCTRL_MUXPOS_AIN1 </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#aaf89506c27e685f7a19a2be8198ff326">   74</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA04 ADC_INPUTCTRL_MUXPOS_AIN2 </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a6f7aebb160919d35c51bbccc0d467106">   75</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA05 ADC_INPUTCTRL_MUXPOS_AIN3 </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#aed6d1574094ddb72b7ed23d6b15404d4">   76</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA06 ADC_INPUTCTRL_MUXPOS_AIN4 </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a9d454ed0a322f256b2ccfff09c41da27">   77</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA07 ADC_INPUTCTRL_MUXPOS_AIN5 </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#ad101f8a7c6ba304f8ee233ee686c2c99">   78</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA08 ADC_INPUTCTRL_MUXPOS_AIN6 </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a0f025c8070c9c90c45fbcc571cc5b6b8">   79</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA09 ADC_INPUTCTRL_MUXPOS_AIN7 </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a59201a381b7ecbc7a856d1d88724878e">   85</a></span><span class="preprocessor">#define DAC_RES_BITS        (10)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#a2d6ae6694d0a51952fb26d994de93d12">   90</a></span><span class="preprocessor">#define DAC_NUMOF           (1)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define RTT_MAX_VALUE       (0xffffffff)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define RTT_CLOCK_FREQUENCY (32768U)                      </span><span class="comment">/* in Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define RTT_MIN_FREQUENCY   (RTT_CLOCK_FREQUENCY / 1024U)  </span><span class="comment">/* in Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define RTT_MAX_FREQUENCY   (RTT_CLOCK_FREQUENCY)         </span><span class="comment">/* in Hz */</span><span class="preprocessor"></span></div>
<div class="foldopen" id="foldopen00106" data-start="{" data-end="};">
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="saml1x_2include_2periph__cpu_8h.html#ab7f3a64e7ba279722cb70ecbb34731df">  106</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="samd5x_2include_2periph__cpu_8h.html#ab7f3a64e7ba279722cb70ecbb34731df">rtc_tamper_pins</a>[RTC_NUM_OF_TAMPERS] = {</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 8), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 9), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 16),</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 17)</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>};</div>
</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="keyword">struct </span><a class="code hl_struct" href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a> {</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="comment">/* config word 0 */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#afe41f8fbd54b626cb90bfd49f0cbf16c">  117</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#afe41f8fbd54b626cb90bfd49f0cbf16c">secure_region_unlock</a>       :  3; </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a5f0e2a23e17a0a7019844a587676aea6">  118</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a5f0e2a23e17a0a7019844a587676aea6">non_secure_region_unlock</a>   :  3; </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a8f0683ff07f15761dc1fcd9de0a6281f">reserved_0</a>                 :  1; </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a027c71bad7b453a29e340dc6d867b88e">bod33_level</a>                :  6; </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a8f17aeaac5b30c8e4bea18e01ebdce5e">bod33_disable</a>              :  1; </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a446a9ef0ebd1dde6d783555293b9c69a">bod33_action</a>               :  2; </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#adff34bb4064cca847cb85066702a7126">bod12_calibration</a>    :  9; </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a60dce17f53ea9383d0a3edd0d3770146">  124</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a60dce17f53ea9383d0a3edd0d3770146">wdt_run_standby</a>            :  1; </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#af88a3b074a95628559c2e41851162430">wdt_enable</a>                 :  1; </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#ac8a22b45276cf50e28d26cc77e1803e5">wdt_always_on</a>              :  1; </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a5cfb73495e0a9ff46cc942f9c384ec15">wdt_period</a>                 :  4; </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="comment">/* config word 1 */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a15cd1d57413a9cf7a6f1c965fee7777b">wdt_window</a>                 :  4; </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a800fddde214decc3ecd231c49abe35b0">wdt_ewoffset</a>               :  4; </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a310d5a9f6558dac32ad9cb145d287a74">wdt_window_enable</a>          :  1; </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a375f046eed70d0d32e291191c515293e">bod33_hysteresis</a>           :  1; </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#abc91c442bae2e80ebfb34c4777df1f0d">reserved_1</a>                 :  1; </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#abcc29b37ad92ba6f2ef28b98cd3f22f0">  134</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#abcc29b37ad92ba6f2ef28b98cd3f22f0">ram_execute_never</a>          :  1; </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a2c2a8aa7cba4cc016856b01340ba350f">  135</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a2c2a8aa7cba4cc016856b01340ba350f">data_execute_never</a>         :  1; </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a66c7ff73a5bb150b54aa6d70647489cf">reserved_2</a>                 : 19; </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="comment">/* config word 2 */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a0e3f904ebccf9ec94e94d7bddcabe8c4">  138</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a0e3f904ebccf9ec94e94d7bddcabe8c4">secure_flash_as_size</a>       :  8; </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#ae01357d60c6a4970098f08c1a4e1f9ed">  139</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#ae01357d60c6a4970098f08c1a4e1f9ed">nsc_size</a>                   :  6; </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#ae2cac465461c38cf49fb19c66d06ab09">reserved_3</a>                 :  2; </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a7ade76727f68977fea7d2dccbe5ccc60">  141</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a7ade76727f68977fea7d2dccbe5ccc60">secure_flash_data_size</a>     :  4; </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a5b69a5e08bff557e5a4223c0080ad838">  142</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a5b69a5e08bff557e5a4223c0080ad838">reserved_4</a>                 :  4; </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#ac7bad9426354c883d0252c2d1cd63bc6">  143</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#ac7bad9426354c883d0252c2d1cd63bc6">secure_ram_size</a>            :  7; </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#affa2a42b3a6a0590f0291eb9bcb38191">  144</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#affa2a42b3a6a0590f0291eb9bcb38191">reserved_5</a>                 :  1; </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="comment">/* config word 3 */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a8a2e8c728a036935d9d80fe9b6a93bfb">  146</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a8a2e8c728a036935d9d80fe9b6a93bfb">user_row_write_enable</a>      :  1; </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a38dd7fe84c5510046f9b52be506ce8c0">  147</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a38dd7fe84c5510046f9b52be506ce8c0">reserved_6</a>                 : 31; </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="comment">/* config word 4 */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#ae8da4ab687ca4ea4eb2d5509a20946a3">  149</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#ae8da4ab687ca4ea4eb2d5509a20946a3">nonsec_a</a>;            </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="comment">/* config word 5 */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a20d6ccbc8b0bf837be371f916de4ff71">  151</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a20d6ccbc8b0bf837be371f916de4ff71">nonsec_b</a>;            </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="comment">/* config word 6 */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#af4514c92c5c7da9d32652330f33737bf">  153</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#af4514c92c5c7da9d32652330f33737bf">nonsec_c</a>;            </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <span class="comment">/* config word 7 */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a861805f501a94c1077a32623195ec069">  155</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a861805f501a94c1077a32623195ec069">user_crc</a>;            </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>};</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>}</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CPU_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aatmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro.</div><div class="ttdef"><b>Definition</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="agroup__drivers__periph__gpio_html_gadacfc0deb08affff1e88f9549c8e2823"><div class="ttname"><a href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a></div><div class="ttdeci">uint16_t gpio_t</div><div class="ttdoc">GPIO type identifier.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00117">periph_cpu.h:117</a></div></div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdeci">@ PA</div><div class="ttdoc">port A</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
<div class="ttc" id="asamd21_2include_2periph__cpu_8h_html_a1b7b7893d940926615b39239ac05829da67031065696efef7697b5341140c1748"><div class="ttname"><a href="samd21_2include_2periph__cpu_8h.html#a1b7b7893d940926615b39239ac05829da67031065696efef7697b5341140c1748">SAM0_GCLK_MAIN</a></div><div class="ttdeci">@ SAM0_GCLK_MAIN</div><div class="ttdoc">48 MHz main clock</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00075">periph_cpu.h:75</a></div></div>
<div class="ttc" id="asamd21_2include_2periph__cpu_8h_html_a1b7b7893d940926615b39239ac05829da9fe7340f432a0210661fde5a7fd357d6"><div class="ttname"><a href="samd21_2include_2periph__cpu_8h.html#a1b7b7893d940926615b39239ac05829da9fe7340f432a0210661fde5a7fd357d6">SAM0_GCLK_32KHZ</a></div><div class="ttdeci">@ SAM0_GCLK_32KHZ</div><div class="ttdoc">32 kHz clock</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00077">periph_cpu.h:77</a></div></div>
<div class="ttc" id="asamd21_2include_2periph__cpu_8h_html_a820cce8fd2841e8f963e186bc482ff25"><div class="ttname"><a href="samd21_2include_2periph__cpu_8h.html#a820cce8fd2841e8f963e186bc482ff25">sam0_adc_pins</a></div><div class="ttdeci">static const gpio_t sam0_adc_pins[1][20]</div><div class="ttdoc">Pins that can be used for ADC input.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00105">periph_cpu.h:105</a></div></div>
<div class="ttc" id="asamd5x_2include_2periph__cpu_8h_html_ab7f3a64e7ba279722cb70ecbb34731df"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#ab7f3a64e7ba279722cb70ecbb34731df">rtc_tamper_pins</a></div><div class="ttdeci">static const gpio_t rtc_tamper_pins[RTC_NUM_OF_TAMPERS]</div><div class="ttdoc">RTC input pins that can be used for tamper detection and wake from Deep Sleep.</div><div class="ttdef"><b>Definition</b> <a href="samd5x_2include_2periph__cpu_8h_source.html#l00203">periph_cpu.h:203</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a></div><div class="ttdoc">NVM User Row Mapping - Dedicated Entries Config values will be applied at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00177">periph_cpu.h:177</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a027c71bad7b453a29e340dc6d867b88e"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a027c71bad7b453a29e340dc6d867b88e">sam0_aux_cfg_mapping::bod33_level</a></div><div class="ttdeci">uint64_t bod33_level</div><div class="ttdoc">BOD33 threshold level at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00182">periph_cpu.h:182</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a0e3f904ebccf9ec94e94d7bddcabe8c4"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a0e3f904ebccf9ec94e94d7bddcabe8c4">sam0_aux_cfg_mapping::secure_flash_as_size</a></div><div class="ttdeci">uint32_t secure_flash_as_size</div><div class="ttdoc">Secure Flash (AS region) Size = AS*0x100.</div><div class="ttdef"><b>Definition</b> <a href="#l00138">periph_cpu.h:138</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a15cd1d57413a9cf7a6f1c965fee7777b"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a15cd1d57413a9cf7a6f1c965fee7777b">sam0_aux_cfg_mapping::wdt_window</a></div><div class="ttdeci">uint64_t wdt_window</div><div class="ttdoc">WDT Window at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00189">periph_cpu.h:189</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a20d6ccbc8b0bf837be371f916de4ff71"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a20d6ccbc8b0bf837be371f916de4ff71">sam0_aux_cfg_mapping::nonsec_b</a></div><div class="ttdeci">uint32_t nonsec_b</div><div class="ttdoc">Peripherals Non-Secure Status Fuses for Bridge B.</div><div class="ttdef"><b>Definition</b> <a href="#l00151">periph_cpu.h:151</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a2c2a8aa7cba4cc016856b01340ba350f"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a2c2a8aa7cba4cc016856b01340ba350f">sam0_aux_cfg_mapping::data_execute_never</a></div><div class="ttdeci">uint32_t data_execute_never</div><div class="ttdoc">Data Flash is eXecute Never</div><div class="ttdef"><b>Definition</b> <a href="#l00135">periph_cpu.h:135</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a310d5a9f6558dac32ad9cb145d287a74"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a310d5a9f6558dac32ad9cb145d287a74">sam0_aux_cfg_mapping::wdt_window_enable</a></div><div class="ttdeci">uint64_t wdt_window_enable</div><div class="ttdoc">WDT Window mode enabled on power-on</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00191">periph_cpu.h:191</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a375f046eed70d0d32e291191c515293e"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a375f046eed70d0d32e291191c515293e">sam0_aux_cfg_mapping::bod33_hysteresis</a></div><div class="ttdeci">uint64_t bod33_hysteresis</div><div class="ttdoc">BOD33 Hysteresis configuration</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00192">periph_cpu.h:192</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a38dd7fe84c5510046f9b52be506ce8c0"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a38dd7fe84c5510046f9b52be506ce8c0">sam0_aux_cfg_mapping::reserved_6</a></div><div class="ttdeci">uint32_t reserved_6</div><div class="ttdoc">Reserved</div><div class="ttdef"><b>Definition</b> <a href="#l00147">periph_cpu.h:147</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a446a9ef0ebd1dde6d783555293b9c69a"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a446a9ef0ebd1dde6d783555293b9c69a">sam0_aux_cfg_mapping::bod33_action</a></div><div class="ttdeci">uint64_t bod33_action</div><div class="ttdoc">BOD33 Action at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00184">periph_cpu.h:184</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a5b69a5e08bff557e5a4223c0080ad838"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a5b69a5e08bff557e5a4223c0080ad838">sam0_aux_cfg_mapping::reserved_4</a></div><div class="ttdeci">uint32_t reserved_4</div><div class="ttdoc">Reserved</div><div class="ttdef"><b>Definition</b> <a href="#l00142">periph_cpu.h:142</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a5cfb73495e0a9ff46cc942f9c384ec15"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a5cfb73495e0a9ff46cc942f9c384ec15">sam0_aux_cfg_mapping::wdt_period</a></div><div class="ttdeci">uint64_t wdt_period</div><div class="ttdoc">WDT Period at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00188">periph_cpu.h:188</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a5f0e2a23e17a0a7019844a587676aea6"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a5f0e2a23e17a0a7019844a587676aea6">sam0_aux_cfg_mapping::non_secure_region_unlock</a></div><div class="ttdeci">uint32_t non_secure_region_unlock</div><div class="ttdoc">NVM Non-Secure Region UnLock Bits</div><div class="ttdef"><b>Definition</b> <a href="#l00118">periph_cpu.h:118</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a60dce17f53ea9383d0a3edd0d3770146"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a60dce17f53ea9383d0a3edd0d3770146">sam0_aux_cfg_mapping::wdt_run_standby</a></div><div class="ttdeci">uint32_t wdt_run_standby</div><div class="ttdoc">WDT Runstdby at power-on</div><div class="ttdef"><b>Definition</b> <a href="#l00124">periph_cpu.h:124</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a66c7ff73a5bb150b54aa6d70647489cf"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a66c7ff73a5bb150b54aa6d70647489cf">sam0_aux_cfg_mapping::reserved_2</a></div><div class="ttdeci">uint64_t reserved_2</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00185">periph_cpu.h:185</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a7ade76727f68977fea7d2dccbe5ccc60"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a7ade76727f68977fea7d2dccbe5ccc60">sam0_aux_cfg_mapping::secure_flash_data_size</a></div><div class="ttdeci">uint32_t secure_flash_data_size</div><div class="ttdoc">Secure Data Flash Size = DS*0x100</div><div class="ttdef"><b>Definition</b> <a href="#l00141">periph_cpu.h:141</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a800fddde214decc3ecd231c49abe35b0"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a800fddde214decc3ecd231c49abe35b0">sam0_aux_cfg_mapping::wdt_ewoffset</a></div><div class="ttdeci">uint64_t wdt_ewoffset</div><div class="ttdoc">WDT Early Warning Interrupt Offset</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00190">periph_cpu.h:190</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a861805f501a94c1077a32623195ec069"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a861805f501a94c1077a32623195ec069">sam0_aux_cfg_mapping::user_crc</a></div><div class="ttdeci">uint32_t user_crc</div><div class="ttdoc">CRC of NVM User Row bits 223:64 (words 2â€¦6)</div><div class="ttdef"><b>Definition</b> <a href="#l00155">periph_cpu.h:155</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a8a2e8c728a036935d9d80fe9b6a93bfb"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a8a2e8c728a036935d9d80fe9b6a93bfb">sam0_aux_cfg_mapping::user_row_write_enable</a></div><div class="ttdeci">uint32_t user_row_write_enable</div><div class="ttdoc">User Row Write Enable</div><div class="ttdef"><b>Definition</b> <a href="#l00146">periph_cpu.h:146</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a8f0683ff07f15761dc1fcd9de0a6281f"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a8f0683ff07f15761dc1fcd9de0a6281f">sam0_aux_cfg_mapping::reserved_0</a></div><div class="ttdeci">uint64_t reserved_0</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00179">periph_cpu.h:179</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a8f17aeaac5b30c8e4bea18e01ebdce5e"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a8f17aeaac5b30c8e4bea18e01ebdce5e">sam0_aux_cfg_mapping::bod33_disable</a></div><div class="ttdeci">uint32_t bod33_disable</div><div class="ttdoc">BOD33 Disable at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd5x_2include_2periph__cpu_8h_source.html#l00236">periph_cpu.h:236</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_abc91c442bae2e80ebfb34c4777df1f0d"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#abc91c442bae2e80ebfb34c4777df1f0d">sam0_aux_cfg_mapping::reserved_1</a></div><div class="ttdeci">uint64_t reserved_1</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00181">periph_cpu.h:181</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_abcc29b37ad92ba6f2ef28b98cd3f22f0"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#abcc29b37ad92ba6f2ef28b98cd3f22f0">sam0_aux_cfg_mapping::ram_execute_never</a></div><div class="ttdeci">uint32_t ram_execute_never</div><div class="ttdoc">RAM is eXecute Never</div><div class="ttdef"><b>Definition</b> <a href="#l00134">periph_cpu.h:134</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_ac7bad9426354c883d0252c2d1cd63bc6"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#ac7bad9426354c883d0252c2d1cd63bc6">sam0_aux_cfg_mapping::secure_ram_size</a></div><div class="ttdeci">uint32_t secure_ram_size</div><div class="ttdoc">Secure SRAM Size = RS*0x80</div><div class="ttdef"><b>Definition</b> <a href="#l00143">periph_cpu.h:143</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_ac8a22b45276cf50e28d26cc77e1803e5"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#ac8a22b45276cf50e28d26cc77e1803e5">sam0_aux_cfg_mapping::wdt_always_on</a></div><div class="ttdeci">uint64_t wdt_always_on</div><div class="ttdoc">WDT Always-On at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00187">periph_cpu.h:187</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_adff34bb4064cca847cb85066702a7126"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#adff34bb4064cca847cb85066702a7126">sam0_aux_cfg_mapping::bod12_calibration</a></div><div class="ttdeci">const uint64_t bod12_calibration</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00193">periph_cpu.h:193</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_ae01357d60c6a4970098f08c1a4e1f9ed"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#ae01357d60c6a4970098f08c1a4e1f9ed">sam0_aux_cfg_mapping::nsc_size</a></div><div class="ttdeci">uint32_t nsc_size</div><div class="ttdoc">Non-Secure Callable Flash (APPLICATION region) Size = ANSC*0x20.</div><div class="ttdef"><b>Definition</b> <a href="#l00139">periph_cpu.h:139</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_ae2cac465461c38cf49fb19c66d06ab09"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#ae2cac465461c38cf49fb19c66d06ab09">sam0_aux_cfg_mapping::reserved_3</a></div><div class="ttdeci">uint64_t reserved_3</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00194">periph_cpu.h:194</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_ae8da4ab687ca4ea4eb2d5509a20946a3"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#ae8da4ab687ca4ea4eb2d5509a20946a3">sam0_aux_cfg_mapping::nonsec_a</a></div><div class="ttdeci">uint32_t nonsec_a</div><div class="ttdoc">Peripherals Non-Secure Status Fuses for Bridge A.</div><div class="ttdef"><b>Definition</b> <a href="#l00149">periph_cpu.h:149</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_af4514c92c5c7da9d32652330f33737bf"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#af4514c92c5c7da9d32652330f33737bf">sam0_aux_cfg_mapping::nonsec_c</a></div><div class="ttdeci">uint32_t nonsec_c</div><div class="ttdoc">Peripherals Non-Secure Status Fuses for Bridge C.</div><div class="ttdef"><b>Definition</b> <a href="#l00153">periph_cpu.h:153</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_af88a3b074a95628559c2e41851162430"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#af88a3b074a95628559c2e41851162430">sam0_aux_cfg_mapping::wdt_enable</a></div><div class="ttdeci">uint64_t wdt_enable</div><div class="ttdoc">WDT Enable at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00186">periph_cpu.h:186</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_afe41f8fbd54b626cb90bfd49f0cbf16c"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#afe41f8fbd54b626cb90bfd49f0cbf16c">sam0_aux_cfg_mapping::secure_region_unlock</a></div><div class="ttdeci">uint32_t secure_region_unlock</div><div class="ttdoc">NVM Secure Region UnLock Bits</div><div class="ttdef"><b>Definition</b> <a href="#l00117">periph_cpu.h:117</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_affa2a42b3a6a0590f0291eb9bcb38191"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#affa2a42b3a6a0590f0291eb9bcb38191">sam0_aux_cfg_mapping::reserved_5</a></div><div class="ttdeci">uint32_t reserved_5</div><div class="ttdoc">Reserved</div><div class="ttdef"><b>Definition</b> <a href="#l00144">periph_cpu.h:144</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Mon Sep 23 2024 14:49:30 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.12.0</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
