$date
	Sun Jan 11 18:08:31 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! data_out [3:0] $end
$var reg 2 " addr [1:0] $end
$var reg 1 # clk $end
$var reg 4 $ data_in [3:0] $end
$var reg 1 % we $end
$scope module dut $end
$var wire 2 & addr [1:0] $end
$var wire 1 # clk $end
$var wire 4 ' data_in [3:0] $end
$var wire 4 ( data_out [3:0] $end
$var wire 1 % we $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b1010 '
b0 &
1%
b1010 $
0#
b0 "
bx !
$end
#5
b1010 !
b1010 (
1#
#10
0#
b1111 $
b1111 '
bx !
bx (
b1 "
b1 &
#15
b1111 !
b1111 (
1#
#20
0#
b101 $
b101 '
bx !
bx (
b10 "
b10 &
#25
b101 !
b101 (
1#
#30
0#
b1010 !
b1010 (
b0 "
b0 &
0%
#35
1#
#40
0#
b1111 !
b1111 (
b1 "
b1 &
#45
1#
#50
0#
b101 !
b101 (
b10 "
b10 &
#55
1#
#60
0#
bx !
bx (
b11 "
b11 &
#65
1#
#70
0#
