INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/ceju.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceju
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/zhuan_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_bcd_17bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sim_1/new/cejufangzhen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceju_tb
