//*#*********************************************************************************************************************/
//*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
//*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
//*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
//*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
//*# Library Version: 170a												*/
//*# Generated Time : 2024/01/10, 17:23:40										*/
//*#*********************************************************************************************************************/
//*#															*/
//*# STATEMENT OF USE													*/
//*#															*/
//*# This information contains confidential and proprietary information of TSMC.					*/
//*# No part of this information may be reproduced, transmitted, transcribed,						*/
//*# stored in a retrieval system, or translated into any human or computer						*/
//*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
//*# optical, chemical, manual, or otherwise, without the prior written permission					*/
//*# of TSMC. This information was prepared for informational purpose and is for					*/
//*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
//*# information at any time and without notice.									*/
//*#															*/
//*#*********************************************************************************************************************/
//* Template Version : S_04_42002                                       */
array_delimiter = "[]";

model TSDN28HPCPUHDB512X128M4M (
            CEBA, WEBA, CEBB, WEBB,
	    AA, DA, AB, DB,
            CLK,
            RTSEL,
            WTSEL,
            PTSEL,
            QA, QB
            )                                                                                    


(
    model_source = verilog_module;
    input (AA) (array = 8 : 0;)
    input (DA) (array = 127 : 0;)
    input (AB) (array = 8 : 0;)
    input (DB) (array = 127 : 0;)
    input (WEBA) ()
    input (CEBA) ()      
    input (WEBB) ()
    input (CEBB) ()      
    input (RTSEL) (array = 1 : 0;)
    input (WTSEL) (array = 1 : 0;)
    input (PTSEL) (array = 1 : 0;)

    input (CLK) (clock=rise_edge;)


    intern (bist_x)  (primitive = _tie1(bist_x);)
    intern (Q_tiex)  (primitive = _tiex(Q_tiex);)
    intern (CEA)   (primitive=_inv(CEBA,CEA);)
    intern (CEA_i) (primitive=_and(WEBA,CEA,CEA_i);)
    intern (CEB)   (primitive=_inv(CEBB,CEB);)
    intern (CEB_i) (primitive=_and(WEBB,CEB,CEB_i);)
    intern (WEA_0) (primitive=_nor(CEBA,WEBA,WEA_0);)
    intern (WEA_1) (primitive=_nor(CEBA,WEBA,WEA_1);)
    intern (WEA_2) (primitive=_nor(CEBA,WEBA,WEA_2);)
    intern (WEA_3) (primitive=_nor(CEBA,WEBA,WEA_3);)
    intern (WEA_4) (primitive=_nor(CEBA,WEBA,WEA_4);)
    intern (WEA_5) (primitive=_nor(CEBA,WEBA,WEA_5);)
    intern (WEA_6) (primitive=_nor(CEBA,WEBA,WEA_6);)
    intern (WEA_7) (primitive=_nor(CEBA,WEBA,WEA_7);)
    intern (WEA_8) (primitive=_nor(CEBA,WEBA,WEA_8);)
    intern (WEA_9) (primitive=_nor(CEBA,WEBA,WEA_9);)
    intern (WEA_10) (primitive=_nor(CEBA,WEBA,WEA_10);)
    intern (WEA_11) (primitive=_nor(CEBA,WEBA,WEA_11);)
    intern (WEA_12) (primitive=_nor(CEBA,WEBA,WEA_12);)
    intern (WEA_13) (primitive=_nor(CEBA,WEBA,WEA_13);)
    intern (WEA_14) (primitive=_nor(CEBA,WEBA,WEA_14);)
    intern (WEA_15) (primitive=_nor(CEBA,WEBA,WEA_15);)
    intern (WEA_16) (primitive=_nor(CEBA,WEBA,WEA_16);)
    intern (WEA_17) (primitive=_nor(CEBA,WEBA,WEA_17);)
    intern (WEA_18) (primitive=_nor(CEBA,WEBA,WEA_18);)
    intern (WEA_19) (primitive=_nor(CEBA,WEBA,WEA_19);)
    intern (WEA_20) (primitive=_nor(CEBA,WEBA,WEA_20);)
    intern (WEA_21) (primitive=_nor(CEBA,WEBA,WEA_21);)
    intern (WEA_22) (primitive=_nor(CEBA,WEBA,WEA_22);)
    intern (WEA_23) (primitive=_nor(CEBA,WEBA,WEA_23);)
    intern (WEA_24) (primitive=_nor(CEBA,WEBA,WEA_24);)
    intern (WEA_25) (primitive=_nor(CEBA,WEBA,WEA_25);)
    intern (WEA_26) (primitive=_nor(CEBA,WEBA,WEA_26);)
    intern (WEA_27) (primitive=_nor(CEBA,WEBA,WEA_27);)
    intern (WEA_28) (primitive=_nor(CEBA,WEBA,WEA_28);)
    intern (WEA_29) (primitive=_nor(CEBA,WEBA,WEA_29);)
    intern (WEA_30) (primitive=_nor(CEBA,WEBA,WEA_30);)
    intern (WEA_31) (primitive=_nor(CEBA,WEBA,WEA_31);)
    intern (WEA_32) (primitive=_nor(CEBA,WEBA,WEA_32);)
    intern (WEA_33) (primitive=_nor(CEBA,WEBA,WEA_33);)
    intern (WEA_34) (primitive=_nor(CEBA,WEBA,WEA_34);)
    intern (WEA_35) (primitive=_nor(CEBA,WEBA,WEA_35);)
    intern (WEA_36) (primitive=_nor(CEBA,WEBA,WEA_36);)
    intern (WEA_37) (primitive=_nor(CEBA,WEBA,WEA_37);)
    intern (WEA_38) (primitive=_nor(CEBA,WEBA,WEA_38);)
    intern (WEA_39) (primitive=_nor(CEBA,WEBA,WEA_39);)
    intern (WEA_40) (primitive=_nor(CEBA,WEBA,WEA_40);)
    intern (WEA_41) (primitive=_nor(CEBA,WEBA,WEA_41);)
    intern (WEA_42) (primitive=_nor(CEBA,WEBA,WEA_42);)
    intern (WEA_43) (primitive=_nor(CEBA,WEBA,WEA_43);)
    intern (WEA_44) (primitive=_nor(CEBA,WEBA,WEA_44);)
    intern (WEA_45) (primitive=_nor(CEBA,WEBA,WEA_45);)
    intern (WEA_46) (primitive=_nor(CEBA,WEBA,WEA_46);)
    intern (WEA_47) (primitive=_nor(CEBA,WEBA,WEA_47);)
    intern (WEA_48) (primitive=_nor(CEBA,WEBA,WEA_48);)
    intern (WEA_49) (primitive=_nor(CEBA,WEBA,WEA_49);)
    intern (WEA_50) (primitive=_nor(CEBA,WEBA,WEA_50);)
    intern (WEA_51) (primitive=_nor(CEBA,WEBA,WEA_51);)
    intern (WEA_52) (primitive=_nor(CEBA,WEBA,WEA_52);)
    intern (WEA_53) (primitive=_nor(CEBA,WEBA,WEA_53);)
    intern (WEA_54) (primitive=_nor(CEBA,WEBA,WEA_54);)
    intern (WEA_55) (primitive=_nor(CEBA,WEBA,WEA_55);)
    intern (WEA_56) (primitive=_nor(CEBA,WEBA,WEA_56);)
    intern (WEA_57) (primitive=_nor(CEBA,WEBA,WEA_57);)
    intern (WEA_58) (primitive=_nor(CEBA,WEBA,WEA_58);)
    intern (WEA_59) (primitive=_nor(CEBA,WEBA,WEA_59);)
    intern (WEA_60) (primitive=_nor(CEBA,WEBA,WEA_60);)
    intern (WEA_61) (primitive=_nor(CEBA,WEBA,WEA_61);)
    intern (WEA_62) (primitive=_nor(CEBA,WEBA,WEA_62);)
    intern (WEA_63) (primitive=_nor(CEBA,WEBA,WEA_63);)
    intern (WEA_64) (primitive=_nor(CEBA,WEBA,WEA_64);)
    intern (WEA_65) (primitive=_nor(CEBA,WEBA,WEA_65);)
    intern (WEA_66) (primitive=_nor(CEBA,WEBA,WEA_66);)
    intern (WEA_67) (primitive=_nor(CEBA,WEBA,WEA_67);)
    intern (WEA_68) (primitive=_nor(CEBA,WEBA,WEA_68);)
    intern (WEA_69) (primitive=_nor(CEBA,WEBA,WEA_69);)
    intern (WEA_70) (primitive=_nor(CEBA,WEBA,WEA_70);)
    intern (WEA_71) (primitive=_nor(CEBA,WEBA,WEA_71);)
    intern (WEA_72) (primitive=_nor(CEBA,WEBA,WEA_72);)
    intern (WEA_73) (primitive=_nor(CEBA,WEBA,WEA_73);)
    intern (WEA_74) (primitive=_nor(CEBA,WEBA,WEA_74);)
    intern (WEA_75) (primitive=_nor(CEBA,WEBA,WEA_75);)
    intern (WEA_76) (primitive=_nor(CEBA,WEBA,WEA_76);)
    intern (WEA_77) (primitive=_nor(CEBA,WEBA,WEA_77);)
    intern (WEA_78) (primitive=_nor(CEBA,WEBA,WEA_78);)
    intern (WEA_79) (primitive=_nor(CEBA,WEBA,WEA_79);)
    intern (WEA_80) (primitive=_nor(CEBA,WEBA,WEA_80);)
    intern (WEA_81) (primitive=_nor(CEBA,WEBA,WEA_81);)
    intern (WEA_82) (primitive=_nor(CEBA,WEBA,WEA_82);)
    intern (WEA_83) (primitive=_nor(CEBA,WEBA,WEA_83);)
    intern (WEA_84) (primitive=_nor(CEBA,WEBA,WEA_84);)
    intern (WEA_85) (primitive=_nor(CEBA,WEBA,WEA_85);)
    intern (WEA_86) (primitive=_nor(CEBA,WEBA,WEA_86);)
    intern (WEA_87) (primitive=_nor(CEBA,WEBA,WEA_87);)
    intern (WEA_88) (primitive=_nor(CEBA,WEBA,WEA_88);)
    intern (WEA_89) (primitive=_nor(CEBA,WEBA,WEA_89);)
    intern (WEA_90) (primitive=_nor(CEBA,WEBA,WEA_90);)
    intern (WEA_91) (primitive=_nor(CEBA,WEBA,WEA_91);)
    intern (WEA_92) (primitive=_nor(CEBA,WEBA,WEA_92);)
    intern (WEA_93) (primitive=_nor(CEBA,WEBA,WEA_93);)
    intern (WEA_94) (primitive=_nor(CEBA,WEBA,WEA_94);)
    intern (WEA_95) (primitive=_nor(CEBA,WEBA,WEA_95);)
    intern (WEA_96) (primitive=_nor(CEBA,WEBA,WEA_96);)
    intern (WEA_97) (primitive=_nor(CEBA,WEBA,WEA_97);)
    intern (WEA_98) (primitive=_nor(CEBA,WEBA,WEA_98);)
    intern (WEA_99) (primitive=_nor(CEBA,WEBA,WEA_99);)
    intern (WEA_100) (primitive=_nor(CEBA,WEBA,WEA_100);)
    intern (WEA_101) (primitive=_nor(CEBA,WEBA,WEA_101);)
    intern (WEA_102) (primitive=_nor(CEBA,WEBA,WEA_102);)
    intern (WEA_103) (primitive=_nor(CEBA,WEBA,WEA_103);)
    intern (WEA_104) (primitive=_nor(CEBA,WEBA,WEA_104);)
    intern (WEA_105) (primitive=_nor(CEBA,WEBA,WEA_105);)
    intern (WEA_106) (primitive=_nor(CEBA,WEBA,WEA_106);)
    intern (WEA_107) (primitive=_nor(CEBA,WEBA,WEA_107);)
    intern (WEA_108) (primitive=_nor(CEBA,WEBA,WEA_108);)
    intern (WEA_109) (primitive=_nor(CEBA,WEBA,WEA_109);)
    intern (WEA_110) (primitive=_nor(CEBA,WEBA,WEA_110);)
    intern (WEA_111) (primitive=_nor(CEBA,WEBA,WEA_111);)
    intern (WEA_112) (primitive=_nor(CEBA,WEBA,WEA_112);)
    intern (WEA_113) (primitive=_nor(CEBA,WEBA,WEA_113);)
    intern (WEA_114) (primitive=_nor(CEBA,WEBA,WEA_114);)
    intern (WEA_115) (primitive=_nor(CEBA,WEBA,WEA_115);)
    intern (WEA_116) (primitive=_nor(CEBA,WEBA,WEA_116);)
    intern (WEA_117) (primitive=_nor(CEBA,WEBA,WEA_117);)
    intern (WEA_118) (primitive=_nor(CEBA,WEBA,WEA_118);)
    intern (WEA_119) (primitive=_nor(CEBA,WEBA,WEA_119);)
    intern (WEA_120) (primitive=_nor(CEBA,WEBA,WEA_120);)
    intern (WEA_121) (primitive=_nor(CEBA,WEBA,WEA_121);)
    intern (WEA_122) (primitive=_nor(CEBA,WEBA,WEA_122);)
    intern (WEA_123) (primitive=_nor(CEBA,WEBA,WEA_123);)
    intern (WEA_124) (primitive=_nor(CEBA,WEBA,WEA_124);)
    intern (WEA_125) (primitive=_nor(CEBA,WEBA,WEA_125);)
    intern (WEA_126) (primitive=_nor(CEBA,WEBA,WEA_126);)
    intern (WEA_127) (primitive=_nor(CEBA,WEBA,WEA_127);)
    intern (WEB_0) (primitive=_nor(CEBB,WEBB,WEB_0);)
    intern (WEB_1) (primitive=_nor(CEBB,WEBB,WEB_1);)
    intern (WEB_2) (primitive=_nor(CEBB,WEBB,WEB_2);)
    intern (WEB_3) (primitive=_nor(CEBB,WEBB,WEB_3);)
    intern (WEB_4) (primitive=_nor(CEBB,WEBB,WEB_4);)
    intern (WEB_5) (primitive=_nor(CEBB,WEBB,WEB_5);)
    intern (WEB_6) (primitive=_nor(CEBB,WEBB,WEB_6);)
    intern (WEB_7) (primitive=_nor(CEBB,WEBB,WEB_7);)
    intern (WEB_8) (primitive=_nor(CEBB,WEBB,WEB_8);)
    intern (WEB_9) (primitive=_nor(CEBB,WEBB,WEB_9);)
    intern (WEB_10) (primitive=_nor(CEBB,WEBB,WEB_10);)
    intern (WEB_11) (primitive=_nor(CEBB,WEBB,WEB_11);)
    intern (WEB_12) (primitive=_nor(CEBB,WEBB,WEB_12);)
    intern (WEB_13) (primitive=_nor(CEBB,WEBB,WEB_13);)
    intern (WEB_14) (primitive=_nor(CEBB,WEBB,WEB_14);)
    intern (WEB_15) (primitive=_nor(CEBB,WEBB,WEB_15);)
    intern (WEB_16) (primitive=_nor(CEBB,WEBB,WEB_16);)
    intern (WEB_17) (primitive=_nor(CEBB,WEBB,WEB_17);)
    intern (WEB_18) (primitive=_nor(CEBB,WEBB,WEB_18);)
    intern (WEB_19) (primitive=_nor(CEBB,WEBB,WEB_19);)
    intern (WEB_20) (primitive=_nor(CEBB,WEBB,WEB_20);)
    intern (WEB_21) (primitive=_nor(CEBB,WEBB,WEB_21);)
    intern (WEB_22) (primitive=_nor(CEBB,WEBB,WEB_22);)
    intern (WEB_23) (primitive=_nor(CEBB,WEBB,WEB_23);)
    intern (WEB_24) (primitive=_nor(CEBB,WEBB,WEB_24);)
    intern (WEB_25) (primitive=_nor(CEBB,WEBB,WEB_25);)
    intern (WEB_26) (primitive=_nor(CEBB,WEBB,WEB_26);)
    intern (WEB_27) (primitive=_nor(CEBB,WEBB,WEB_27);)
    intern (WEB_28) (primitive=_nor(CEBB,WEBB,WEB_28);)
    intern (WEB_29) (primitive=_nor(CEBB,WEBB,WEB_29);)
    intern (WEB_30) (primitive=_nor(CEBB,WEBB,WEB_30);)
    intern (WEB_31) (primitive=_nor(CEBB,WEBB,WEB_31);)
    intern (WEB_32) (primitive=_nor(CEBB,WEBB,WEB_32);)
    intern (WEB_33) (primitive=_nor(CEBB,WEBB,WEB_33);)
    intern (WEB_34) (primitive=_nor(CEBB,WEBB,WEB_34);)
    intern (WEB_35) (primitive=_nor(CEBB,WEBB,WEB_35);)
    intern (WEB_36) (primitive=_nor(CEBB,WEBB,WEB_36);)
    intern (WEB_37) (primitive=_nor(CEBB,WEBB,WEB_37);)
    intern (WEB_38) (primitive=_nor(CEBB,WEBB,WEB_38);)
    intern (WEB_39) (primitive=_nor(CEBB,WEBB,WEB_39);)
    intern (WEB_40) (primitive=_nor(CEBB,WEBB,WEB_40);)
    intern (WEB_41) (primitive=_nor(CEBB,WEBB,WEB_41);)
    intern (WEB_42) (primitive=_nor(CEBB,WEBB,WEB_42);)
    intern (WEB_43) (primitive=_nor(CEBB,WEBB,WEB_43);)
    intern (WEB_44) (primitive=_nor(CEBB,WEBB,WEB_44);)
    intern (WEB_45) (primitive=_nor(CEBB,WEBB,WEB_45);)
    intern (WEB_46) (primitive=_nor(CEBB,WEBB,WEB_46);)
    intern (WEB_47) (primitive=_nor(CEBB,WEBB,WEB_47);)
    intern (WEB_48) (primitive=_nor(CEBB,WEBB,WEB_48);)
    intern (WEB_49) (primitive=_nor(CEBB,WEBB,WEB_49);)
    intern (WEB_50) (primitive=_nor(CEBB,WEBB,WEB_50);)
    intern (WEB_51) (primitive=_nor(CEBB,WEBB,WEB_51);)
    intern (WEB_52) (primitive=_nor(CEBB,WEBB,WEB_52);)
    intern (WEB_53) (primitive=_nor(CEBB,WEBB,WEB_53);)
    intern (WEB_54) (primitive=_nor(CEBB,WEBB,WEB_54);)
    intern (WEB_55) (primitive=_nor(CEBB,WEBB,WEB_55);)
    intern (WEB_56) (primitive=_nor(CEBB,WEBB,WEB_56);)
    intern (WEB_57) (primitive=_nor(CEBB,WEBB,WEB_57);)
    intern (WEB_58) (primitive=_nor(CEBB,WEBB,WEB_58);)
    intern (WEB_59) (primitive=_nor(CEBB,WEBB,WEB_59);)
    intern (WEB_60) (primitive=_nor(CEBB,WEBB,WEB_60);)
    intern (WEB_61) (primitive=_nor(CEBB,WEBB,WEB_61);)
    intern (WEB_62) (primitive=_nor(CEBB,WEBB,WEB_62);)
    intern (WEB_63) (primitive=_nor(CEBB,WEBB,WEB_63);)
    intern (WEB_64) (primitive=_nor(CEBB,WEBB,WEB_64);)
    intern (WEB_65) (primitive=_nor(CEBB,WEBB,WEB_65);)
    intern (WEB_66) (primitive=_nor(CEBB,WEBB,WEB_66);)
    intern (WEB_67) (primitive=_nor(CEBB,WEBB,WEB_67);)
    intern (WEB_68) (primitive=_nor(CEBB,WEBB,WEB_68);)
    intern (WEB_69) (primitive=_nor(CEBB,WEBB,WEB_69);)
    intern (WEB_70) (primitive=_nor(CEBB,WEBB,WEB_70);)
    intern (WEB_71) (primitive=_nor(CEBB,WEBB,WEB_71);)
    intern (WEB_72) (primitive=_nor(CEBB,WEBB,WEB_72);)
    intern (WEB_73) (primitive=_nor(CEBB,WEBB,WEB_73);)
    intern (WEB_74) (primitive=_nor(CEBB,WEBB,WEB_74);)
    intern (WEB_75) (primitive=_nor(CEBB,WEBB,WEB_75);)
    intern (WEB_76) (primitive=_nor(CEBB,WEBB,WEB_76);)
    intern (WEB_77) (primitive=_nor(CEBB,WEBB,WEB_77);)
    intern (WEB_78) (primitive=_nor(CEBB,WEBB,WEB_78);)
    intern (WEB_79) (primitive=_nor(CEBB,WEBB,WEB_79);)
    intern (WEB_80) (primitive=_nor(CEBB,WEBB,WEB_80);)
    intern (WEB_81) (primitive=_nor(CEBB,WEBB,WEB_81);)
    intern (WEB_82) (primitive=_nor(CEBB,WEBB,WEB_82);)
    intern (WEB_83) (primitive=_nor(CEBB,WEBB,WEB_83);)
    intern (WEB_84) (primitive=_nor(CEBB,WEBB,WEB_84);)
    intern (WEB_85) (primitive=_nor(CEBB,WEBB,WEB_85);)
    intern (WEB_86) (primitive=_nor(CEBB,WEBB,WEB_86);)
    intern (WEB_87) (primitive=_nor(CEBB,WEBB,WEB_87);)
    intern (WEB_88) (primitive=_nor(CEBB,WEBB,WEB_88);)
    intern (WEB_89) (primitive=_nor(CEBB,WEBB,WEB_89);)
    intern (WEB_90) (primitive=_nor(CEBB,WEBB,WEB_90);)
    intern (WEB_91) (primitive=_nor(CEBB,WEBB,WEB_91);)
    intern (WEB_92) (primitive=_nor(CEBB,WEBB,WEB_92);)
    intern (WEB_93) (primitive=_nor(CEBB,WEBB,WEB_93);)
    intern (WEB_94) (primitive=_nor(CEBB,WEBB,WEB_94);)
    intern (WEB_95) (primitive=_nor(CEBB,WEBB,WEB_95);)
    intern (WEB_96) (primitive=_nor(CEBB,WEBB,WEB_96);)
    intern (WEB_97) (primitive=_nor(CEBB,WEBB,WEB_97);)
    intern (WEB_98) (primitive=_nor(CEBB,WEBB,WEB_98);)
    intern (WEB_99) (primitive=_nor(CEBB,WEBB,WEB_99);)
    intern (WEB_100) (primitive=_nor(CEBB,WEBB,WEB_100);)
    intern (WEB_101) (primitive=_nor(CEBB,WEBB,WEB_101);)
    intern (WEB_102) (primitive=_nor(CEBB,WEBB,WEB_102);)
    intern (WEB_103) (primitive=_nor(CEBB,WEBB,WEB_103);)
    intern (WEB_104) (primitive=_nor(CEBB,WEBB,WEB_104);)
    intern (WEB_105) (primitive=_nor(CEBB,WEBB,WEB_105);)
    intern (WEB_106) (primitive=_nor(CEBB,WEBB,WEB_106);)
    intern (WEB_107) (primitive=_nor(CEBB,WEBB,WEB_107);)
    intern (WEB_108) (primitive=_nor(CEBB,WEBB,WEB_108);)
    intern (WEB_109) (primitive=_nor(CEBB,WEBB,WEB_109);)
    intern (WEB_110) (primitive=_nor(CEBB,WEBB,WEB_110);)
    intern (WEB_111) (primitive=_nor(CEBB,WEBB,WEB_111);)
    intern (WEB_112) (primitive=_nor(CEBB,WEBB,WEB_112);)
    intern (WEB_113) (primitive=_nor(CEBB,WEBB,WEB_113);)
    intern (WEB_114) (primitive=_nor(CEBB,WEBB,WEB_114);)
    intern (WEB_115) (primitive=_nor(CEBB,WEBB,WEB_115);)
    intern (WEB_116) (primitive=_nor(CEBB,WEBB,WEB_116);)
    intern (WEB_117) (primitive=_nor(CEBB,WEBB,WEB_117);)
    intern (WEB_118) (primitive=_nor(CEBB,WEBB,WEB_118);)
    intern (WEB_119) (primitive=_nor(CEBB,WEBB,WEB_119);)
    intern (WEB_120) (primitive=_nor(CEBB,WEBB,WEB_120);)
    intern (WEB_121) (primitive=_nor(CEBB,WEBB,WEB_121);)
    intern (WEB_122) (primitive=_nor(CEBB,WEBB,WEB_122);)
    intern (WEB_123) (primitive=_nor(CEBB,WEBB,WEB_123);)
    intern (WEB_124) (primitive=_nor(CEBB,WEBB,WEB_124);)
    intern (WEB_125) (primitive=_nor(CEBB,WEBB,WEB_125);)
    intern (WEB_126) (primitive=_nor(CEBB,WEBB,WEB_126);)
    intern (WEB_127) (primitive=_nor(CEBB,WEBB,WEB_127);)

    intern (DA_0)  (primitive = _buf(DA[0],DA_0);)
    intern (DA_1)  (primitive = _buf(DA[1],DA_1);)
    intern (DA_2)  (primitive = _buf(DA[2],DA_2);)
    intern (DA_3)  (primitive = _buf(DA[3],DA_3);)
    intern (DA_4)  (primitive = _buf(DA[4],DA_4);)
    intern (DA_5)  (primitive = _buf(DA[5],DA_5);)
    intern (DA_6)  (primitive = _buf(DA[6],DA_6);)
    intern (DA_7)  (primitive = _buf(DA[7],DA_7);)
    intern (DA_8)  (primitive = _buf(DA[8],DA_8);)
    intern (DA_9)  (primitive = _buf(DA[9],DA_9);)
    intern (DA_10)  (primitive = _buf(DA[10],DA_10);)
    intern (DA_11)  (primitive = _buf(DA[11],DA_11);)
    intern (DA_12)  (primitive = _buf(DA[12],DA_12);)
    intern (DA_13)  (primitive = _buf(DA[13],DA_13);)
    intern (DA_14)  (primitive = _buf(DA[14],DA_14);)
    intern (DA_15)  (primitive = _buf(DA[15],DA_15);)
    intern (DA_16)  (primitive = _buf(DA[16],DA_16);)
    intern (DA_17)  (primitive = _buf(DA[17],DA_17);)
    intern (DA_18)  (primitive = _buf(DA[18],DA_18);)
    intern (DA_19)  (primitive = _buf(DA[19],DA_19);)
    intern (DA_20)  (primitive = _buf(DA[20],DA_20);)
    intern (DA_21)  (primitive = _buf(DA[21],DA_21);)
    intern (DA_22)  (primitive = _buf(DA[22],DA_22);)
    intern (DA_23)  (primitive = _buf(DA[23],DA_23);)
    intern (DA_24)  (primitive = _buf(DA[24],DA_24);)
    intern (DA_25)  (primitive = _buf(DA[25],DA_25);)
    intern (DA_26)  (primitive = _buf(DA[26],DA_26);)
    intern (DA_27)  (primitive = _buf(DA[27],DA_27);)
    intern (DA_28)  (primitive = _buf(DA[28],DA_28);)
    intern (DA_29)  (primitive = _buf(DA[29],DA_29);)
    intern (DA_30)  (primitive = _buf(DA[30],DA_30);)
    intern (DA_31)  (primitive = _buf(DA[31],DA_31);)
    intern (DA_32)  (primitive = _buf(DA[32],DA_32);)
    intern (DA_33)  (primitive = _buf(DA[33],DA_33);)
    intern (DA_34)  (primitive = _buf(DA[34],DA_34);)
    intern (DA_35)  (primitive = _buf(DA[35],DA_35);)
    intern (DA_36)  (primitive = _buf(DA[36],DA_36);)
    intern (DA_37)  (primitive = _buf(DA[37],DA_37);)
    intern (DA_38)  (primitive = _buf(DA[38],DA_38);)
    intern (DA_39)  (primitive = _buf(DA[39],DA_39);)
    intern (DA_40)  (primitive = _buf(DA[40],DA_40);)
    intern (DA_41)  (primitive = _buf(DA[41],DA_41);)
    intern (DA_42)  (primitive = _buf(DA[42],DA_42);)
    intern (DA_43)  (primitive = _buf(DA[43],DA_43);)
    intern (DA_44)  (primitive = _buf(DA[44],DA_44);)
    intern (DA_45)  (primitive = _buf(DA[45],DA_45);)
    intern (DA_46)  (primitive = _buf(DA[46],DA_46);)
    intern (DA_47)  (primitive = _buf(DA[47],DA_47);)
    intern (DA_48)  (primitive = _buf(DA[48],DA_48);)
    intern (DA_49)  (primitive = _buf(DA[49],DA_49);)
    intern (DA_50)  (primitive = _buf(DA[50],DA_50);)
    intern (DA_51)  (primitive = _buf(DA[51],DA_51);)
    intern (DA_52)  (primitive = _buf(DA[52],DA_52);)
    intern (DA_53)  (primitive = _buf(DA[53],DA_53);)
    intern (DA_54)  (primitive = _buf(DA[54],DA_54);)
    intern (DA_55)  (primitive = _buf(DA[55],DA_55);)
    intern (DA_56)  (primitive = _buf(DA[56],DA_56);)
    intern (DA_57)  (primitive = _buf(DA[57],DA_57);)
    intern (DA_58)  (primitive = _buf(DA[58],DA_58);)
    intern (DA_59)  (primitive = _buf(DA[59],DA_59);)
    intern (DA_60)  (primitive = _buf(DA[60],DA_60);)
    intern (DA_61)  (primitive = _buf(DA[61],DA_61);)
    intern (DA_62)  (primitive = _buf(DA[62],DA_62);)
    intern (DA_63)  (primitive = _buf(DA[63],DA_63);)
    intern (DA_64)  (primitive = _buf(DA[64],DA_64);)
    intern (DA_65)  (primitive = _buf(DA[65],DA_65);)
    intern (DA_66)  (primitive = _buf(DA[66],DA_66);)
    intern (DA_67)  (primitive = _buf(DA[67],DA_67);)
    intern (DA_68)  (primitive = _buf(DA[68],DA_68);)
    intern (DA_69)  (primitive = _buf(DA[69],DA_69);)
    intern (DA_70)  (primitive = _buf(DA[70],DA_70);)
    intern (DA_71)  (primitive = _buf(DA[71],DA_71);)
    intern (DA_72)  (primitive = _buf(DA[72],DA_72);)
    intern (DA_73)  (primitive = _buf(DA[73],DA_73);)
    intern (DA_74)  (primitive = _buf(DA[74],DA_74);)
    intern (DA_75)  (primitive = _buf(DA[75],DA_75);)
    intern (DA_76)  (primitive = _buf(DA[76],DA_76);)
    intern (DA_77)  (primitive = _buf(DA[77],DA_77);)
    intern (DA_78)  (primitive = _buf(DA[78],DA_78);)
    intern (DA_79)  (primitive = _buf(DA[79],DA_79);)
    intern (DA_80)  (primitive = _buf(DA[80],DA_80);)
    intern (DA_81)  (primitive = _buf(DA[81],DA_81);)
    intern (DA_82)  (primitive = _buf(DA[82],DA_82);)
    intern (DA_83)  (primitive = _buf(DA[83],DA_83);)
    intern (DA_84)  (primitive = _buf(DA[84],DA_84);)
    intern (DA_85)  (primitive = _buf(DA[85],DA_85);)
    intern (DA_86)  (primitive = _buf(DA[86],DA_86);)
    intern (DA_87)  (primitive = _buf(DA[87],DA_87);)
    intern (DA_88)  (primitive = _buf(DA[88],DA_88);)
    intern (DA_89)  (primitive = _buf(DA[89],DA_89);)
    intern (DA_90)  (primitive = _buf(DA[90],DA_90);)
    intern (DA_91)  (primitive = _buf(DA[91],DA_91);)
    intern (DA_92)  (primitive = _buf(DA[92],DA_92);)
    intern (DA_93)  (primitive = _buf(DA[93],DA_93);)
    intern (DA_94)  (primitive = _buf(DA[94],DA_94);)
    intern (DA_95)  (primitive = _buf(DA[95],DA_95);)
    intern (DA_96)  (primitive = _buf(DA[96],DA_96);)
    intern (DA_97)  (primitive = _buf(DA[97],DA_97);)
    intern (DA_98)  (primitive = _buf(DA[98],DA_98);)
    intern (DA_99)  (primitive = _buf(DA[99],DA_99);)
    intern (DA_100)  (primitive = _buf(DA[100],DA_100);)
    intern (DA_101)  (primitive = _buf(DA[101],DA_101);)
    intern (DA_102)  (primitive = _buf(DA[102],DA_102);)
    intern (DA_103)  (primitive = _buf(DA[103],DA_103);)
    intern (DA_104)  (primitive = _buf(DA[104],DA_104);)
    intern (DA_105)  (primitive = _buf(DA[105],DA_105);)
    intern (DA_106)  (primitive = _buf(DA[106],DA_106);)
    intern (DA_107)  (primitive = _buf(DA[107],DA_107);)
    intern (DA_108)  (primitive = _buf(DA[108],DA_108);)
    intern (DA_109)  (primitive = _buf(DA[109],DA_109);)
    intern (DA_110)  (primitive = _buf(DA[110],DA_110);)
    intern (DA_111)  (primitive = _buf(DA[111],DA_111);)
    intern (DA_112)  (primitive = _buf(DA[112],DA_112);)
    intern (DA_113)  (primitive = _buf(DA[113],DA_113);)
    intern (DA_114)  (primitive = _buf(DA[114],DA_114);)
    intern (DA_115)  (primitive = _buf(DA[115],DA_115);)
    intern (DA_116)  (primitive = _buf(DA[116],DA_116);)
    intern (DA_117)  (primitive = _buf(DA[117],DA_117);)
    intern (DA_118)  (primitive = _buf(DA[118],DA_118);)
    intern (DA_119)  (primitive = _buf(DA[119],DA_119);)
    intern (DA_120)  (primitive = _buf(DA[120],DA_120);)
    intern (DA_121)  (primitive = _buf(DA[121],DA_121);)
    intern (DA_122)  (primitive = _buf(DA[122],DA_122);)
    intern (DA_123)  (primitive = _buf(DA[123],DA_123);)
    intern (DA_124)  (primitive = _buf(DA[124],DA_124);)
    intern (DA_125)  (primitive = _buf(DA[125],DA_125);)
    intern (DA_126)  (primitive = _buf(DA[126],DA_126);)
    intern (DA_127)  (primitive = _buf(DA[127],DA_127);)
    intern (DB_0)  (primitive = _buf(DB[0],DB_0);)
    intern (DB_1)  (primitive = _buf(DB[1],DB_1);)
    intern (DB_2)  (primitive = _buf(DB[2],DB_2);)
    intern (DB_3)  (primitive = _buf(DB[3],DB_3);)
    intern (DB_4)  (primitive = _buf(DB[4],DB_4);)
    intern (DB_5)  (primitive = _buf(DB[5],DB_5);)
    intern (DB_6)  (primitive = _buf(DB[6],DB_6);)
    intern (DB_7)  (primitive = _buf(DB[7],DB_7);)
    intern (DB_8)  (primitive = _buf(DB[8],DB_8);)
    intern (DB_9)  (primitive = _buf(DB[9],DB_9);)
    intern (DB_10)  (primitive = _buf(DB[10],DB_10);)
    intern (DB_11)  (primitive = _buf(DB[11],DB_11);)
    intern (DB_12)  (primitive = _buf(DB[12],DB_12);)
    intern (DB_13)  (primitive = _buf(DB[13],DB_13);)
    intern (DB_14)  (primitive = _buf(DB[14],DB_14);)
    intern (DB_15)  (primitive = _buf(DB[15],DB_15);)
    intern (DB_16)  (primitive = _buf(DB[16],DB_16);)
    intern (DB_17)  (primitive = _buf(DB[17],DB_17);)
    intern (DB_18)  (primitive = _buf(DB[18],DB_18);)
    intern (DB_19)  (primitive = _buf(DB[19],DB_19);)
    intern (DB_20)  (primitive = _buf(DB[20],DB_20);)
    intern (DB_21)  (primitive = _buf(DB[21],DB_21);)
    intern (DB_22)  (primitive = _buf(DB[22],DB_22);)
    intern (DB_23)  (primitive = _buf(DB[23],DB_23);)
    intern (DB_24)  (primitive = _buf(DB[24],DB_24);)
    intern (DB_25)  (primitive = _buf(DB[25],DB_25);)
    intern (DB_26)  (primitive = _buf(DB[26],DB_26);)
    intern (DB_27)  (primitive = _buf(DB[27],DB_27);)
    intern (DB_28)  (primitive = _buf(DB[28],DB_28);)
    intern (DB_29)  (primitive = _buf(DB[29],DB_29);)
    intern (DB_30)  (primitive = _buf(DB[30],DB_30);)
    intern (DB_31)  (primitive = _buf(DB[31],DB_31);)
    intern (DB_32)  (primitive = _buf(DB[32],DB_32);)
    intern (DB_33)  (primitive = _buf(DB[33],DB_33);)
    intern (DB_34)  (primitive = _buf(DB[34],DB_34);)
    intern (DB_35)  (primitive = _buf(DB[35],DB_35);)
    intern (DB_36)  (primitive = _buf(DB[36],DB_36);)
    intern (DB_37)  (primitive = _buf(DB[37],DB_37);)
    intern (DB_38)  (primitive = _buf(DB[38],DB_38);)
    intern (DB_39)  (primitive = _buf(DB[39],DB_39);)
    intern (DB_40)  (primitive = _buf(DB[40],DB_40);)
    intern (DB_41)  (primitive = _buf(DB[41],DB_41);)
    intern (DB_42)  (primitive = _buf(DB[42],DB_42);)
    intern (DB_43)  (primitive = _buf(DB[43],DB_43);)
    intern (DB_44)  (primitive = _buf(DB[44],DB_44);)
    intern (DB_45)  (primitive = _buf(DB[45],DB_45);)
    intern (DB_46)  (primitive = _buf(DB[46],DB_46);)
    intern (DB_47)  (primitive = _buf(DB[47],DB_47);)
    intern (DB_48)  (primitive = _buf(DB[48],DB_48);)
    intern (DB_49)  (primitive = _buf(DB[49],DB_49);)
    intern (DB_50)  (primitive = _buf(DB[50],DB_50);)
    intern (DB_51)  (primitive = _buf(DB[51],DB_51);)
    intern (DB_52)  (primitive = _buf(DB[52],DB_52);)
    intern (DB_53)  (primitive = _buf(DB[53],DB_53);)
    intern (DB_54)  (primitive = _buf(DB[54],DB_54);)
    intern (DB_55)  (primitive = _buf(DB[55],DB_55);)
    intern (DB_56)  (primitive = _buf(DB[56],DB_56);)
    intern (DB_57)  (primitive = _buf(DB[57],DB_57);)
    intern (DB_58)  (primitive = _buf(DB[58],DB_58);)
    intern (DB_59)  (primitive = _buf(DB[59],DB_59);)
    intern (DB_60)  (primitive = _buf(DB[60],DB_60);)
    intern (DB_61)  (primitive = _buf(DB[61],DB_61);)
    intern (DB_62)  (primitive = _buf(DB[62],DB_62);)
    intern (DB_63)  (primitive = _buf(DB[63],DB_63);)
    intern (DB_64)  (primitive = _buf(DB[64],DB_64);)
    intern (DB_65)  (primitive = _buf(DB[65],DB_65);)
    intern (DB_66)  (primitive = _buf(DB[66],DB_66);)
    intern (DB_67)  (primitive = _buf(DB[67],DB_67);)
    intern (DB_68)  (primitive = _buf(DB[68],DB_68);)
    intern (DB_69)  (primitive = _buf(DB[69],DB_69);)
    intern (DB_70)  (primitive = _buf(DB[70],DB_70);)
    intern (DB_71)  (primitive = _buf(DB[71],DB_71);)
    intern (DB_72)  (primitive = _buf(DB[72],DB_72);)
    intern (DB_73)  (primitive = _buf(DB[73],DB_73);)
    intern (DB_74)  (primitive = _buf(DB[74],DB_74);)
    intern (DB_75)  (primitive = _buf(DB[75],DB_75);)
    intern (DB_76)  (primitive = _buf(DB[76],DB_76);)
    intern (DB_77)  (primitive = _buf(DB[77],DB_77);)
    intern (DB_78)  (primitive = _buf(DB[78],DB_78);)
    intern (DB_79)  (primitive = _buf(DB[79],DB_79);)
    intern (DB_80)  (primitive = _buf(DB[80],DB_80);)
    intern (DB_81)  (primitive = _buf(DB[81],DB_81);)
    intern (DB_82)  (primitive = _buf(DB[82],DB_82);)
    intern (DB_83)  (primitive = _buf(DB[83],DB_83);)
    intern (DB_84)  (primitive = _buf(DB[84],DB_84);)
    intern (DB_85)  (primitive = _buf(DB[85],DB_85);)
    intern (DB_86)  (primitive = _buf(DB[86],DB_86);)
    intern (DB_87)  (primitive = _buf(DB[87],DB_87);)
    intern (DB_88)  (primitive = _buf(DB[88],DB_88);)
    intern (DB_89)  (primitive = _buf(DB[89],DB_89);)
    intern (DB_90)  (primitive = _buf(DB[90],DB_90);)
    intern (DB_91)  (primitive = _buf(DB[91],DB_91);)
    intern (DB_92)  (primitive = _buf(DB[92],DB_92);)
    intern (DB_93)  (primitive = _buf(DB[93],DB_93);)
    intern (DB_94)  (primitive = _buf(DB[94],DB_94);)
    intern (DB_95)  (primitive = _buf(DB[95],DB_95);)
    intern (DB_96)  (primitive = _buf(DB[96],DB_96);)
    intern (DB_97)  (primitive = _buf(DB[97],DB_97);)
    intern (DB_98)  (primitive = _buf(DB[98],DB_98);)
    intern (DB_99)  (primitive = _buf(DB[99],DB_99);)
    intern (DB_100)  (primitive = _buf(DB[100],DB_100);)
    intern (DB_101)  (primitive = _buf(DB[101],DB_101);)
    intern (DB_102)  (primitive = _buf(DB[102],DB_102);)
    intern (DB_103)  (primitive = _buf(DB[103],DB_103);)
    intern (DB_104)  (primitive = _buf(DB[104],DB_104);)
    intern (DB_105)  (primitive = _buf(DB[105],DB_105);)
    intern (DB_106)  (primitive = _buf(DB[106],DB_106);)
    intern (DB_107)  (primitive = _buf(DB[107],DB_107);)
    intern (DB_108)  (primitive = _buf(DB[108],DB_108);)
    intern (DB_109)  (primitive = _buf(DB[109],DB_109);)
    intern (DB_110)  (primitive = _buf(DB[110],DB_110);)
    intern (DB_111)  (primitive = _buf(DB[111],DB_111);)
    intern (DB_112)  (primitive = _buf(DB[112],DB_112);)
    intern (DB_113)  (primitive = _buf(DB[113],DB_113);)
    intern (DB_114)  (primitive = _buf(DB[114],DB_114);)
    intern (DB_115)  (primitive = _buf(DB[115],DB_115);)
    intern (DB_116)  (primitive = _buf(DB[116],DB_116);)
    intern (DB_117)  (primitive = _buf(DB[117],DB_117);)
    intern (DB_118)  (primitive = _buf(DB[118],DB_118);)
    intern (DB_119)  (primitive = _buf(DB[119],DB_119);)
    intern (DB_120)  (primitive = _buf(DB[120],DB_120);)
    intern (DB_121)  (primitive = _buf(DB[121],DB_121);)
    intern (DB_122)  (primitive = _buf(DB[122],DB_122);)
    intern (DB_123)  (primitive = _buf(DB[123],DB_123);)
    intern (DB_124)  (primitive = _buf(DB[124],DB_124);)
    intern (DB_125)  (primitive = _buf(DB[125],DB_125);)
    intern (DB_126)  (primitive = _buf(DB[126],DB_126);)
    intern (DB_127)  (primitive = _buf(DB[127],DB_127);)
    intern (AA_i) (
        array = 8:0;
        primitive = _buf(AA[0],AA_i[0]);
        primitive = _buf(AA[1],AA_i[1]);
        primitive = _buf(AA[2],AA_i[2]);
        primitive = _buf(AA[3],AA_i[3]);
        primitive = _buf(AA[4],AA_i[4]);
        primitive = _buf(AA[5],AA_i[5]);
        primitive = _buf(AA[6],AA_i[6]);
        primitive = _buf(AA[7],AA_i[7]);
        primitive = _buf(AA[8],AA_i[8]);
    )         
    intern (AB_i) (
        array = 8:0;
        primitive = _buf(AB[0],AB_i[0]);
        primitive = _buf(AB[1],AB_i[1]);
        primitive = _buf(AB[2],AB_i[2]);
        primitive = _buf(AB[3],AB_i[3]);
        primitive = _buf(AB[4],AB_i[4]);
        primitive = _buf(AB[5],AB_i[5]);
        primitive = _buf(AB[6],AB_i[6]);
        primitive = _buf(AB[7],AB_i[7]);
        primitive = _buf(AB[8],AB_i[8]);
    )         


intern (CLKB_i) (primitive = _inv(CLK, CLKB_i);)

    intern (QA_0, QB_0) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_0 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_0),
                _write{,,}     (   CLK, WEA_0, AA_i, DA_0),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_0),
                _write{,,}     (   CLKB_i, WEB_0, AB_i, DB_0) );
    )
    intern (QA_1, QB_1) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_1 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_1),
                _write{,,}     (   CLK, WEA_1, AA_i, DA_1),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_1),
                _write{,,}     (   CLKB_i, WEB_1, AB_i, DB_1) );
    )
    intern (QA_2, QB_2) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_2 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_2),
                _write{,,}     (   CLK, WEA_2, AA_i, DA_2),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_2),
                _write{,,}     (   CLKB_i, WEB_2, AB_i, DB_2) );
    )
    intern (QA_3, QB_3) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_3 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_3),
                _write{,,}     (   CLK, WEA_3, AA_i, DA_3),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_3),
                _write{,,}     (   CLKB_i, WEB_3, AB_i, DB_3) );
    )
    intern (QA_4, QB_4) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_4 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_4),
                _write{,,}     (   CLK, WEA_4, AA_i, DA_4),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_4),
                _write{,,}     (   CLKB_i, WEB_4, AB_i, DB_4) );
    )
    intern (QA_5, QB_5) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_5 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_5),
                _write{,,}     (   CLK, WEA_5, AA_i, DA_5),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_5),
                _write{,,}     (   CLKB_i, WEB_5, AB_i, DB_5) );
    )
    intern (QA_6, QB_6) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_6 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_6),
                _write{,,}     (   CLK, WEA_6, AA_i, DA_6),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_6),
                _write{,,}     (   CLKB_i, WEB_6, AB_i, DB_6) );
    )
    intern (QA_7, QB_7) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_7 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_7),
                _write{,,}     (   CLK, WEA_7, AA_i, DA_7),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_7),
                _write{,,}     (   CLKB_i, WEB_7, AB_i, DB_7) );
    )
    intern (QA_8, QB_8) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_8 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_8),
                _write{,,}     (   CLK, WEA_8, AA_i, DA_8),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_8),
                _write{,,}     (   CLKB_i, WEB_8, AB_i, DB_8) );
    )
    intern (QA_9, QB_9) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_9 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_9),
                _write{,,}     (   CLK, WEA_9, AA_i, DA_9),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_9),
                _write{,,}     (   CLKB_i, WEB_9, AB_i, DB_9) );
    )
    intern (QA_10, QB_10) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_10 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_10),
                _write{,,}     (   CLK, WEA_10, AA_i, DA_10),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_10),
                _write{,,}     (   CLKB_i, WEB_10, AB_i, DB_10) );
    )
    intern (QA_11, QB_11) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_11 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_11),
                _write{,,}     (   CLK, WEA_11, AA_i, DA_11),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_11),
                _write{,,}     (   CLKB_i, WEB_11, AB_i, DB_11) );
    )
    intern (QA_12, QB_12) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_12 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_12),
                _write{,,}     (   CLK, WEA_12, AA_i, DA_12),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_12),
                _write{,,}     (   CLKB_i, WEB_12, AB_i, DB_12) );
    )
    intern (QA_13, QB_13) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_13 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_13),
                _write{,,}     (   CLK, WEA_13, AA_i, DA_13),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_13),
                _write{,,}     (   CLKB_i, WEB_13, AB_i, DB_13) );
    )
    intern (QA_14, QB_14) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_14 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_14),
                _write{,,}     (   CLK, WEA_14, AA_i, DA_14),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_14),
                _write{,,}     (   CLKB_i, WEB_14, AB_i, DB_14) );
    )
    intern (QA_15, QB_15) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_15 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_15),
                _write{,,}     (   CLK, WEA_15, AA_i, DA_15),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_15),
                _write{,,}     (   CLKB_i, WEB_15, AB_i, DB_15) );
    )
    intern (QA_16, QB_16) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_16 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_16),
                _write{,,}     (   CLK, WEA_16, AA_i, DA_16),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_16),
                _write{,,}     (   CLKB_i, WEB_16, AB_i, DB_16) );
    )
    intern (QA_17, QB_17) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_17 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_17),
                _write{,,}     (   CLK, WEA_17, AA_i, DA_17),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_17),
                _write{,,}     (   CLKB_i, WEB_17, AB_i, DB_17) );
    )
    intern (QA_18, QB_18) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_18 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_18),
                _write{,,}     (   CLK, WEA_18, AA_i, DA_18),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_18),
                _write{,,}     (   CLKB_i, WEB_18, AB_i, DB_18) );
    )
    intern (QA_19, QB_19) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_19 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_19),
                _write{,,}     (   CLK, WEA_19, AA_i, DA_19),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_19),
                _write{,,}     (   CLKB_i, WEB_19, AB_i, DB_19) );
    )
    intern (QA_20, QB_20) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_20 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_20),
                _write{,,}     (   CLK, WEA_20, AA_i, DA_20),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_20),
                _write{,,}     (   CLKB_i, WEB_20, AB_i, DB_20) );
    )
    intern (QA_21, QB_21) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_21 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_21),
                _write{,,}     (   CLK, WEA_21, AA_i, DA_21),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_21),
                _write{,,}     (   CLKB_i, WEB_21, AB_i, DB_21) );
    )
    intern (QA_22, QB_22) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_22 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_22),
                _write{,,}     (   CLK, WEA_22, AA_i, DA_22),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_22),
                _write{,,}     (   CLKB_i, WEB_22, AB_i, DB_22) );
    )
    intern (QA_23, QB_23) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_23 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_23),
                _write{,,}     (   CLK, WEA_23, AA_i, DA_23),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_23),
                _write{,,}     (   CLKB_i, WEB_23, AB_i, DB_23) );
    )
    intern (QA_24, QB_24) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_24 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_24),
                _write{,,}     (   CLK, WEA_24, AA_i, DA_24),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_24),
                _write{,,}     (   CLKB_i, WEB_24, AB_i, DB_24) );
    )
    intern (QA_25, QB_25) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_25 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_25),
                _write{,,}     (   CLK, WEA_25, AA_i, DA_25),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_25),
                _write{,,}     (   CLKB_i, WEB_25, AB_i, DB_25) );
    )
    intern (QA_26, QB_26) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_26 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_26),
                _write{,,}     (   CLK, WEA_26, AA_i, DA_26),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_26),
                _write{,,}     (   CLKB_i, WEB_26, AB_i, DB_26) );
    )
    intern (QA_27, QB_27) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_27 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_27),
                _write{,,}     (   CLK, WEA_27, AA_i, DA_27),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_27),
                _write{,,}     (   CLKB_i, WEB_27, AB_i, DB_27) );
    )
    intern (QA_28, QB_28) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_28 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_28),
                _write{,,}     (   CLK, WEA_28, AA_i, DA_28),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_28),
                _write{,,}     (   CLKB_i, WEB_28, AB_i, DB_28) );
    )
    intern (QA_29, QB_29) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_29 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_29),
                _write{,,}     (   CLK, WEA_29, AA_i, DA_29),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_29),
                _write{,,}     (   CLKB_i, WEB_29, AB_i, DB_29) );
    )
    intern (QA_30, QB_30) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_30 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_30),
                _write{,,}     (   CLK, WEA_30, AA_i, DA_30),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_30),
                _write{,,}     (   CLKB_i, WEB_30, AB_i, DB_30) );
    )
    intern (QA_31, QB_31) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_31 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_31),
                _write{,,}     (   CLK, WEA_31, AA_i, DA_31),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_31),
                _write{,,}     (   CLKB_i, WEB_31, AB_i, DB_31) );
    )
    intern (QA_32, QB_32) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_32 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_32),
                _write{,,}     (   CLK, WEA_32, AA_i, DA_32),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_32),
                _write{,,}     (   CLKB_i, WEB_32, AB_i, DB_32) );
    )
    intern (QA_33, QB_33) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_33 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_33),
                _write{,,}     (   CLK, WEA_33, AA_i, DA_33),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_33),
                _write{,,}     (   CLKB_i, WEB_33, AB_i, DB_33) );
    )
    intern (QA_34, QB_34) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_34 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_34),
                _write{,,}     (   CLK, WEA_34, AA_i, DA_34),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_34),
                _write{,,}     (   CLKB_i, WEB_34, AB_i, DB_34) );
    )
    intern (QA_35, QB_35) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_35 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_35),
                _write{,,}     (   CLK, WEA_35, AA_i, DA_35),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_35),
                _write{,,}     (   CLKB_i, WEB_35, AB_i, DB_35) );
    )
    intern (QA_36, QB_36) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_36 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_36),
                _write{,,}     (   CLK, WEA_36, AA_i, DA_36),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_36),
                _write{,,}     (   CLKB_i, WEB_36, AB_i, DB_36) );
    )
    intern (QA_37, QB_37) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_37 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_37),
                _write{,,}     (   CLK, WEA_37, AA_i, DA_37),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_37),
                _write{,,}     (   CLKB_i, WEB_37, AB_i, DB_37) );
    )
    intern (QA_38, QB_38) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_38 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_38),
                _write{,,}     (   CLK, WEA_38, AA_i, DA_38),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_38),
                _write{,,}     (   CLKB_i, WEB_38, AB_i, DB_38) );
    )
    intern (QA_39, QB_39) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_39 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_39),
                _write{,,}     (   CLK, WEA_39, AA_i, DA_39),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_39),
                _write{,,}     (   CLKB_i, WEB_39, AB_i, DB_39) );
    )
    intern (QA_40, QB_40) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_40 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_40),
                _write{,,}     (   CLK, WEA_40, AA_i, DA_40),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_40),
                _write{,,}     (   CLKB_i, WEB_40, AB_i, DB_40) );
    )
    intern (QA_41, QB_41) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_41 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_41),
                _write{,,}     (   CLK, WEA_41, AA_i, DA_41),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_41),
                _write{,,}     (   CLKB_i, WEB_41, AB_i, DB_41) );
    )
    intern (QA_42, QB_42) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_42 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_42),
                _write{,,}     (   CLK, WEA_42, AA_i, DA_42),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_42),
                _write{,,}     (   CLKB_i, WEB_42, AB_i, DB_42) );
    )
    intern (QA_43, QB_43) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_43 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_43),
                _write{,,}     (   CLK, WEA_43, AA_i, DA_43),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_43),
                _write{,,}     (   CLKB_i, WEB_43, AB_i, DB_43) );
    )
    intern (QA_44, QB_44) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_44 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_44),
                _write{,,}     (   CLK, WEA_44, AA_i, DA_44),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_44),
                _write{,,}     (   CLKB_i, WEB_44, AB_i, DB_44) );
    )
    intern (QA_45, QB_45) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_45 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_45),
                _write{,,}     (   CLK, WEA_45, AA_i, DA_45),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_45),
                _write{,,}     (   CLKB_i, WEB_45, AB_i, DB_45) );
    )
    intern (QA_46, QB_46) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_46 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_46),
                _write{,,}     (   CLK, WEA_46, AA_i, DA_46),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_46),
                _write{,,}     (   CLKB_i, WEB_46, AB_i, DB_46) );
    )
    intern (QA_47, QB_47) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_47 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_47),
                _write{,,}     (   CLK, WEA_47, AA_i, DA_47),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_47),
                _write{,,}     (   CLKB_i, WEB_47, AB_i, DB_47) );
    )
    intern (QA_48, QB_48) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_48 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_48),
                _write{,,}     (   CLK, WEA_48, AA_i, DA_48),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_48),
                _write{,,}     (   CLKB_i, WEB_48, AB_i, DB_48) );
    )
    intern (QA_49, QB_49) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_49 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_49),
                _write{,,}     (   CLK, WEA_49, AA_i, DA_49),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_49),
                _write{,,}     (   CLKB_i, WEB_49, AB_i, DB_49) );
    )
    intern (QA_50, QB_50) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_50 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_50),
                _write{,,}     (   CLK, WEA_50, AA_i, DA_50),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_50),
                _write{,,}     (   CLKB_i, WEB_50, AB_i, DB_50) );
    )
    intern (QA_51, QB_51) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_51 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_51),
                _write{,,}     (   CLK, WEA_51, AA_i, DA_51),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_51),
                _write{,,}     (   CLKB_i, WEB_51, AB_i, DB_51) );
    )
    intern (QA_52, QB_52) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_52 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_52),
                _write{,,}     (   CLK, WEA_52, AA_i, DA_52),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_52),
                _write{,,}     (   CLKB_i, WEB_52, AB_i, DB_52) );
    )
    intern (QA_53, QB_53) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_53 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_53),
                _write{,,}     (   CLK, WEA_53, AA_i, DA_53),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_53),
                _write{,,}     (   CLKB_i, WEB_53, AB_i, DB_53) );
    )
    intern (QA_54, QB_54) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_54 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_54),
                _write{,,}     (   CLK, WEA_54, AA_i, DA_54),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_54),
                _write{,,}     (   CLKB_i, WEB_54, AB_i, DB_54) );
    )
    intern (QA_55, QB_55) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_55 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_55),
                _write{,,}     (   CLK, WEA_55, AA_i, DA_55),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_55),
                _write{,,}     (   CLKB_i, WEB_55, AB_i, DB_55) );
    )
    intern (QA_56, QB_56) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_56 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_56),
                _write{,,}     (   CLK, WEA_56, AA_i, DA_56),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_56),
                _write{,,}     (   CLKB_i, WEB_56, AB_i, DB_56) );
    )
    intern (QA_57, QB_57) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_57 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_57),
                _write{,,}     (   CLK, WEA_57, AA_i, DA_57),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_57),
                _write{,,}     (   CLKB_i, WEB_57, AB_i, DB_57) );
    )
    intern (QA_58, QB_58) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_58 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_58),
                _write{,,}     (   CLK, WEA_58, AA_i, DA_58),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_58),
                _write{,,}     (   CLKB_i, WEB_58, AB_i, DB_58) );
    )
    intern (QA_59, QB_59) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_59 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_59),
                _write{,,}     (   CLK, WEA_59, AA_i, DA_59),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_59),
                _write{,,}     (   CLKB_i, WEB_59, AB_i, DB_59) );
    )
    intern (QA_60, QB_60) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_60 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_60),
                _write{,,}     (   CLK, WEA_60, AA_i, DA_60),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_60),
                _write{,,}     (   CLKB_i, WEB_60, AB_i, DB_60) );
    )
    intern (QA_61, QB_61) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_61 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_61),
                _write{,,}     (   CLK, WEA_61, AA_i, DA_61),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_61),
                _write{,,}     (   CLKB_i, WEB_61, AB_i, DB_61) );
    )
    intern (QA_62, QB_62) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_62 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_62),
                _write{,,}     (   CLK, WEA_62, AA_i, DA_62),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_62),
                _write{,,}     (   CLKB_i, WEB_62, AB_i, DB_62) );
    )
    intern (QA_63, QB_63) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_63 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_63),
                _write{,,}     (   CLK, WEA_63, AA_i, DA_63),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_63),
                _write{,,}     (   CLKB_i, WEB_63, AB_i, DB_63) );
    )
    intern (QA_64, QB_64) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_64 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_64),
                _write{,,}     (   CLK, WEA_64, AA_i, DA_64),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_64),
                _write{,,}     (   CLKB_i, WEB_64, AB_i, DB_64) );
    )
    intern (QA_65, QB_65) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_65 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_65),
                _write{,,}     (   CLK, WEA_65, AA_i, DA_65),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_65),
                _write{,,}     (   CLKB_i, WEB_65, AB_i, DB_65) );
    )
    intern (QA_66, QB_66) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_66 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_66),
                _write{,,}     (   CLK, WEA_66, AA_i, DA_66),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_66),
                _write{,,}     (   CLKB_i, WEB_66, AB_i, DB_66) );
    )
    intern (QA_67, QB_67) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_67 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_67),
                _write{,,}     (   CLK, WEA_67, AA_i, DA_67),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_67),
                _write{,,}     (   CLKB_i, WEB_67, AB_i, DB_67) );
    )
    intern (QA_68, QB_68) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_68 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_68),
                _write{,,}     (   CLK, WEA_68, AA_i, DA_68),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_68),
                _write{,,}     (   CLKB_i, WEB_68, AB_i, DB_68) );
    )
    intern (QA_69, QB_69) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_69 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_69),
                _write{,,}     (   CLK, WEA_69, AA_i, DA_69),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_69),
                _write{,,}     (   CLKB_i, WEB_69, AB_i, DB_69) );
    )
    intern (QA_70, QB_70) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_70 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_70),
                _write{,,}     (   CLK, WEA_70, AA_i, DA_70),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_70),
                _write{,,}     (   CLKB_i, WEB_70, AB_i, DB_70) );
    )
    intern (QA_71, QB_71) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_71 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_71),
                _write{,,}     (   CLK, WEA_71, AA_i, DA_71),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_71),
                _write{,,}     (   CLKB_i, WEB_71, AB_i, DB_71) );
    )
    intern (QA_72, QB_72) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_72 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_72),
                _write{,,}     (   CLK, WEA_72, AA_i, DA_72),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_72),
                _write{,,}     (   CLKB_i, WEB_72, AB_i, DB_72) );
    )
    intern (QA_73, QB_73) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_73 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_73),
                _write{,,}     (   CLK, WEA_73, AA_i, DA_73),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_73),
                _write{,,}     (   CLKB_i, WEB_73, AB_i, DB_73) );
    )
    intern (QA_74, QB_74) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_74 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_74),
                _write{,,}     (   CLK, WEA_74, AA_i, DA_74),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_74),
                _write{,,}     (   CLKB_i, WEB_74, AB_i, DB_74) );
    )
    intern (QA_75, QB_75) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_75 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_75),
                _write{,,}     (   CLK, WEA_75, AA_i, DA_75),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_75),
                _write{,,}     (   CLKB_i, WEB_75, AB_i, DB_75) );
    )
    intern (QA_76, QB_76) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_76 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_76),
                _write{,,}     (   CLK, WEA_76, AA_i, DA_76),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_76),
                _write{,,}     (   CLKB_i, WEB_76, AB_i, DB_76) );
    )
    intern (QA_77, QB_77) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_77 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_77),
                _write{,,}     (   CLK, WEA_77, AA_i, DA_77),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_77),
                _write{,,}     (   CLKB_i, WEB_77, AB_i, DB_77) );
    )
    intern (QA_78, QB_78) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_78 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_78),
                _write{,,}     (   CLK, WEA_78, AA_i, DA_78),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_78),
                _write{,,}     (   CLKB_i, WEB_78, AB_i, DB_78) );
    )
    intern (QA_79, QB_79) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_79 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_79),
                _write{,,}     (   CLK, WEA_79, AA_i, DA_79),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_79),
                _write{,,}     (   CLKB_i, WEB_79, AB_i, DB_79) );
    )
    intern (QA_80, QB_80) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_80 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_80),
                _write{,,}     (   CLK, WEA_80, AA_i, DA_80),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_80),
                _write{,,}     (   CLKB_i, WEB_80, AB_i, DB_80) );
    )
    intern (QA_81, QB_81) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_81 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_81),
                _write{,,}     (   CLK, WEA_81, AA_i, DA_81),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_81),
                _write{,,}     (   CLKB_i, WEB_81, AB_i, DB_81) );
    )
    intern (QA_82, QB_82) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_82 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_82),
                _write{,,}     (   CLK, WEA_82, AA_i, DA_82),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_82),
                _write{,,}     (   CLKB_i, WEB_82, AB_i, DB_82) );
    )
    intern (QA_83, QB_83) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_83 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_83),
                _write{,,}     (   CLK, WEA_83, AA_i, DA_83),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_83),
                _write{,,}     (   CLKB_i, WEB_83, AB_i, DB_83) );
    )
    intern (QA_84, QB_84) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_84 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_84),
                _write{,,}     (   CLK, WEA_84, AA_i, DA_84),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_84),
                _write{,,}     (   CLKB_i, WEB_84, AB_i, DB_84) );
    )
    intern (QA_85, QB_85) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_85 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_85),
                _write{,,}     (   CLK, WEA_85, AA_i, DA_85),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_85),
                _write{,,}     (   CLKB_i, WEB_85, AB_i, DB_85) );
    )
    intern (QA_86, QB_86) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_86 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_86),
                _write{,,}     (   CLK, WEA_86, AA_i, DA_86),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_86),
                _write{,,}     (   CLKB_i, WEB_86, AB_i, DB_86) );
    )
    intern (QA_87, QB_87) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_87 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_87),
                _write{,,}     (   CLK, WEA_87, AA_i, DA_87),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_87),
                _write{,,}     (   CLKB_i, WEB_87, AB_i, DB_87) );
    )
    intern (QA_88, QB_88) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_88 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_88),
                _write{,,}     (   CLK, WEA_88, AA_i, DA_88),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_88),
                _write{,,}     (   CLKB_i, WEB_88, AB_i, DB_88) );
    )
    intern (QA_89, QB_89) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_89 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_89),
                _write{,,}     (   CLK, WEA_89, AA_i, DA_89),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_89),
                _write{,,}     (   CLKB_i, WEB_89, AB_i, DB_89) );
    )
    intern (QA_90, QB_90) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_90 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_90),
                _write{,,}     (   CLK, WEA_90, AA_i, DA_90),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_90),
                _write{,,}     (   CLKB_i, WEB_90, AB_i, DB_90) );
    )
    intern (QA_91, QB_91) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_91 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_91),
                _write{,,}     (   CLK, WEA_91, AA_i, DA_91),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_91),
                _write{,,}     (   CLKB_i, WEB_91, AB_i, DB_91) );
    )
    intern (QA_92, QB_92) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_92 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_92),
                _write{,,}     (   CLK, WEA_92, AA_i, DA_92),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_92),
                _write{,,}     (   CLKB_i, WEB_92, AB_i, DB_92) );
    )
    intern (QA_93, QB_93) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_93 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_93),
                _write{,,}     (   CLK, WEA_93, AA_i, DA_93),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_93),
                _write{,,}     (   CLKB_i, WEB_93, AB_i, DB_93) );
    )
    intern (QA_94, QB_94) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_94 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_94),
                _write{,,}     (   CLK, WEA_94, AA_i, DA_94),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_94),
                _write{,,}     (   CLKB_i, WEB_94, AB_i, DB_94) );
    )
    intern (QA_95, QB_95) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_95 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_95),
                _write{,,}     (   CLK, WEA_95, AA_i, DA_95),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_95),
                _write{,,}     (   CLKB_i, WEB_95, AB_i, DB_95) );
    )
    intern (QA_96, QB_96) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_96 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_96),
                _write{,,}     (   CLK, WEA_96, AA_i, DA_96),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_96),
                _write{,,}     (   CLKB_i, WEB_96, AB_i, DB_96) );
    )
    intern (QA_97, QB_97) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_97 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_97),
                _write{,,}     (   CLK, WEA_97, AA_i, DA_97),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_97),
                _write{,,}     (   CLKB_i, WEB_97, AB_i, DB_97) );
    )
    intern (QA_98, QB_98) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_98 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_98),
                _write{,,}     (   CLK, WEA_98, AA_i, DA_98),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_98),
                _write{,,}     (   CLKB_i, WEB_98, AB_i, DB_98) );
    )
    intern (QA_99, QB_99) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_99 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_99),
                _write{,,}     (   CLK, WEA_99, AA_i, DA_99),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_99),
                _write{,,}     (   CLKB_i, WEB_99, AB_i, DB_99) );
    )
    intern (QA_100, QB_100) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_100 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_100),
                _write{,,}     (   CLK, WEA_100, AA_i, DA_100),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_100),
                _write{,,}     (   CLKB_i, WEB_100, AB_i, DB_100) );
    )
    intern (QA_101, QB_101) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_101 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_101),
                _write{,,}     (   CLK, WEA_101, AA_i, DA_101),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_101),
                _write{,,}     (   CLKB_i, WEB_101, AB_i, DB_101) );
    )
    intern (QA_102, QB_102) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_102 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_102),
                _write{,,}     (   CLK, WEA_102, AA_i, DA_102),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_102),
                _write{,,}     (   CLKB_i, WEB_102, AB_i, DB_102) );
    )
    intern (QA_103, QB_103) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_103 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_103),
                _write{,,}     (   CLK, WEA_103, AA_i, DA_103),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_103),
                _write{,,}     (   CLKB_i, WEB_103, AB_i, DB_103) );
    )
    intern (QA_104, QB_104) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_104 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_104),
                _write{,,}     (   CLK, WEA_104, AA_i, DA_104),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_104),
                _write{,,}     (   CLKB_i, WEB_104, AB_i, DB_104) );
    )
    intern (QA_105, QB_105) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_105 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_105),
                _write{,,}     (   CLK, WEA_105, AA_i, DA_105),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_105),
                _write{,,}     (   CLKB_i, WEB_105, AB_i, DB_105) );
    )
    intern (QA_106, QB_106) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_106 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_106),
                _write{,,}     (   CLK, WEA_106, AA_i, DA_106),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_106),
                _write{,,}     (   CLKB_i, WEB_106, AB_i, DB_106) );
    )
    intern (QA_107, QB_107) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_107 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_107),
                _write{,,}     (   CLK, WEA_107, AA_i, DA_107),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_107),
                _write{,,}     (   CLKB_i, WEB_107, AB_i, DB_107) );
    )
    intern (QA_108, QB_108) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_108 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_108),
                _write{,,}     (   CLK, WEA_108, AA_i, DA_108),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_108),
                _write{,,}     (   CLKB_i, WEB_108, AB_i, DB_108) );
    )
    intern (QA_109, QB_109) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_109 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_109),
                _write{,,}     (   CLK, WEA_109, AA_i, DA_109),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_109),
                _write{,,}     (   CLKB_i, WEB_109, AB_i, DB_109) );
    )
    intern (QA_110, QB_110) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_110 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_110),
                _write{,,}     (   CLK, WEA_110, AA_i, DA_110),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_110),
                _write{,,}     (   CLKB_i, WEB_110, AB_i, DB_110) );
    )
    intern (QA_111, QB_111) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_111 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_111),
                _write{,,}     (   CLK, WEA_111, AA_i, DA_111),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_111),
                _write{,,}     (   CLKB_i, WEB_111, AB_i, DB_111) );
    )
    intern (QA_112, QB_112) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_112 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_112),
                _write{,,}     (   CLK, WEA_112, AA_i, DA_112),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_112),
                _write{,,}     (   CLKB_i, WEB_112, AB_i, DB_112) );
    )
    intern (QA_113, QB_113) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_113 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_113),
                _write{,,}     (   CLK, WEA_113, AA_i, DA_113),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_113),
                _write{,,}     (   CLKB_i, WEB_113, AB_i, DB_113) );
    )
    intern (QA_114, QB_114) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_114 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_114),
                _write{,,}     (   CLK, WEA_114, AA_i, DA_114),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_114),
                _write{,,}     (   CLKB_i, WEB_114, AB_i, DB_114) );
    )
    intern (QA_115, QB_115) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_115 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_115),
                _write{,,}     (   CLK, WEA_115, AA_i, DA_115),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_115),
                _write{,,}     (   CLKB_i, WEB_115, AB_i, DB_115) );
    )
    intern (QA_116, QB_116) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_116 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_116),
                _write{,,}     (   CLK, WEA_116, AA_i, DA_116),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_116),
                _write{,,}     (   CLKB_i, WEB_116, AB_i, DB_116) );
    )
    intern (QA_117, QB_117) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_117 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_117),
                _write{,,}     (   CLK, WEA_117, AA_i, DA_117),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_117),
                _write{,,}     (   CLKB_i, WEB_117, AB_i, DB_117) );
    )
    intern (QA_118, QB_118) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_118 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_118),
                _write{,,}     (   CLK, WEA_118, AA_i, DA_118),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_118),
                _write{,,}     (   CLKB_i, WEB_118, AB_i, DB_118) );
    )
    intern (QA_119, QB_119) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_119 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_119),
                _write{,,}     (   CLK, WEA_119, AA_i, DA_119),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_119),
                _write{,,}     (   CLKB_i, WEB_119, AB_i, DB_119) );
    )
    intern (QA_120, QB_120) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_120 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_120),
                _write{,,}     (   CLK, WEA_120, AA_i, DA_120),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_120),
                _write{,,}     (   CLKB_i, WEB_120, AB_i, DB_120) );
    )
    intern (QA_121, QB_121) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_121 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_121),
                _write{,,}     (   CLK, WEA_121, AA_i, DA_121),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_121),
                _write{,,}     (   CLKB_i, WEB_121, AB_i, DB_121) );
    )
    intern (QA_122, QB_122) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_122 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_122),
                _write{,,}     (   CLK, WEA_122, AA_i, DA_122),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_122),
                _write{,,}     (   CLKB_i, WEB_122, AB_i, DB_122) );
    )
    intern (QA_123, QB_123) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_123 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_123),
                _write{,,}     (   CLK, WEA_123, AA_i, DA_123),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_123),
                _write{,,}     (   CLKB_i, WEB_123, AB_i, DB_123) );
    )
    intern (QA_124, QB_124) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_124 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_124),
                _write{,,}     (   CLK, WEA_124, AA_i, DA_124),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_124),
                _write{,,}     (   CLKB_i, WEB_124, AB_i, DB_124) );
    )
    intern (QA_125, QB_125) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_125 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_125),
                _write{,,}     (   CLK, WEA_125, AA_i, DA_125),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_125),
                _write{,,}     (   CLKB_i, WEB_125, AB_i, DB_125) );
    )
    intern (QA_126, QB_126) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_126 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_126),
                _write{,,}     (   CLK, WEA_126, AA_i, DA_126),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_126),
                _write{,,}     (   CLKB_i, WEB_126, AB_i, DB_126) );
    )
    intern (QA_127, QB_127) (
        data_size = 1;
        address_size = 9;
        min_address = 0;
        max_address = 511;
        edge_trigger = rw;

        primitive = _cram 2_port_cram_127 ( , ,
	//  port 1
                _read {,h,h,h} ( , CLK, CEA_i, AA_i, QA_127),
                _write{,,}     (   CLK, WEA_127, AA_i, DA_127),
	//  port 2
                _read {,h,h,h} ( , CLKB_i, CEB_i, AB_i, QB_127),
                _write{,,}     (   CLKB_i, WEB_127, AB_i, DB_127) );
    )

    intern (QA_int) (
        array = 127:0;
        primitive = _buf ( QA_0, QA_int[0] );
        primitive = _buf ( QA_1, QA_int[1] );
        primitive = _buf ( QA_2, QA_int[2] );
        primitive = _buf ( QA_3, QA_int[3] );
        primitive = _buf ( QA_4, QA_int[4] );
        primitive = _buf ( QA_5, QA_int[5] );
        primitive = _buf ( QA_6, QA_int[6] );
        primitive = _buf ( QA_7, QA_int[7] );
        primitive = _buf ( QA_8, QA_int[8] );
        primitive = _buf ( QA_9, QA_int[9] );
        primitive = _buf ( QA_10, QA_int[10] );
        primitive = _buf ( QA_11, QA_int[11] );
        primitive = _buf ( QA_12, QA_int[12] );
        primitive = _buf ( QA_13, QA_int[13] );
        primitive = _buf ( QA_14, QA_int[14] );
        primitive = _buf ( QA_15, QA_int[15] );
        primitive = _buf ( QA_16, QA_int[16] );
        primitive = _buf ( QA_17, QA_int[17] );
        primitive = _buf ( QA_18, QA_int[18] );
        primitive = _buf ( QA_19, QA_int[19] );
        primitive = _buf ( QA_20, QA_int[20] );
        primitive = _buf ( QA_21, QA_int[21] );
        primitive = _buf ( QA_22, QA_int[22] );
        primitive = _buf ( QA_23, QA_int[23] );
        primitive = _buf ( QA_24, QA_int[24] );
        primitive = _buf ( QA_25, QA_int[25] );
        primitive = _buf ( QA_26, QA_int[26] );
        primitive = _buf ( QA_27, QA_int[27] );
        primitive = _buf ( QA_28, QA_int[28] );
        primitive = _buf ( QA_29, QA_int[29] );
        primitive = _buf ( QA_30, QA_int[30] );
        primitive = _buf ( QA_31, QA_int[31] );
        primitive = _buf ( QA_32, QA_int[32] );
        primitive = _buf ( QA_33, QA_int[33] );
        primitive = _buf ( QA_34, QA_int[34] );
        primitive = _buf ( QA_35, QA_int[35] );
        primitive = _buf ( QA_36, QA_int[36] );
        primitive = _buf ( QA_37, QA_int[37] );
        primitive = _buf ( QA_38, QA_int[38] );
        primitive = _buf ( QA_39, QA_int[39] );
        primitive = _buf ( QA_40, QA_int[40] );
        primitive = _buf ( QA_41, QA_int[41] );
        primitive = _buf ( QA_42, QA_int[42] );
        primitive = _buf ( QA_43, QA_int[43] );
        primitive = _buf ( QA_44, QA_int[44] );
        primitive = _buf ( QA_45, QA_int[45] );
        primitive = _buf ( QA_46, QA_int[46] );
        primitive = _buf ( QA_47, QA_int[47] );
        primitive = _buf ( QA_48, QA_int[48] );
        primitive = _buf ( QA_49, QA_int[49] );
        primitive = _buf ( QA_50, QA_int[50] );
        primitive = _buf ( QA_51, QA_int[51] );
        primitive = _buf ( QA_52, QA_int[52] );
        primitive = _buf ( QA_53, QA_int[53] );
        primitive = _buf ( QA_54, QA_int[54] );
        primitive = _buf ( QA_55, QA_int[55] );
        primitive = _buf ( QA_56, QA_int[56] );
        primitive = _buf ( QA_57, QA_int[57] );
        primitive = _buf ( QA_58, QA_int[58] );
        primitive = _buf ( QA_59, QA_int[59] );
        primitive = _buf ( QA_60, QA_int[60] );
        primitive = _buf ( QA_61, QA_int[61] );
        primitive = _buf ( QA_62, QA_int[62] );
        primitive = _buf ( QA_63, QA_int[63] );
        primitive = _buf ( QA_64, QA_int[64] );
        primitive = _buf ( QA_65, QA_int[65] );
        primitive = _buf ( QA_66, QA_int[66] );
        primitive = _buf ( QA_67, QA_int[67] );
        primitive = _buf ( QA_68, QA_int[68] );
        primitive = _buf ( QA_69, QA_int[69] );
        primitive = _buf ( QA_70, QA_int[70] );
        primitive = _buf ( QA_71, QA_int[71] );
        primitive = _buf ( QA_72, QA_int[72] );
        primitive = _buf ( QA_73, QA_int[73] );
        primitive = _buf ( QA_74, QA_int[74] );
        primitive = _buf ( QA_75, QA_int[75] );
        primitive = _buf ( QA_76, QA_int[76] );
        primitive = _buf ( QA_77, QA_int[77] );
        primitive = _buf ( QA_78, QA_int[78] );
        primitive = _buf ( QA_79, QA_int[79] );
        primitive = _buf ( QA_80, QA_int[80] );
        primitive = _buf ( QA_81, QA_int[81] );
        primitive = _buf ( QA_82, QA_int[82] );
        primitive = _buf ( QA_83, QA_int[83] );
        primitive = _buf ( QA_84, QA_int[84] );
        primitive = _buf ( QA_85, QA_int[85] );
        primitive = _buf ( QA_86, QA_int[86] );
        primitive = _buf ( QA_87, QA_int[87] );
        primitive = _buf ( QA_88, QA_int[88] );
        primitive = _buf ( QA_89, QA_int[89] );
        primitive = _buf ( QA_90, QA_int[90] );
        primitive = _buf ( QA_91, QA_int[91] );
        primitive = _buf ( QA_92, QA_int[92] );
        primitive = _buf ( QA_93, QA_int[93] );
        primitive = _buf ( QA_94, QA_int[94] );
        primitive = _buf ( QA_95, QA_int[95] );
        primitive = _buf ( QA_96, QA_int[96] );
        primitive = _buf ( QA_97, QA_int[97] );
        primitive = _buf ( QA_98, QA_int[98] );
        primitive = _buf ( QA_99, QA_int[99] );
        primitive = _buf ( QA_100, QA_int[100] );
        primitive = _buf ( QA_101, QA_int[101] );
        primitive = _buf ( QA_102, QA_int[102] );
        primitive = _buf ( QA_103, QA_int[103] );
        primitive = _buf ( QA_104, QA_int[104] );
        primitive = _buf ( QA_105, QA_int[105] );
        primitive = _buf ( QA_106, QA_int[106] );
        primitive = _buf ( QA_107, QA_int[107] );
        primitive = _buf ( QA_108, QA_int[108] );
        primitive = _buf ( QA_109, QA_int[109] );
        primitive = _buf ( QA_110, QA_int[110] );
        primitive = _buf ( QA_111, QA_int[111] );
        primitive = _buf ( QA_112, QA_int[112] );
        primitive = _buf ( QA_113, QA_int[113] );
        primitive = _buf ( QA_114, QA_int[114] );
        primitive = _buf ( QA_115, QA_int[115] );
        primitive = _buf ( QA_116, QA_int[116] );
        primitive = _buf ( QA_117, QA_int[117] );
        primitive = _buf ( QA_118, QA_int[118] );
        primitive = _buf ( QA_119, QA_int[119] );
        primitive = _buf ( QA_120, QA_int[120] );
        primitive = _buf ( QA_121, QA_int[121] );
        primitive = _buf ( QA_122, QA_int[122] );
        primitive = _buf ( QA_123, QA_int[123] );
        primitive = _buf ( QA_124, QA_int[124] );
        primitive = _buf ( QA_125, QA_int[125] );
        primitive = _buf ( QA_126, QA_int[126] );
        primitive = _buf ( QA_127, QA_int[127] );
    )
    intern (QB_int) (
        array = 127:0;
        primitive = _buf ( QB_0, QB_int[0] );
        primitive = _buf ( QB_1, QB_int[1] );
        primitive = _buf ( QB_2, QB_int[2] );
        primitive = _buf ( QB_3, QB_int[3] );
        primitive = _buf ( QB_4, QB_int[4] );
        primitive = _buf ( QB_5, QB_int[5] );
        primitive = _buf ( QB_6, QB_int[6] );
        primitive = _buf ( QB_7, QB_int[7] );
        primitive = _buf ( QB_8, QB_int[8] );
        primitive = _buf ( QB_9, QB_int[9] );
        primitive = _buf ( QB_10, QB_int[10] );
        primitive = _buf ( QB_11, QB_int[11] );
        primitive = _buf ( QB_12, QB_int[12] );
        primitive = _buf ( QB_13, QB_int[13] );
        primitive = _buf ( QB_14, QB_int[14] );
        primitive = _buf ( QB_15, QB_int[15] );
        primitive = _buf ( QB_16, QB_int[16] );
        primitive = _buf ( QB_17, QB_int[17] );
        primitive = _buf ( QB_18, QB_int[18] );
        primitive = _buf ( QB_19, QB_int[19] );
        primitive = _buf ( QB_20, QB_int[20] );
        primitive = _buf ( QB_21, QB_int[21] );
        primitive = _buf ( QB_22, QB_int[22] );
        primitive = _buf ( QB_23, QB_int[23] );
        primitive = _buf ( QB_24, QB_int[24] );
        primitive = _buf ( QB_25, QB_int[25] );
        primitive = _buf ( QB_26, QB_int[26] );
        primitive = _buf ( QB_27, QB_int[27] );
        primitive = _buf ( QB_28, QB_int[28] );
        primitive = _buf ( QB_29, QB_int[29] );
        primitive = _buf ( QB_30, QB_int[30] );
        primitive = _buf ( QB_31, QB_int[31] );
        primitive = _buf ( QB_32, QB_int[32] );
        primitive = _buf ( QB_33, QB_int[33] );
        primitive = _buf ( QB_34, QB_int[34] );
        primitive = _buf ( QB_35, QB_int[35] );
        primitive = _buf ( QB_36, QB_int[36] );
        primitive = _buf ( QB_37, QB_int[37] );
        primitive = _buf ( QB_38, QB_int[38] );
        primitive = _buf ( QB_39, QB_int[39] );
        primitive = _buf ( QB_40, QB_int[40] );
        primitive = _buf ( QB_41, QB_int[41] );
        primitive = _buf ( QB_42, QB_int[42] );
        primitive = _buf ( QB_43, QB_int[43] );
        primitive = _buf ( QB_44, QB_int[44] );
        primitive = _buf ( QB_45, QB_int[45] );
        primitive = _buf ( QB_46, QB_int[46] );
        primitive = _buf ( QB_47, QB_int[47] );
        primitive = _buf ( QB_48, QB_int[48] );
        primitive = _buf ( QB_49, QB_int[49] );
        primitive = _buf ( QB_50, QB_int[50] );
        primitive = _buf ( QB_51, QB_int[51] );
        primitive = _buf ( QB_52, QB_int[52] );
        primitive = _buf ( QB_53, QB_int[53] );
        primitive = _buf ( QB_54, QB_int[54] );
        primitive = _buf ( QB_55, QB_int[55] );
        primitive = _buf ( QB_56, QB_int[56] );
        primitive = _buf ( QB_57, QB_int[57] );
        primitive = _buf ( QB_58, QB_int[58] );
        primitive = _buf ( QB_59, QB_int[59] );
        primitive = _buf ( QB_60, QB_int[60] );
        primitive = _buf ( QB_61, QB_int[61] );
        primitive = _buf ( QB_62, QB_int[62] );
        primitive = _buf ( QB_63, QB_int[63] );
        primitive = _buf ( QB_64, QB_int[64] );
        primitive = _buf ( QB_65, QB_int[65] );
        primitive = _buf ( QB_66, QB_int[66] );
        primitive = _buf ( QB_67, QB_int[67] );
        primitive = _buf ( QB_68, QB_int[68] );
        primitive = _buf ( QB_69, QB_int[69] );
        primitive = _buf ( QB_70, QB_int[70] );
        primitive = _buf ( QB_71, QB_int[71] );
        primitive = _buf ( QB_72, QB_int[72] );
        primitive = _buf ( QB_73, QB_int[73] );
        primitive = _buf ( QB_74, QB_int[74] );
        primitive = _buf ( QB_75, QB_int[75] );
        primitive = _buf ( QB_76, QB_int[76] );
        primitive = _buf ( QB_77, QB_int[77] );
        primitive = _buf ( QB_78, QB_int[78] );
        primitive = _buf ( QB_79, QB_int[79] );
        primitive = _buf ( QB_80, QB_int[80] );
        primitive = _buf ( QB_81, QB_int[81] );
        primitive = _buf ( QB_82, QB_int[82] );
        primitive = _buf ( QB_83, QB_int[83] );
        primitive = _buf ( QB_84, QB_int[84] );
        primitive = _buf ( QB_85, QB_int[85] );
        primitive = _buf ( QB_86, QB_int[86] );
        primitive = _buf ( QB_87, QB_int[87] );
        primitive = _buf ( QB_88, QB_int[88] );
        primitive = _buf ( QB_89, QB_int[89] );
        primitive = _buf ( QB_90, QB_int[90] );
        primitive = _buf ( QB_91, QB_int[91] );
        primitive = _buf ( QB_92, QB_int[92] );
        primitive = _buf ( QB_93, QB_int[93] );
        primitive = _buf ( QB_94, QB_int[94] );
        primitive = _buf ( QB_95, QB_int[95] );
        primitive = _buf ( QB_96, QB_int[96] );
        primitive = _buf ( QB_97, QB_int[97] );
        primitive = _buf ( QB_98, QB_int[98] );
        primitive = _buf ( QB_99, QB_int[99] );
        primitive = _buf ( QB_100, QB_int[100] );
        primitive = _buf ( QB_101, QB_int[101] );
        primitive = _buf ( QB_102, QB_int[102] );
        primitive = _buf ( QB_103, QB_int[103] );
        primitive = _buf ( QB_104, QB_int[104] );
        primitive = _buf ( QB_105, QB_int[105] );
        primitive = _buf ( QB_106, QB_int[106] );
        primitive = _buf ( QB_107, QB_int[107] );
        primitive = _buf ( QB_108, QB_int[108] );
        primitive = _buf ( QB_109, QB_int[109] );
        primitive = _buf ( QB_110, QB_int[110] );
        primitive = _buf ( QB_111, QB_int[111] );
        primitive = _buf ( QB_112, QB_int[112] );
        primitive = _buf ( QB_113, QB_int[113] );
        primitive = _buf ( QB_114, QB_int[114] );
        primitive = _buf ( QB_115, QB_int[115] );
        primitive = _buf ( QB_116, QB_int[116] );
        primitive = _buf ( QB_117, QB_int[117] );
        primitive = _buf ( QB_118, QB_int[118] );
        primitive = _buf ( QB_119, QB_int[119] );
        primitive = _buf ( QB_120, QB_int[120] );
        primitive = _buf ( QB_121, QB_int[121] );
        primitive = _buf ( QB_122, QB_int[122] );
        primitive = _buf ( QB_123, QB_int[123] );
        primitive = _buf ( QB_124, QB_int[124] );
        primitive = _buf ( QB_125, QB_int[125] );
        primitive = _buf ( QB_126, QB_int[126] );
        primitive = _buf ( QB_127, QB_int[127] );
    )

    output (QA) (
      array = 127:0;
	primitive = _mux(Q_tiex, QA_int[0], bist_x, QA[0]);
	primitive = _mux(Q_tiex, QA_int[1], bist_x, QA[1]);
	primitive = _mux(Q_tiex, QA_int[2], bist_x, QA[2]);
	primitive = _mux(Q_tiex, QA_int[3], bist_x, QA[3]);
	primitive = _mux(Q_tiex, QA_int[4], bist_x, QA[4]);
	primitive = _mux(Q_tiex, QA_int[5], bist_x, QA[5]);
	primitive = _mux(Q_tiex, QA_int[6], bist_x, QA[6]);
	primitive = _mux(Q_tiex, QA_int[7], bist_x, QA[7]);
	primitive = _mux(Q_tiex, QA_int[8], bist_x, QA[8]);
	primitive = _mux(Q_tiex, QA_int[9], bist_x, QA[9]);
	primitive = _mux(Q_tiex, QA_int[10], bist_x, QA[10]);
	primitive = _mux(Q_tiex, QA_int[11], bist_x, QA[11]);
	primitive = _mux(Q_tiex, QA_int[12], bist_x, QA[12]);
	primitive = _mux(Q_tiex, QA_int[13], bist_x, QA[13]);
	primitive = _mux(Q_tiex, QA_int[14], bist_x, QA[14]);
	primitive = _mux(Q_tiex, QA_int[15], bist_x, QA[15]);
	primitive = _mux(Q_tiex, QA_int[16], bist_x, QA[16]);
	primitive = _mux(Q_tiex, QA_int[17], bist_x, QA[17]);
	primitive = _mux(Q_tiex, QA_int[18], bist_x, QA[18]);
	primitive = _mux(Q_tiex, QA_int[19], bist_x, QA[19]);
	primitive = _mux(Q_tiex, QA_int[20], bist_x, QA[20]);
	primitive = _mux(Q_tiex, QA_int[21], bist_x, QA[21]);
	primitive = _mux(Q_tiex, QA_int[22], bist_x, QA[22]);
	primitive = _mux(Q_tiex, QA_int[23], bist_x, QA[23]);
	primitive = _mux(Q_tiex, QA_int[24], bist_x, QA[24]);
	primitive = _mux(Q_tiex, QA_int[25], bist_x, QA[25]);
	primitive = _mux(Q_tiex, QA_int[26], bist_x, QA[26]);
	primitive = _mux(Q_tiex, QA_int[27], bist_x, QA[27]);
	primitive = _mux(Q_tiex, QA_int[28], bist_x, QA[28]);
	primitive = _mux(Q_tiex, QA_int[29], bist_x, QA[29]);
	primitive = _mux(Q_tiex, QA_int[30], bist_x, QA[30]);
	primitive = _mux(Q_tiex, QA_int[31], bist_x, QA[31]);
	primitive = _mux(Q_tiex, QA_int[32], bist_x, QA[32]);
	primitive = _mux(Q_tiex, QA_int[33], bist_x, QA[33]);
	primitive = _mux(Q_tiex, QA_int[34], bist_x, QA[34]);
	primitive = _mux(Q_tiex, QA_int[35], bist_x, QA[35]);
	primitive = _mux(Q_tiex, QA_int[36], bist_x, QA[36]);
	primitive = _mux(Q_tiex, QA_int[37], bist_x, QA[37]);
	primitive = _mux(Q_tiex, QA_int[38], bist_x, QA[38]);
	primitive = _mux(Q_tiex, QA_int[39], bist_x, QA[39]);
	primitive = _mux(Q_tiex, QA_int[40], bist_x, QA[40]);
	primitive = _mux(Q_tiex, QA_int[41], bist_x, QA[41]);
	primitive = _mux(Q_tiex, QA_int[42], bist_x, QA[42]);
	primitive = _mux(Q_tiex, QA_int[43], bist_x, QA[43]);
	primitive = _mux(Q_tiex, QA_int[44], bist_x, QA[44]);
	primitive = _mux(Q_tiex, QA_int[45], bist_x, QA[45]);
	primitive = _mux(Q_tiex, QA_int[46], bist_x, QA[46]);
	primitive = _mux(Q_tiex, QA_int[47], bist_x, QA[47]);
	primitive = _mux(Q_tiex, QA_int[48], bist_x, QA[48]);
	primitive = _mux(Q_tiex, QA_int[49], bist_x, QA[49]);
	primitive = _mux(Q_tiex, QA_int[50], bist_x, QA[50]);
	primitive = _mux(Q_tiex, QA_int[51], bist_x, QA[51]);
	primitive = _mux(Q_tiex, QA_int[52], bist_x, QA[52]);
	primitive = _mux(Q_tiex, QA_int[53], bist_x, QA[53]);
	primitive = _mux(Q_tiex, QA_int[54], bist_x, QA[54]);
	primitive = _mux(Q_tiex, QA_int[55], bist_x, QA[55]);
	primitive = _mux(Q_tiex, QA_int[56], bist_x, QA[56]);
	primitive = _mux(Q_tiex, QA_int[57], bist_x, QA[57]);
	primitive = _mux(Q_tiex, QA_int[58], bist_x, QA[58]);
	primitive = _mux(Q_tiex, QA_int[59], bist_x, QA[59]);
	primitive = _mux(Q_tiex, QA_int[60], bist_x, QA[60]);
	primitive = _mux(Q_tiex, QA_int[61], bist_x, QA[61]);
	primitive = _mux(Q_tiex, QA_int[62], bist_x, QA[62]);
	primitive = _mux(Q_tiex, QA_int[63], bist_x, QA[63]);
	primitive = _mux(Q_tiex, QA_int[64], bist_x, QA[64]);
	primitive = _mux(Q_tiex, QA_int[65], bist_x, QA[65]);
	primitive = _mux(Q_tiex, QA_int[66], bist_x, QA[66]);
	primitive = _mux(Q_tiex, QA_int[67], bist_x, QA[67]);
	primitive = _mux(Q_tiex, QA_int[68], bist_x, QA[68]);
	primitive = _mux(Q_tiex, QA_int[69], bist_x, QA[69]);
	primitive = _mux(Q_tiex, QA_int[70], bist_x, QA[70]);
	primitive = _mux(Q_tiex, QA_int[71], bist_x, QA[71]);
	primitive = _mux(Q_tiex, QA_int[72], bist_x, QA[72]);
	primitive = _mux(Q_tiex, QA_int[73], bist_x, QA[73]);
	primitive = _mux(Q_tiex, QA_int[74], bist_x, QA[74]);
	primitive = _mux(Q_tiex, QA_int[75], bist_x, QA[75]);
	primitive = _mux(Q_tiex, QA_int[76], bist_x, QA[76]);
	primitive = _mux(Q_tiex, QA_int[77], bist_x, QA[77]);
	primitive = _mux(Q_tiex, QA_int[78], bist_x, QA[78]);
	primitive = _mux(Q_tiex, QA_int[79], bist_x, QA[79]);
	primitive = _mux(Q_tiex, QA_int[80], bist_x, QA[80]);
	primitive = _mux(Q_tiex, QA_int[81], bist_x, QA[81]);
	primitive = _mux(Q_tiex, QA_int[82], bist_x, QA[82]);
	primitive = _mux(Q_tiex, QA_int[83], bist_x, QA[83]);
	primitive = _mux(Q_tiex, QA_int[84], bist_x, QA[84]);
	primitive = _mux(Q_tiex, QA_int[85], bist_x, QA[85]);
	primitive = _mux(Q_tiex, QA_int[86], bist_x, QA[86]);
	primitive = _mux(Q_tiex, QA_int[87], bist_x, QA[87]);
	primitive = _mux(Q_tiex, QA_int[88], bist_x, QA[88]);
	primitive = _mux(Q_tiex, QA_int[89], bist_x, QA[89]);
	primitive = _mux(Q_tiex, QA_int[90], bist_x, QA[90]);
	primitive = _mux(Q_tiex, QA_int[91], bist_x, QA[91]);
	primitive = _mux(Q_tiex, QA_int[92], bist_x, QA[92]);
	primitive = _mux(Q_tiex, QA_int[93], bist_x, QA[93]);
	primitive = _mux(Q_tiex, QA_int[94], bist_x, QA[94]);
	primitive = _mux(Q_tiex, QA_int[95], bist_x, QA[95]);
	primitive = _mux(Q_tiex, QA_int[96], bist_x, QA[96]);
	primitive = _mux(Q_tiex, QA_int[97], bist_x, QA[97]);
	primitive = _mux(Q_tiex, QA_int[98], bist_x, QA[98]);
	primitive = _mux(Q_tiex, QA_int[99], bist_x, QA[99]);
	primitive = _mux(Q_tiex, QA_int[100], bist_x, QA[100]);
	primitive = _mux(Q_tiex, QA_int[101], bist_x, QA[101]);
	primitive = _mux(Q_tiex, QA_int[102], bist_x, QA[102]);
	primitive = _mux(Q_tiex, QA_int[103], bist_x, QA[103]);
	primitive = _mux(Q_tiex, QA_int[104], bist_x, QA[104]);
	primitive = _mux(Q_tiex, QA_int[105], bist_x, QA[105]);
	primitive = _mux(Q_tiex, QA_int[106], bist_x, QA[106]);
	primitive = _mux(Q_tiex, QA_int[107], bist_x, QA[107]);
	primitive = _mux(Q_tiex, QA_int[108], bist_x, QA[108]);
	primitive = _mux(Q_tiex, QA_int[109], bist_x, QA[109]);
	primitive = _mux(Q_tiex, QA_int[110], bist_x, QA[110]);
	primitive = _mux(Q_tiex, QA_int[111], bist_x, QA[111]);
	primitive = _mux(Q_tiex, QA_int[112], bist_x, QA[112]);
	primitive = _mux(Q_tiex, QA_int[113], bist_x, QA[113]);
	primitive = _mux(Q_tiex, QA_int[114], bist_x, QA[114]);
	primitive = _mux(Q_tiex, QA_int[115], bist_x, QA[115]);
	primitive = _mux(Q_tiex, QA_int[116], bist_x, QA[116]);
	primitive = _mux(Q_tiex, QA_int[117], bist_x, QA[117]);
	primitive = _mux(Q_tiex, QA_int[118], bist_x, QA[118]);
	primitive = _mux(Q_tiex, QA_int[119], bist_x, QA[119]);
	primitive = _mux(Q_tiex, QA_int[120], bist_x, QA[120]);
	primitive = _mux(Q_tiex, QA_int[121], bist_x, QA[121]);
	primitive = _mux(Q_tiex, QA_int[122], bist_x, QA[122]);
	primitive = _mux(Q_tiex, QA_int[123], bist_x, QA[123]);
	primitive = _mux(Q_tiex, QA_int[124], bist_x, QA[124]);
	primitive = _mux(Q_tiex, QA_int[125], bist_x, QA[125]);
	primitive = _mux(Q_tiex, QA_int[126], bist_x, QA[126]);
	primitive = _mux(Q_tiex, QA_int[127], bist_x, QA[127]);
    )
    output (QB) (
      array = 127:0;
	primitive = _mux(Q_tiex, QB_int[0], bist_x, QB[0]);
	primitive = _mux(Q_tiex, QB_int[1], bist_x, QB[1]);
	primitive = _mux(Q_tiex, QB_int[2], bist_x, QB[2]);
	primitive = _mux(Q_tiex, QB_int[3], bist_x, QB[3]);
	primitive = _mux(Q_tiex, QB_int[4], bist_x, QB[4]);
	primitive = _mux(Q_tiex, QB_int[5], bist_x, QB[5]);
	primitive = _mux(Q_tiex, QB_int[6], bist_x, QB[6]);
	primitive = _mux(Q_tiex, QB_int[7], bist_x, QB[7]);
	primitive = _mux(Q_tiex, QB_int[8], bist_x, QB[8]);
	primitive = _mux(Q_tiex, QB_int[9], bist_x, QB[9]);
	primitive = _mux(Q_tiex, QB_int[10], bist_x, QB[10]);
	primitive = _mux(Q_tiex, QB_int[11], bist_x, QB[11]);
	primitive = _mux(Q_tiex, QB_int[12], bist_x, QB[12]);
	primitive = _mux(Q_tiex, QB_int[13], bist_x, QB[13]);
	primitive = _mux(Q_tiex, QB_int[14], bist_x, QB[14]);
	primitive = _mux(Q_tiex, QB_int[15], bist_x, QB[15]);
	primitive = _mux(Q_tiex, QB_int[16], bist_x, QB[16]);
	primitive = _mux(Q_tiex, QB_int[17], bist_x, QB[17]);
	primitive = _mux(Q_tiex, QB_int[18], bist_x, QB[18]);
	primitive = _mux(Q_tiex, QB_int[19], bist_x, QB[19]);
	primitive = _mux(Q_tiex, QB_int[20], bist_x, QB[20]);
	primitive = _mux(Q_tiex, QB_int[21], bist_x, QB[21]);
	primitive = _mux(Q_tiex, QB_int[22], bist_x, QB[22]);
	primitive = _mux(Q_tiex, QB_int[23], bist_x, QB[23]);
	primitive = _mux(Q_tiex, QB_int[24], bist_x, QB[24]);
	primitive = _mux(Q_tiex, QB_int[25], bist_x, QB[25]);
	primitive = _mux(Q_tiex, QB_int[26], bist_x, QB[26]);
	primitive = _mux(Q_tiex, QB_int[27], bist_x, QB[27]);
	primitive = _mux(Q_tiex, QB_int[28], bist_x, QB[28]);
	primitive = _mux(Q_tiex, QB_int[29], bist_x, QB[29]);
	primitive = _mux(Q_tiex, QB_int[30], bist_x, QB[30]);
	primitive = _mux(Q_tiex, QB_int[31], bist_x, QB[31]);
	primitive = _mux(Q_tiex, QB_int[32], bist_x, QB[32]);
	primitive = _mux(Q_tiex, QB_int[33], bist_x, QB[33]);
	primitive = _mux(Q_tiex, QB_int[34], bist_x, QB[34]);
	primitive = _mux(Q_tiex, QB_int[35], bist_x, QB[35]);
	primitive = _mux(Q_tiex, QB_int[36], bist_x, QB[36]);
	primitive = _mux(Q_tiex, QB_int[37], bist_x, QB[37]);
	primitive = _mux(Q_tiex, QB_int[38], bist_x, QB[38]);
	primitive = _mux(Q_tiex, QB_int[39], bist_x, QB[39]);
	primitive = _mux(Q_tiex, QB_int[40], bist_x, QB[40]);
	primitive = _mux(Q_tiex, QB_int[41], bist_x, QB[41]);
	primitive = _mux(Q_tiex, QB_int[42], bist_x, QB[42]);
	primitive = _mux(Q_tiex, QB_int[43], bist_x, QB[43]);
	primitive = _mux(Q_tiex, QB_int[44], bist_x, QB[44]);
	primitive = _mux(Q_tiex, QB_int[45], bist_x, QB[45]);
	primitive = _mux(Q_tiex, QB_int[46], bist_x, QB[46]);
	primitive = _mux(Q_tiex, QB_int[47], bist_x, QB[47]);
	primitive = _mux(Q_tiex, QB_int[48], bist_x, QB[48]);
	primitive = _mux(Q_tiex, QB_int[49], bist_x, QB[49]);
	primitive = _mux(Q_tiex, QB_int[50], bist_x, QB[50]);
	primitive = _mux(Q_tiex, QB_int[51], bist_x, QB[51]);
	primitive = _mux(Q_tiex, QB_int[52], bist_x, QB[52]);
	primitive = _mux(Q_tiex, QB_int[53], bist_x, QB[53]);
	primitive = _mux(Q_tiex, QB_int[54], bist_x, QB[54]);
	primitive = _mux(Q_tiex, QB_int[55], bist_x, QB[55]);
	primitive = _mux(Q_tiex, QB_int[56], bist_x, QB[56]);
	primitive = _mux(Q_tiex, QB_int[57], bist_x, QB[57]);
	primitive = _mux(Q_tiex, QB_int[58], bist_x, QB[58]);
	primitive = _mux(Q_tiex, QB_int[59], bist_x, QB[59]);
	primitive = _mux(Q_tiex, QB_int[60], bist_x, QB[60]);
	primitive = _mux(Q_tiex, QB_int[61], bist_x, QB[61]);
	primitive = _mux(Q_tiex, QB_int[62], bist_x, QB[62]);
	primitive = _mux(Q_tiex, QB_int[63], bist_x, QB[63]);
	primitive = _mux(Q_tiex, QB_int[64], bist_x, QB[64]);
	primitive = _mux(Q_tiex, QB_int[65], bist_x, QB[65]);
	primitive = _mux(Q_tiex, QB_int[66], bist_x, QB[66]);
	primitive = _mux(Q_tiex, QB_int[67], bist_x, QB[67]);
	primitive = _mux(Q_tiex, QB_int[68], bist_x, QB[68]);
	primitive = _mux(Q_tiex, QB_int[69], bist_x, QB[69]);
	primitive = _mux(Q_tiex, QB_int[70], bist_x, QB[70]);
	primitive = _mux(Q_tiex, QB_int[71], bist_x, QB[71]);
	primitive = _mux(Q_tiex, QB_int[72], bist_x, QB[72]);
	primitive = _mux(Q_tiex, QB_int[73], bist_x, QB[73]);
	primitive = _mux(Q_tiex, QB_int[74], bist_x, QB[74]);
	primitive = _mux(Q_tiex, QB_int[75], bist_x, QB[75]);
	primitive = _mux(Q_tiex, QB_int[76], bist_x, QB[76]);
	primitive = _mux(Q_tiex, QB_int[77], bist_x, QB[77]);
	primitive = _mux(Q_tiex, QB_int[78], bist_x, QB[78]);
	primitive = _mux(Q_tiex, QB_int[79], bist_x, QB[79]);
	primitive = _mux(Q_tiex, QB_int[80], bist_x, QB[80]);
	primitive = _mux(Q_tiex, QB_int[81], bist_x, QB[81]);
	primitive = _mux(Q_tiex, QB_int[82], bist_x, QB[82]);
	primitive = _mux(Q_tiex, QB_int[83], bist_x, QB[83]);
	primitive = _mux(Q_tiex, QB_int[84], bist_x, QB[84]);
	primitive = _mux(Q_tiex, QB_int[85], bist_x, QB[85]);
	primitive = _mux(Q_tiex, QB_int[86], bist_x, QB[86]);
	primitive = _mux(Q_tiex, QB_int[87], bist_x, QB[87]);
	primitive = _mux(Q_tiex, QB_int[88], bist_x, QB[88]);
	primitive = _mux(Q_tiex, QB_int[89], bist_x, QB[89]);
	primitive = _mux(Q_tiex, QB_int[90], bist_x, QB[90]);
	primitive = _mux(Q_tiex, QB_int[91], bist_x, QB[91]);
	primitive = _mux(Q_tiex, QB_int[92], bist_x, QB[92]);
	primitive = _mux(Q_tiex, QB_int[93], bist_x, QB[93]);
	primitive = _mux(Q_tiex, QB_int[94], bist_x, QB[94]);
	primitive = _mux(Q_tiex, QB_int[95], bist_x, QB[95]);
	primitive = _mux(Q_tiex, QB_int[96], bist_x, QB[96]);
	primitive = _mux(Q_tiex, QB_int[97], bist_x, QB[97]);
	primitive = _mux(Q_tiex, QB_int[98], bist_x, QB[98]);
	primitive = _mux(Q_tiex, QB_int[99], bist_x, QB[99]);
	primitive = _mux(Q_tiex, QB_int[100], bist_x, QB[100]);
	primitive = _mux(Q_tiex, QB_int[101], bist_x, QB[101]);
	primitive = _mux(Q_tiex, QB_int[102], bist_x, QB[102]);
	primitive = _mux(Q_tiex, QB_int[103], bist_x, QB[103]);
	primitive = _mux(Q_tiex, QB_int[104], bist_x, QB[104]);
	primitive = _mux(Q_tiex, QB_int[105], bist_x, QB[105]);
	primitive = _mux(Q_tiex, QB_int[106], bist_x, QB[106]);
	primitive = _mux(Q_tiex, QB_int[107], bist_x, QB[107]);
	primitive = _mux(Q_tiex, QB_int[108], bist_x, QB[108]);
	primitive = _mux(Q_tiex, QB_int[109], bist_x, QB[109]);
	primitive = _mux(Q_tiex, QB_int[110], bist_x, QB[110]);
	primitive = _mux(Q_tiex, QB_int[111], bist_x, QB[111]);
	primitive = _mux(Q_tiex, QB_int[112], bist_x, QB[112]);
	primitive = _mux(Q_tiex, QB_int[113], bist_x, QB[113]);
	primitive = _mux(Q_tiex, QB_int[114], bist_x, QB[114]);
	primitive = _mux(Q_tiex, QB_int[115], bist_x, QB[115]);
	primitive = _mux(Q_tiex, QB_int[116], bist_x, QB[116]);
	primitive = _mux(Q_tiex, QB_int[117], bist_x, QB[117]);
	primitive = _mux(Q_tiex, QB_int[118], bist_x, QB[118]);
	primitive = _mux(Q_tiex, QB_int[119], bist_x, QB[119]);
	primitive = _mux(Q_tiex, QB_int[120], bist_x, QB[120]);
	primitive = _mux(Q_tiex, QB_int[121], bist_x, QB[121]);
	primitive = _mux(Q_tiex, QB_int[122], bist_x, QB[122]);
	primitive = _mux(Q_tiex, QB_int[123], bist_x, QB[123]);
	primitive = _mux(Q_tiex, QB_int[124], bist_x, QB[124]);
	primitive = _mux(Q_tiex, QB_int[125], bist_x, QB[125]);
	primitive = _mux(Q_tiex, QB_int[126], bist_x, QB[126]);
	primitive = _mux(Q_tiex, QB_int[127], bist_x, QB[127]);
    )

)
