.TH "Stack" 3 "Sat Nov 18 2023" "Version 2.5.5" "Oroshi - Analog Devices Layout" \" -*- nroff -*-
.ad l
.nh
.SH NAME
Stack \- Draw a \fBStack\fP of Transistors\&.  

.SH SYNOPSIS
.br
.PP
.PP
Inherits object\&.
.SS "Public Member Functions"

.in +1c
.ti -1c
.RI "def \fB__init__\fP (self, device, NERC, NIRC)"
.br
.RI "\fB[API]\fP Constructor "
.ti -1c
.RI "def \fBsetWirings\fP (self, wiringSpec)"
.br
.RI "\fB[API]\fP Set the \fBStack\fP wiring specification\&. "
.ti -1c
.RI "def \fBcomputeDimensions\fP (self)"
.br
.RI "\fB[internal]\fP Compute \fBStack\fP dimensions from the technological rules\&. "
.ti -1c
.RI "def \fBdoLayout\fP (self, bbMode)"
.br
.RI "\fB[API]\fP Draw the complete layout\&. "
.in -1c
.SH "Detailed Description"
.PP 
Draw a \fBStack\fP of Transistors\&. 

A \fBStack\fP of Transistors is a set of transistor put into a regular band and connected through their sources/drains\&. All share the exact same W & L\&. The way they are connecteds defines what functionnality the \fBStack\fP implement\&.
.PP
The abutment box of the stack is adjusted so that both height and width are even multiples of the track pitches, so the device can be easily placed and handled by the mixed router\&. The extra space needed for padding is added around the active area\&. Due to the presence of tracks at the top and bottom of the stack, the active area will be horizontally centered but \fBnot\fP vertically\&.
.PP
The drawing of the stack is controlled through a set of variables (attributes) that allows to create it regardless of the technology\&. The technology is taken into account in the way those variables are computed and, obviously, their values\&. The following schematics details the main stack drawing variables along with their computations\&.
.SH "Stack Layout"
.PP
.SS "Gate pitch"
.IP "\(bu" 2
\fCself\&.gatePitch\fP : the pitch of transistors gates, inside the stack\&. It also applies to dummy transistors\&.
.PP
.PP
Gate Pitch Gate Pitch
.SS "Active Side Width"
.IP "\(bu" 2
\fCself\&.activeSideWidth\fP : the distance between the axis of the last transistor gate (on the left or right) and the edge of the active area (\fInot\fP the diffusion area)\&.
.PP
.PP
Active Side Width Active Side Width
.SS "H-Track Distance"
.IP "\(bu" 2
\fCself\&.hTrackDistance\fP : the minimal distance between either the top or bottom edge of the active area and the \fIaxis\fP of the first track\&.
.PP
.PP
H-Track distance H-Track distance
.SS "BoundingBox & Overall Variables"
.IP "\(bu" 2
\fCself\&.xpitches\fP : the number of vertical track pitches needed to fully enclose the active area\&.
.IP "\(bu" 2
\fCself\&.ypitches\fP : the number of horizontal track pitches needed to fully enclose the active area\&.
.IP "\(bu" 2
\fCself\&.activeOffsetX\fP & \fCself\&.activeOffsetY\fP : the offsets of the active area from the bottom left corner of the abutment box\&.
.IP "\(bu" 2
\fCself\&.diffusionWidth\fP & \fCself\&.diffusionHeight\fP are the minimun dimensions required to fit the active area\&.
.IP "\(bu" 2
\fCself\&.topTracksNb()\fP : the number of tracks at the top of the stack\&.
.IP "\(bu" 2
\fCself\&.botTracksNb()\fP : the number of tracks at the bottom of the stack\&.
.PP
.PP
General Stack Layout General Stack Layout
.SH "Wiring Specifications"
.PP
\fBStack\fP routing is done through vertical \fCmetal1\fP wires coming from the gates and diffusions areas and \fCmetal2\fP horizontal wires that can be either above or below the active area\&. \fCmetal2\fP wires (or track) goes through the whole stack and are assigned to one net only\&. A net will have at least one track above or below and may have both\&.
.PP
The connections to the diffusions areas and gates of the various fingers are specified through a list\&. The stack is made of a regular alternation of diffusions and gates\&. The list tells, for each one starting from the left, to which net and track they are connected\&. For a stack of $NFs$ transistor fingers, the must wiring specification must contains $ 3 + (NFs-1) \times 2$ elements\&. The list is given through one \fIstring\fP with each elements separated by one or more whitespace\&. The syntax for \fIone\fP element is detailed \fBAtomic Wiring Specification\fP\&.
.PP
\fBTrack numbering scheme\fP
.PP
Tracks above (top) the active area and below (bottom) each have their own numbering\&. In both case, the count start \fIfrom\fP the active area\&. This, the top tracks will be numbered by increasing Y and the bottom tracks by \fIdecreasing\fP Y\&.
.PP
\fBTrack/Net assignement\fP
.PP
The track/net assignement is deduced from the atomic wiring specifications\&. It also allows to compute the total number of tracks needed above and below the active area\&.
.PP
Wiring Specification Wiring Specification
.SS "Atomic Wiring Specification"
An atomic wiring specification has the same syntax for either diffusions or gates\&. It \fImust\fP not comprise any whitespaces\&. it is made of the following parts:
.IP "\(bu" 2
The net name to connect to\&.
.IP "\(bu" 2
Whether the track is above the active area (\fC't'\fP) or below (\fC'b'\fP)\&. The special case (\fC'z'\fP) means that this element must be left unconnected (is such case possible?)\&.
.IP "\(bu" 2
The number of the track\&.
.PP
.PP
Atomic Wiring Specification Atomic Wiring Specification
.SH "Stack Implementation Details"
.PP
The \fC__setattr__()\fP and \fC__getattr__\fP functions have been redefined so that the technological values (rules) can be accessed has normal attributes of the \fBStack\fP class, in addition to the regular ones\&. 
.SH "Constructor & Destructor Documentation"
.PP 
.SS "def __init__ ( self,  device,  NERC,  NIRC)"

.PP
\fB[API]\fP Constructor param rules The physical rule set\&. 
.PP
\fBParameters\fP
.RS 4
\fIdevice\fP The \fBHurricane\fP AMS device into which the layout will be drawn\&. 
.br
\fINERC\fP Number of contact rows in external (first & last) diffusion connectors\&. 
.br
\fINIRC\fP Number of contact rows in middle diffusion connectors\&. param w The \fBwidth\fP of every transistor of the stack (aka \fIfingers\fP)\&. param L The \fBlength\fP of every transistor\&. param NFs The total number of fingers (dummies includeds)\&. param NDs The number of dummies to put on each side of the stack\&. 
.RE
.PP

.PP
References Stack\&.bImplantLayer, Stack\&.botTracks, Stack\&.botWTracks, Stack\&.bulkNet, Stack\&.bulks, CapacitorStack\&.device, CapacitorUnit\&.device, VerticalRoutingTracks\&.device, Stack\&.device, Stack\&.dimensioned, Bulk\&.flags, Stack\&.flags, Stack\&.isNmos(), Stack\&.L, Stack\&.metaTnb(), Stack\&.metaTransistors, Stack\&.NDs, Stack\&.NERC, Stack\&.NFs, Stack\&.NIRC, Stack\&.tImplantLayer, Stack\&.topTracks, Stack\&.topWTracks, Stack\&.w, Stack\&.wellLayer, and Stack\&.wirings\&.
.SH "Member Function Documentation"
.PP 
.SS "def setWirings ( self,  wiringSpec)"

.PP
\fB[API]\fP Set the \fBStack\fP wiring specification\&. 
.PP
\fBParameters\fP
.RS 4
\fIwiringSpec\fP A string defining the connections for the gates and diffusion areas\&.
.RE
.PP
For a comprehensive explanation of the wiring specification, refers to \fBWiring Specifications\fP \&. 
.PP
References Stack\&.botTracks, Stack\&.botTracksNb(), Stack\&.botWTracks, Stack\&.bulkNet, Stack\&.computeDimensions(), RoutMatchedCapacitor\&.computeDimensions(), CapacitorUnit\&.computeDimensions(), CapacitorStack\&.device, CapacitorUnit\&.device, VerticalRoutingTracks\&.device, Stack\&.device, Stack\&.dimensioned, Stack\&.eDiffMetal1Width, Bulk\&.flags, Stack\&.flags, Stack\&.gatePitch, Stack\&.getBotTrackY(), Stack\&.getHorizontalWidth(), Stack\&.horPitch, Stack\&.L, Stack\&.metal1ToGate, Stack\&.metaTransistors, Stack\&.sideActiveWidth, Stack\&.topTracks, Stack\&.topTracksNb(), Stack\&.topWTracks, Stack\&.wirings, and Stack\&.ypitches\&.
.SS "def computeDimensions ( self)"

.PP
\fB[internal]\fP Compute \fBStack\fP dimensions from the technological rules\&. \fBInternal function\&.\fP Perform the computation of:
.IP "\(bu" 2
\fCself\&.metal1Pitch\fP 
.IP "\(bu" 2
\fCself\&.minWidth_metal1\fP 
.IP "\(bu" 2
\fCself\&.metal2Pitch\fP 
.IP "\(bu" 2
\fCself\&.minWidth_metal2\fP 
.IP "\(bu" 2
\fCself\&.gatePitch\fP 
.IP "\(bu" 2
\fCself\&.sideActiveWidth\fP 
.IP "\(bu" 2
\fCself\&.hTrackDistance\fP 
.IP "\(bu" 2
\fCself\&.xpitches\fP 
.IP "\(bu" 2
\fCself\&.ypitches\fP 
.IP "\(bu" 2
\fCself\&.activeOffsetX\fP 
.IP "\(bu" 2
\fCself\&.activeOffsetY\fP 
.IP "\(bu" 2
\fCself\&.boundingBox\fP 
.PP

.PP
References Stack\&.activeBox, Stack\&.activeOffsetX, Stack\&.activeOffsetY, Stack\&.bbHeight, Stack\&.bbWidth, Stack\&.botWTracks, Stack\&.boundingBox, Stack\&.bulks, Stack\&.bulkWidth, Stack\&.computeLayoutParasitics(), Stack\&.computeStressEffect(), Stack\&.contactDiffPitch, Stack\&.contactDiffSide, Stack\&.DGG, Stack\&.DGI, Stack\&.dimensioned, Stack\&.DMCG, Stack\&.DMCGT, Stack\&.DMCI, Stack\&.eDiffMetal1Width, Bulk\&.flags, Stack\&.flags, Stack\&.gatePitch, Stack\&.gateVia1Pitch, Stack\&.getBotTrackY(), Stack\&.getHorizontalWidth(), Stack\&.getLastTopTrackY(), Stack\&.horPitch, Stack\&.hTrackDistance, Stack\&.iDiffMetal1Width, CapacitorUnit\&.isVH, Stack\&.isVH, Stack\&.L, Stack\&.metal1ToGate, Stack\&.metal2Pitch, Stack\&.metal2TechnoPitch, Stack\&.metal3Pitch, Stack\&.metaTransistors, Stack\&.NERC, Stack\&.NFs, Stack\&.NIRC, Stack\&.sideActiveWidth, Stack\&.tracksNbPitch(), Stack\&.vBulkDistance, Stack\&.verPitch, Stack\&.w, Stack\&.wire1Width, Stack\&.wire2Width, Stack\&.wire3Width, Stack\&.wirings, Stack\&.xpitches, and Stack\&.ypitches\&.
.PP
Referenced by CapacitorUnit\&.create(), Stack\&.doLayout(), RoutMatchedCapacitor\&.route(), and Stack\&.setWirings()\&.
.SS "def doLayout ( self,  bbMode)"

.PP
\fB[API]\fP Draw the complete layout\&. Draw the commplete layout of the \fBStack\fP\&. 
.PP
References Stack\&.activeOffsetX, Stack\&.activeOffsetY, Stack\&.bbWidth, Stack\&.botTracks, Stack\&.botWTracks, Stack\&.boundingBox, Stack\&.bulkNet, Stack\&.bulks, Stack\&.bulkWidth, Stack\&.computeDimensions(), RoutMatchedCapacitor\&.computeDimensions(), CapacitorUnit\&.computeDimensions(), Stack\&.contactDiffPitch, CapacitorStack\&.device, CapacitorUnit\&.device, VerticalRoutingTracks\&.device, Stack\&.device, Stack\&.DGG, Stack\&.DGI, Stack\&.DMCG, Stack\&.DMCGT, Stack\&.DMCI, Stack\&.drawActive(), Stack\&.drawGate(), Stack\&.drawSourceDrain(), Stack\&.drawWell(), Stack\&.eDiffMetal1Width, Bulk\&.flags, Stack\&.flags, Stack\&.gatePitch, Stack\&.gateVia1Pitch, Stack\&.getBotTrackY(), Stack\&.getHorizontalAxis(), Stack\&.getHorizontalWidth(), Stack\&.getTopTrackY(), Stack\&.getWiringWidth(), Stack\&.horPitch, Stack\&.iDiffMetal1Width, Stack\&.isBotTrack(), CapacitorUnit\&.isVH, Stack\&.isVH, Stack\&.L, Stack\&.metal1ToGate, Stack\&.NERC, Stack\&.NFs, Stack\&.NIRC, Stack\&.sideActiveWidth, Stack\&.tImplantLayer, Stack\&.topTracks, Stack\&.topWTracks, Stack\&.w, Stack\&.wellLayer, Stack\&.wire1Width, Stack\&.wire2Width, Stack\&.wire3Width, and Stack\&.wirings\&.

.SH "Author"
.PP 
Generated automatically by Doxygen for Oroshi - Analog Devices Layout from the source code\&.
