【test005.conf】
      way1          F  br11 F  br10 F L br03      op1=21    │      way0          0  br00 F  br01 F L br00        op1=1
00000000 6ba73015 0|11|0101|11|0100|111|0011000000010101    │00000000 018f0001 0|00|0000|11|0001|111|0000|000000000001
00000000 ffff0000                                           │00000000 ffff0000
00000c00 00000000   brs2=exdr                               │00000000 00000000
──────────────────────────────┼───────────────────────────
00000000 00000000                                           │00000000 00000000  br12 br00  64  b br  LDR   64  b br  LDR
00000000 00000000                                           │60f41f41 ffff0000  0110|0000|1111|0|10|00001|1111|0|10|00001
                                                            │                    tr3   mr1mr0 trs3=ts3      ts3=br12
00000000 00000000                                           │000023d0 01800000 00|10|00|11|11|010|000   000|000|0110|0000
──────────────────────────────┼───────────────────────────
00000000 00000000                                           │00000000 00000000  br03 br00  64  r br  LDR   64  b br  LDR
00000000 ffff0000                                  ts1=br00 │30f41f41 ffff0000  0011|0000|1111|0|10|00001|1111|0|10|00001
                          tr1tr0      trs1=ts1 ts0 ts0=br01 │                    tr3   mr1mr0 trs3=ts3      ts3=br03
00000280 48000400 00|00|00|10|10|000|000   010|010|0000|0000│000023d0 00c00000 00|10|00|11|11|010|000   000|000|0011|0000
──────────────────────────────┼───────────────────────────
00000000 00000000   tr3   tr1tr0 ts3  trs1=ts1 ts0 ts1=br11 │00000000 00000000  br03 br00  64  r br  LDR   64  b br  LDR
00000000 ffff0000                                  ts0=br01 │30f41f41 ffff0000  0011|0000|1111|0|10|00001|1111|0|10|00001
00002290 48014400 00|10|00|10|10|010|000   010|010|0000|0000│                    tr3   mr1mr0 trs3=ts3      ts3=br10
                                           0101|0001|0.....0│000023d0 01000000 00|10|00|11|11|010|000   000|000|0100|0000
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┿━━━━━━━━━━━━━━━━━━━━━━━━━━━
                    F  br00 F  br13 F   br11      op1=19    │                    F  br01 F  br10 F   br03      op1=19
00000000 61be5013 0|11|0000|11|0111|110|0101000000010011    │00000000 63a63013 0|11|0001|11|0100|110|0011000000010011
00000000 ffff0000                                           │00000000 ffff0000
00000c00 00000000   brs2=exdr                               │00000c00 00000000   brs2=exdr
──────────────────────────────┼───────────────────────────
                                                            │                    F  br00 F  br12 F   br02      op1=21
00000000 00000000                                           │00000000 61b62015 0|11|0000|11|0110|110|0010000000010101
                                                            │                     -    -       r b   NOP   64  r sl  STR
00000000 00000000                                           │00000fb1 ffff0000  0000|0000|0000|0|00|00000|1111|1|01|10001
00000000 00000000                                           │00000000 00000000  trs3-0=exdr
──────────────────────────────┼───────────────────────────

  struct cdw0 { /* select EXE-in */                         │struct cdw1 { /* select CEX-in and EAG-in */                      │struct cdw2 { /* select TR/BR-in */
    Uint op1    :  6; /* alu_opcd */                        │  Uint cs0    :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Uint lmlsa  :  1; /* 0:lmwa,  1:lmria */
    Uint op2    :  3; /* logical_opcd */                    │  Uint cs1    :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Uint lmrsa  :  1; /* 0:lmwa,  1:lmlia */
    Uint op3    :  3; /* sft_opcd */                        │  Uint cs2    :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Uint lmls0  :  1; /* 0:lmwd0, 1:lmri0 */
    Uint ex1brs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */    │  Uint cs3    :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Uint lmrs0  :  1; /* 0:lmwd0, 1:lmli0 */
    Uint ex1s   :  1; /* 0:ex1brs, 1:exdr(self-loop) */     │  Uint cex_tab: 16; /* c3.c2.c1.c0の組合せ */                     │  Uint lmls1  :  1; /* 0:lmwd1, 1:lmri1 */
    Uint ex1exp :  2; /* 0:--, 1:B5410, 2:B7632, 3:H3210 */ │                    /* 1111,1110,1101,1100,....,0001,0000 */      │  Uint lmrs1  :  1; /* 0:lmwd1, 1:lmli1 */
    Uint ex2brs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */    │  Uint ea0op  :  5; /* mem_opcd */                                │  Uint lmls2  :  1; /* 0:lmwd2, 1:lmri2 */
    Uint ex2exp :  2; /* 0:--, 1:B5410, 2:B7632, 3:H3210 */ │  Uint ea0bs  :  2; /* 0:eabbrs, 1:ea0dr(self-loop), 2:ea0br */   │  Uint lmrs2  :  1; /* 0:lmwd2, 1:lmli2 */
    Uint ex3brs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */    │  Uint ea0os  :  1; /* 0:eaobrs, 1:ea0or */                       │  Uint lmls3  :  1; /* 0:lmwd3, 1:lmri3 */
    Uint ex3exp :  2; /* 0:--, 1:B5410, 2:B7632, 3:H3210 */ │  Uint ea0msk :  4; /* 15:64bit, 13:word1, 12:word0, 11-8:half */ │  Uint lmrs3  :  1; /* 0:lmwd3, 1:lmli3 */
    Uint e2imm  : 12;                                       │  Uint ea1op  :  5; /* mem_opcd */                                │  Uint ts0    :  4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
    Uint e2is   :  2; /* 0:e2imm, 1:ex2, 2:ex3 */           │  Uint ea1bs  :  2; /* 0:eabbrs, 1:ea1dr(self-loop), 2:ea1br */   │  Uint ts1    :  4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
    Uint e3imm  :  6;                                       │  Uint ea1os  :  1; /* 0:eaobrs, 1:ea1or, */                      │
    Uint e3is   :  1; /* 0:e3imm, 1:ex3 */                  │  Uint ea1msk :  4; /* 15:64bit, 13:word1, 12:word0, 11-8:half */ │  Uint ts2    :  4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
    Uint dmy00  : 12;                                       │  Uint eabbrs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Uint ts3    :  4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
  } cdw0;                                                   │  Uint eaobrs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Uint trs0   :  3; /* 0:exdr, 1:exdr0, 2:ts0, 3:lmli0, 4:lmwd0, 5:lmri0 */
                                                            │} cdw1;                                                           │  Uint trs1   :  3; /* 0:exdr, 1:exdr1, 2:ts1, 3:lmli1, 4:lmwd1, 5:lmri1 */
                                                            │                                                                  │
                                                            │                                                                  │  Uint trs2   :  3; /* 0:exdr, 1:exdr2, 2:ts2, 3:lmli2, 4:lmwd2, 5:lmri2 */
                                                                                                                                    Uint trs3   :  3; /* 0:exdr, 1:exdr3, 2:ts3, 3:lmli3, 4:lmwd3, 5:lmri3 */
                                                                                                                                    Uint brs0   :  2; /* 0:off, 1:mr10, 2:tr0, 3:mr0  */
                                                                                                                                    Uint brs1   :  2; /* 0:off, 1:mr11, 2:tr1, 3:mr1  */
                                                                                                                                    Uint brs2   :  2; /* 0:off, 1:mr12, 2:tr2, 3:exdr */
                                                                                                                                    Uint brs3   :  2; /* 0:off, 1:mr13, 2:tr3         */
                                                                                                                                    Uint dmy20  : 18;
                                                                                                                                  } cdw2;
----
