#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Feb 19 12:46:00 2018
# Process ID: 12533
# Current directory: /home/sean/ipassurance/dt/vga_dt/vga_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/ipassurance/dt/vga_dt/vga_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/ipassurance/dt/vga_dt/vga_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/ipassurance/dt/vga_dt/vga_dt.srcs/constrs_1/imports/xdc/top.xdc]
Finished Parsing XDC File [/home/sean/ipassurance/dt/vga_dt/vga_dt.srcs/constrs_1/imports/xdc/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1367.547 ; gain = 66.031 ; free physical = 7250 ; free virtual = 29651
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 129b5162a

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 181a9313c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1735.977 ; gain = 0.000 ; free physical = 6888 ; free virtual = 29289

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 181a9313c

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1735.977 ; gain = 0.000 ; free physical = 6880 ; free virtual = 29281

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 348 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1af68d815

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1735.977 ; gain = 0.000 ; free physical = 6865 ; free virtual = 29266

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1735.977 ; gain = 0.000 ; free physical = 6864 ; free virtual = 29265
Ending Logic Optimization Task | Checksum: 1af68d815

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1735.977 ; gain = 0.000 ; free physical = 6863 ; free virtual = 29264

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 12 Total Ports: 18
Number of Flops added for Enable Generation: 10

Ending PowerOpt Patch Enables Task | Checksum: 12c9aa15c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6729 ; free virtual = 29130
Ending Power Optimization Task | Checksum: 12c9aa15c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2059.148 ; gain = 323.172 ; free physical = 6729 ; free virtual = 29130
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2059.148 ; gain = 757.633 ; free physical = 6729 ; free virtual = 29130
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6727 ; free virtual = 29130
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/ipassurance/dt/vga_dt/vga_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[10] (net: demosaic_0/writeColCount_reg[7]) which is driven by a register (demosaic_0/writeColCount_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[11] (net: demosaic_0/writeColCount_reg[8]) which is driven by a register (demosaic_0/writeColCount_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[12] (net: demosaic_0/writeColCount_reg[9]) which is driven by a register (demosaic_0/writeColCount_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[13] (net: demosaic_0/writeColCount_reg[10]) which is driven by a register (demosaic_0/writeColCount_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[3] (net: demosaic_0/writeColCount_reg[0]) which is driven by a register (demosaic_0/writeColCount_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[4] (net: demosaic_0/writeColCount_reg[1]) which is driven by a register (demosaic_0/writeColCount_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[5] (net: demosaic_0/writeColCount_reg[2]) which is driven by a register (demosaic_0/writeColCount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[6] (net: demosaic_0/writeColCount_reg[3]) which is driven by a register (demosaic_0/writeColCount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[7] (net: demosaic_0/writeColCount_reg[4]) which is driven by a register (demosaic_0/writeColCount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[8] (net: demosaic_0/writeColCount_reg[5]) which is driven by a register (demosaic_0/writeColCount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRARDADDR[9] (net: demosaic_0/writeColCount_reg[6]) which is driven by a register (demosaic_0/writeColCount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[10] (net: demosaic_0/outputColumn_reg[7]) which is driven by a register (demosaic_0/outputColumn_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[11] (net: demosaic_0/outputColumn_reg[8]) which is driven by a register (demosaic_0/outputColumn_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[12] (net: demosaic_0/outputColumn_reg[9]) which is driven by a register (demosaic_0/outputColumn_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[13] (net: demosaic_0/outputColumn_reg[10]) which is driven by a register (demosaic_0/outputColumn_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[3] (net: demosaic_0/outputColumn_reg[0]) which is driven by a register (demosaic_0/outputColumn_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[4] (net: demosaic_0/outputColumn_reg[1]) which is driven by a register (demosaic_0/outputColumn_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[5] (net: demosaic_0/outputColumn_reg[2]) which is driven by a register (demosaic_0/outputColumn_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[6] (net: demosaic_0/outputColumn_reg[3]) which is driven by a register (demosaic_0/outputColumn_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[7] (net: demosaic_0/outputColumn_reg[4]) which is driven by a register (demosaic_0/outputColumn_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[8] (net: demosaic_0/outputColumn_reg[5]) which is driven by a register (demosaic_0/outputColumn_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ADDRBWRADDR[9] (net: demosaic_0/outputColumn_reg[6]) which is driven by a register (demosaic_0/outputColumn_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA04_out) which is driven by a register (demosaic_0/enableNextDin_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA04_out) which is driven by a register (demosaic_0/ramRB/fillCount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA04_out) which is driven by a register (demosaic_0/ramRB/writeSelect_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA04_out) which is driven by a register (vga_0/u1/VBARa_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA04_out) which is driven by a register (vga_0/u1/VBARb_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA04_out) which is driven by a register (vga_0/u1/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA04_out) which is driven by a register (vga_0/u1/htim_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA04_out) which is driven by a register (vga_0/u1/hvlen_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA04_out) which is driven by a register (vga_0/u1/vtim_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (demosaic_0/enableNextDin_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (demosaic_0/ramRB/fillCount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (demosaic_0/ramRB/writeSelect_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/VBARa_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/VBARa_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/VBARb_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/VBARb_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/ctrl_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/htim_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/htim_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/hvlen_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/hvlen_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/vtim_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[0].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (vga_0/u1/vtim_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[10] (net: demosaic_0/writeColCount_reg[7]) which is driven by a register (demosaic_0/writeColCount_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[11] (net: demosaic_0/writeColCount_reg[8]) which is driven by a register (demosaic_0/writeColCount_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[12] (net: demosaic_0/writeColCount_reg[9]) which is driven by a register (demosaic_0/writeColCount_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[13] (net: demosaic_0/writeColCount_reg[10]) which is driven by a register (demosaic_0/writeColCount_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[3] (net: demosaic_0/writeColCount_reg[0]) which is driven by a register (demosaic_0/writeColCount_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[4] (net: demosaic_0/writeColCount_reg[1]) which is driven by a register (demosaic_0/writeColCount_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[5] (net: demosaic_0/writeColCount_reg[2]) which is driven by a register (demosaic_0/writeColCount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[6] (net: demosaic_0/writeColCount_reg[3]) which is driven by a register (demosaic_0/writeColCount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[7] (net: demosaic_0/writeColCount_reg[4]) which is driven by a register (demosaic_0/writeColCount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[8] (net: demosaic_0/writeColCount_reg[5]) which is driven by a register (demosaic_0/writeColCount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRARDADDR[9] (net: demosaic_0/writeColCount_reg[6]) which is driven by a register (demosaic_0/writeColCount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[10] (net: demosaic_0/outputColumn_reg[7]) which is driven by a register (demosaic_0/outputColumn_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[11] (net: demosaic_0/outputColumn_reg[8]) which is driven by a register (demosaic_0/outputColumn_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[12] (net: demosaic_0/outputColumn_reg[9]) which is driven by a register (demosaic_0/outputColumn_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[13] (net: demosaic_0/outputColumn_reg[10]) which is driven by a register (demosaic_0/outputColumn_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[3] (net: demosaic_0/outputColumn_reg[0]) which is driven by a register (demosaic_0/outputColumn_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[4] (net: demosaic_0/outputColumn_reg[1]) which is driven by a register (demosaic_0/outputColumn_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[5] (net: demosaic_0/outputColumn_reg[2]) which is driven by a register (demosaic_0/outputColumn_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[6] (net: demosaic_0/outputColumn_reg[3]) which is driven by a register (demosaic_0/outputColumn_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[7] (net: demosaic_0/outputColumn_reg[4]) which is driven by a register (demosaic_0/outputColumn_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[8] (net: demosaic_0/outputColumn_reg[5]) which is driven by a register (demosaic_0/outputColumn_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ADDRBWRADDR[9] (net: demosaic_0/outputColumn_reg[6]) which is driven by a register (demosaic_0/outputColumn_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA03_out) which is driven by a register (demosaic_0/enableNextDin_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA03_out) which is driven by a register (demosaic_0/ramRB/fillCount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA03_out) which is driven by a register (demosaic_0/ramRB/writeSelect_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA03_out) which is driven by a register (vga_0/u1/VBARa_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA03_out) which is driven by a register (vga_0/u1/VBARb_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA03_out) which is driven by a register (vga_0/u1/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA03_out) which is driven by a register (vga_0/u1/htim_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA03_out) which is driven by a register (vga_0/u1/hvlen_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENARDEN (net: demosaic_0/ramRB/weA03_out) which is driven by a register (vga_0/u1/vtim_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (demosaic_0/enableNextDin_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (demosaic_0/ramRB/fillCount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (demosaic_0/ramRB/writeSelect_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/VBARa_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/VBARa_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/VBARb_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/VBARb_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/ctrl_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/htim_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/htim_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/hvlen_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/hvlen_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/vtim_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg/ENBWREN (net: demosaic_0/ramRB/ram_generate[1].ram_inst_i/ram_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (vga_0/u1/vtim_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg/ADDRARDADDR[10] (net: demosaic_0/writeColCount_reg[7]) which is driven by a register (demosaic_0/writeColCount_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg/ADDRARDADDR[11] (net: demosaic_0/writeColCount_reg[8]) which is driven by a register (demosaic_0/writeColCount_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg/ADDRARDADDR[12] (net: demosaic_0/writeColCount_reg[9]) which is driven by a register (demosaic_0/writeColCount_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg/ADDRARDADDR[13] (net: demosaic_0/writeColCount_reg[10]) which is driven by a register (demosaic_0/writeColCount_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg/ADDRARDADDR[3] (net: demosaic_0/writeColCount_reg[0]) which is driven by a register (demosaic_0/writeColCount_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg/ADDRARDADDR[4] (net: demosaic_0/writeColCount_reg[1]) which is driven by a register (demosaic_0/writeColCount_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg/ADDRARDADDR[5] (net: demosaic_0/writeColCount_reg[2]) which is driven by a register (demosaic_0/writeColCount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg has an input control pin demosaic_0/ramRB/ram_generate[2].ram_inst_i/ram_reg/ADDRARDADDR[6] (net: demosaic_0/writeColCount_reg[3]) which is driven by a register (demosaic_0/writeColCount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1148 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6152 ; free virtual = 28555
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5923 ; free virtual = 28325

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 38407a7a

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5883 ; free virtual = 28285

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 38407a7a

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5769 ; free virtual = 28172

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.5 IOBufferPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5500 ; free virtual = 27903

Phase 1.1.1.7 DisallowedInsts

Phase 1.1.1.4 ClockRegionPlacementChecker
Phase 1.1.1.6 DSPChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5499 ; free virtual = 27901

Phase 1.1.1.8 V7IOVoltageChecker
Phase 1.1.1.7 DisallowedInsts | Checksum: 38407a7a

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5498 ; free virtual = 27900

Phase 1.1.1.9 Laguna PBlock Checker
Phase 1.1.1.8 V7IOVoltageChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5497 ; free virtual = 27899

Phase 1.1.1.10 OverlappingPBlocksChecker
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5496 ; free virtual = 27898

Phase 1.1.1.11 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 Laguna PBlock Checker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5495 ; free virtual = 27897

Phase 1.1.1.12 ShapePlacementValidityChecker
Phase 1.1.1.10 OverlappingPBlocksChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5494 ; free virtual = 27896
Phase 1.1.1.11 CheckerForMandatoryPrePlacedCells | Checksum: 38407a7a

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5493 ; free virtual = 27896

Phase 1.1.1.13 CascadeElementConstraintsChecker
Phase 1.1.1.13 CascadeElementConstraintsChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5491 ; free virtual = 27893

Phase 1.1.1.14 HdioRelatedChecker
Phase 1.1.1.4 ClockRegionPlacementChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5486 ; free virtual = 27889

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.14 HdioRelatedChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5485 ; free virtual = 27888
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 38407a7a

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5474 ; free virtual = 27876

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5471 ; free virtual = 27873

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5470 ; free virtual = 27872
Phase 1.1.1.12 ShapePlacementValidityChecker | Checksum: 38407a7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5305 ; free virtual = 27708
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 38407a7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6759 ; free virtual = 29162
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 38407a7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6759 ; free virtual = 29162

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 38407a7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6759 ; free virtual = 29162

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: f1c75360

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6759 ; free virtual = 29162
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: f1c75360

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6759 ; free virtual = 29162
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 118944844

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6759 ; free virtual = 29162

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 11ac243f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6758 ; free virtual = 29160

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 11ac243f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6756 ; free virtual = 29158
Phase 1.2.1 Place Init Design | Checksum: 132e81ce4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6753 ; free virtual = 29156
Phase 1.2 Build Placer Netlist Model | Checksum: 132e81ce4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6753 ; free virtual = 29156

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 132e81ce4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6753 ; free virtual = 29156
Phase 1 Placer Initialization | Checksum: 132e81ce4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6753 ; free virtual = 29156

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b2101411

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5337 ; free virtual = 27740

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b2101411

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5284 ; free virtual = 27687

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e1f1cac9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6745 ; free virtual = 29147

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 169b57941

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6745 ; free virtual = 29147

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 169b57941

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6745 ; free virtual = 29147

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: b02a2e93

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6745 ; free virtual = 29147

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b02a2e93

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6745 ; free virtual = 29147

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 20055530b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6744 ; free virtual = 29146

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1712106ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6744 ; free virtual = 29146

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1712106ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6744 ; free virtual = 29146

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1712106ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6744 ; free virtual = 29146
Phase 3 Detail Placement | Checksum: 1712106ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6744 ; free virtual = 29146

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 11d459b86

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29146

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 19ccbccfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29146
Phase 4.1 Post Commit Optimization | Checksum: 19ccbccfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29146

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 19ccbccfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29146

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 19ccbccfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29146

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 19ccbccfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29146

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 19ccbccfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29146

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 18b95f0d2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29146
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b95f0d2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29146
Ending Placer Task | Checksum: d1c0cb2c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29145
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6743 ; free virtual = 29145
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6748 ; free virtual = 29155
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6243 ; free virtual = 28647
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6011 ; free virtual = 28414
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5830 ; free virtual = 28233
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6255daf8 ConstDB: 0 ShapeSum: 6f6af034 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6c440408

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6720 ; free virtual = 29122

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6c440408

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6720 ; free virtual = 29122

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6c440408

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6694 ; free virtual = 29097

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6c440408

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6694 ; free virtual = 29097

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cd9f141f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6213 ; free virtual = 28615
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.512  | TNS=0.000  | WHS=-0.277 | THS=-39.693|

Phase 2 Router Initialization | Checksum: 1df246bc6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5918 ; free virtual = 28320

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10748437c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 5402 ; free virtual = 27804

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 465
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1eaeff7e2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.526  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 192d17a0f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073
Phase 4 Rip-up And Reroute | Checksum: 192d17a0f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d91dfc6b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.613  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d91dfc6b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d91dfc6b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073
Phase 5 Delay and Skew Optimization | Checksum: 1d91dfc6b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 166334513

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.613  | TNS=0.000  | WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a6e930ec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073
Phase 6 Post Hold Fix | Checksum: 1a6e930ec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6670 ; free virtual = 29073

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.433999 %
  Global Horizontal Routing Utilization  = 0.505897 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15f6dba58

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6679 ; free virtual = 29082

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15f6dba58

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6679 ; free virtual = 29082

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 130496e1b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6679 ; free virtual = 29082

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.613  | TNS=0.000  | WHS=0.080  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 130496e1b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6679 ; free virtual = 29082
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6679 ; free virtual = 29082

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6679 ; free virtual = 29082
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2059.148 ; gain = 0.000 ; free physical = 6674 ; free virtual = 29082
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/ipassurance/dt/vga_dt/vga_dt.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 12:46:47 2018...
